Analysis & Synthesis report for DF9GMS
Tue Jan 29 22:15:18 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Jan 29 22:15:18 2019           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; DF9GMS                                      ;
; Top-level Entity Name       ; DF9GMS                                      ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; DF9GMS             ; DF9GMS             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jan 29 22:13:52 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DF9GMS -c DF9GMS
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/soc_system.vhd
    Info (12022): Found design unit 1: soc_system-rtl File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system.vhd Line: 86
    Info (12023): Found entity 1: soc_system File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/soc_system_rst_controller.vhd
    Info (12022): Found design unit 1: soc_system_rst_controller-rtl File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: soc_system_rst_controller File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/soc_system_rst_controller_001.vhd
    Info (12022): Found design unit 1: soc_system_rst_controller_001-rtl File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: soc_system_rst_controller_001 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/soc_system_rst_controller_001.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_irq_mapper_001.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_001 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_001 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_default_decode File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_007.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_007 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_007.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux_003 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux_007 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux_002 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux_001 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_demux File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux_007 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux_002 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux_003 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_012_default_decode File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_012 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_007_default_decode File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_007 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_006 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_005 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_003 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_002 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_sysid_qsys.v
    Info (12023): Found entity 1: soc_system_sysid_qsys File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_onchip_memory2_0.v
    Info (12023): Found entity 1: soc_system_onchip_memory2_0 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_led_pio.v
    Info (12023): Found entity 1: soc_system_led_pio File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_led_pio.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_jtag_uart.v
    Info (12023): Found entity 1: soc_system_jtag_uart_sim_scfifo_w File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_jtag_uart.v Line: 21
    Info (12023): Found entity 2: soc_system_jtag_uart_scfifo_w File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_jtag_uart.v Line: 78
    Info (12023): Found entity 3: soc_system_jtag_uart_sim_scfifo_r File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_jtag_uart.v Line: 164
    Info (12023): Found entity 4: soc_system_jtag_uart_scfifo_r File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_jtag_uart.v Line: 243
    Info (12023): Found entity 5: soc_system_jtag_uart File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/intr_capturer.v
    Info (12023): Found entity 1: intr_capturer File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/intr_capturer.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_fpga_only_master.v
    Info (12023): Found entity 1: soc_system_fpga_only_master File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_fpga_only_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv
    Info (12023): Found entity 1: soc_system_fpga_only_master_p2b_adapter File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv
    Info (12023): Found entity 1: soc_system_fpga_only_master_b2p_adapter File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv
    Info (12023): Found entity 1: soc_system_fpga_only_master_timing_adt File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_dipsw_pio.v
    Info (12023): Found entity 1: soc_system_dipsw_pio File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_dipsw_pio.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_d.v
    Info (12023): Found entity 1: soc_system_d File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_d.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_d_hps_io.v
    Info (12023): Found entity 1: soc_system_d_hps_io File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_d_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_d_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_d_hps_io_border File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_d_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_d_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_d_fpga_interfaces File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_d_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/soc_system_button_pio.v
    Info (12023): Found entity 1: soc_system_button_pio File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/soc_system_button_pio.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /quartus/workspace/de0_nano_soc_ghrd_vhdl_servo/qsys/synthesis/submodules/df9gms.vhd
    Info (12022): Found design unit 1: DF9GMS-RTL File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/DF9GMS.vhd Line: 25
    Info (12023): Found entity 1: DF9GMS File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/DF9GMS.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file df9gms.vhd
    Info (12022): Found design unit 1: DF9GMS-RTL File: D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd Line: 25
    Info (12023): Found entity 1: DF9GMS File: D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd Line: 10
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/hps_sdram_pll.sv Line: 168
Error (12181): Top-level entity "DF9GMS" is ambiguous
    Error (12180): Instance could be entity "DF9GMS" in file DF9GMS.vhd compiled in library work File: D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd Line: 10
    Error (12180): Instance could be entity "DF9GMS" in file ../DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/DF9GMS.vhd compiled in library soc_system File: D:/Quartus/Workspace/DE0_NANO_SOC_GHRD_VHDL_SERVO/qsys/synthesis/submodules/DF9GMS.vhd Line: 10
Info (12127): Elaborating entity "DF9GMS" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at DF9GMS.vhd(34): used explicit default value for signal "Pulse_Width" because signal was never assigned a value File: D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd Line: 34
Warning (10631): VHDL Process Statement warning at DF9GMS.vhd(45): inferring latch(es) for signal or variable "read_data", which holds its previous value in one or more paths through the process File: D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd Line: 45
Info (10041): Inferred latch for "read_data[0]" at DF9GMS.vhd(45) File: D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd Line: 45
Info (10041): Inferred latch for "read_data[1]" at DF9GMS.vhd(45) File: D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd Line: 45
Info (10041): Inferred latch for "read_data[2]" at DF9GMS.vhd(45) File: D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd Line: 45
Info (10041): Inferred latch for "read_data[3]" at DF9GMS.vhd(45) File: D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd Line: 45
Info (10041): Inferred latch for "read_data[4]" at DF9GMS.vhd(45) File: D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd Line: 45
Info (10041): Inferred latch for "read_data[5]" at DF9GMS.vhd(45) File: D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd Line: 45
Info (10041): Inferred latch for "read_data[6]" at DF9GMS.vhd(45) File: D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd Line: 45
Info (10041): Inferred latch for "read_data[7]" at DF9GMS.vhd(45) File: D:/Quartus/Workspace/DF9GMS/DF9GMS.vhd Line: 45
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file D:/Quartus/Workspace/DF9GMS/output_files/DF9GMS.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings
    Error: Peak virtual memory: 4898 megabytes
    Error: Processing ended: Tue Jan 29 22:27:13 2019
    Error: Elapsed time: 00:13:21
    Error: Total CPU time (on all processors): 00:13:57


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Quartus/Workspace/DF9GMS/output_files/DF9GMS.map.smsg.


