Command: vcs -R -full64 -fsdb +define+FSDB +incdir+../source . -sverilog ../sim/CPU_top_tb.v \
-l run.log -debug_all

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-fsdb' will be deprecated in a future release.  Please use 
  '-debug_acc+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Thu Jun 29 11:28:16 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file '../sim/CPU_top_tb.v'
Parsing included file '../source/CPU_top.v'.
Parsing included file '../source/Instruction_MEM.v'.
Back to file '../source/CPU_top.v'.
Parsing included file '../source/ALU.v'.
Back to file '../source/CPU_top.v'.
Parsing included file '../source/Control_unit.v'.
Back to file '../source/CPU_top.v'.
Parsing included file '../source/Data_MEM.v'.
Back to file '../source/CPU_top.v'.
Parsing included file '../source/PC.v'.
Back to file '../source/CPU_top.v'.
Parsing included file '../source/PC_next.v'.
Back to file '../source/CPU_top.v'.
Parsing included file '../source/Register_MEM.v'.
Back to file '../source/CPU_top.v'.
Parsing included file '../source/IF2ID_reg.v'.
Back to file '../source/CPU_top.v'.
Parsing included file '../source/ID2EX_reg.v'.
Back to file '../source/CPU_top.v'.
Parsing included file '../source/EX2MEM_reg.v'.
Back to file '../source/CPU_top.v'.
Parsing included file '../source/MEM2WB_reg.v'.
Back to file '../source/CPU_top.v'.
Back to file '../sim/CPU_top_tb.v'.
Top Level Modules:
       CPU_top_tb
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
../source/CPU_top.v, 197
CPU_top, "MEM2WB_reg u_MEM2WB_reg( .clk (clk),  .op_type_next (op_type_MEM),  .read_data_next (mem_read_data_MEM),  .alu_result_next (alu_result_MEM),  .write_reg_address_next (reg_write_address_MEM),  .op_type (op_type_WB),  .read_data (mem_read_data_WB),  .alu_result (alu_result_WB),  .write_reg_address (reg_write_address_WB));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module CPU_top_tb
make[1]: Entering directory `/home/yihui/Desktop/Digital_Design/Pipeline_MIPS_CPU/prj_file/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib \
-L/home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib     _29517_archive_1.so \
_prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o \
rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          -lzerosoft_rt_stubs -lvirsim \
-lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/yihui/synopsys/vcs/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/home/yihui/synopsys/verdi/verdi/Verdi_O-2018.09-SP2//share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/yihui/Desktop/Digital_Design/Pipeline_MIPS_CPU/prj_file/csrc' \

Command: /home/yihui/Desktop/Digital_Design/Pipeline_MIPS_CPU/prj_file/./simv +define+FSDB -a run.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-SP2_Full64; Runtime version O-2018.09-SP2_Full64;  Jun 29 11:28 2023
*Verdi* Loading libsscore_vcs201809.so
FSDB Dumper for VCS, Release Verdi_O-2018.09-SP2, Linux x86_64/64bit, 02/21/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'CPU_top_tb.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : fsdbDumpon - All FSDB files at 0 ps.
*Verdi* : fsdbDumpoff - All FSDB files at 910,000 ps.
$finish called from file "../sim/CPU_top_tb.v", line 34.
$finish at simulation time               910000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 910000 ps
CPU Time:      0.180 seconds;       Data structure size:   0.0Mb
Thu Jun 29 11:28:17 2023
CPU time: .189 seconds to compile + .184 seconds to elab + .169 seconds to link + .209 seconds in simulation
