Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : threshold_reset_unit
Version: K-2015.06
Date   : Fri Aug 24 16:08:41 2018
****************************************


  Timing Path Group 'i_clk'
  -----------------------------------
  Levels of Logic:              34.00
  Critical Path Length:          2.57
  Critical Path Slack:           1.43
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                222
  Buf/Inv Cell Count:              35
  Buf Cell Count:                   0
  Inv Cell Count:                  35
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       222
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      299.250000
  Noncombinational Area:     0.000000
  Buf/Inv Area:             18.620000
  Total Buffer Area:             0.00
  Total Inverter Area:          18.62
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               299.250000
  Design Area:             299.250000


  Design Rules
  -----------------------------------
  Total Number of Nets:           297
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: hercules

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.20
  Logic Optimization:                  0.14
  Mapping Optimization:                0.49
  -----------------------------------------
  Overall Compile Time:                2.84
  Overall Compile Wall Clock Time:     4.25

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
