0.7
2020.2
May 22 2024
19:03:11
C:/Git/Uni-CPU/CPURev2/CPURev2.gen/sources_1/bd/Setup/hdl/Setup_wrapper.vhd,1728309077,vhdl,C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/Testbench.vhd,,,setup_wrapper,,,,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_AXI_Master_0_3/sim/Setup_AXI_Master_0_3.vhd,1728308337,vhdl,,,,setup_axi_master_0_3,,,,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_CPU_0_2/sim/Setup_CPU_0_2.vhd,1728307968,vhdl,,,,setup_cpu_0_2,,,,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_IOController_0_0/sim/Setup_IOController_0_0.vhd,1728306534,vhdl,,,,setup_iocontroller_0_0,,,,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_auto_pc_0/sim/Setup_auto_pc_0.v,1728308670,verilog,,C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_auto_us_0/sim/Setup_auto_us_0.v,,Setup_auto_pc_0,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;uvm;xilinx_vip,../../../../CPURev2.gen/sources_1/bd/Setup/ipshared/b28c/hdl;../../../../CPURev2.gen/sources_1/bd/Setup/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_auto_us_0/sim/Setup_auto_us_0.v,1728307689,verilog,,,,Setup_auto_us_0,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;uvm;xilinx_vip,../../../../CPURev2.gen/sources_1/bd/Setup/ipshared/b28c/hdl;../../../../CPURev2.gen/sources_1/bd/Setup/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_blk_mem_gen_0_0/sim/Setup_blk_mem_gen_0_0.v,1728309078,verilog,,C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_util_vector_logic_0_0/sim/Setup_util_vector_logic_0_0.v,,Setup_blk_mem_gen_0_0,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;uvm;xilinx_vip,../../../../CPURev2.gen/sources_1/bd/Setup/ipshared/b28c/hdl;../../../../CPURev2.gen/sources_1/bd/Setup/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_processing_system7_0_0/sim/Setup_processing_system7_0_0.v,1728306519,verilog,,C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_blk_mem_gen_0_0/sim/Setup_blk_mem_gen_0_0.v,,Setup_processing_system7_0_0,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;uvm;xilinx_vip,../../../../CPURev2.gen/sources_1/bd/Setup/ipshared/b28c/hdl;../../../../CPURev2.gen/sources_1/bd/Setup/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_rst_ps7_0_50M_0/sim/Setup_rst_ps7_0_50M_0.vhd,1728306178,vhdl,,,,setup_rst_ps7_0_50m_0,,,,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_sim_clk_gen_0_0/sim/Setup_sim_clk_gen_0_0.v,1728306178,verilog,,C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_auto_pc_0/sim/Setup_auto_pc_0.v,,Setup_sim_clk_gen_0_0,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;uvm;xilinx_vip,../../../../CPURev2.gen/sources_1/bd/Setup/ipshared/b28c/hdl;../../../../CPURev2.gen/sources_1/bd/Setup/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_util_vector_logic_0_0/sim/Setup_util_vector_logic_0_0.v,1724362315,verilog,,C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/ip/Setup_sim_clk_gen_0_0/sim/Setup_sim_clk_gen_0_0.v,,Setup_util_vector_logic_0_0,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;uvm;xilinx_vip,../../../../CPURev2.gen/sources_1/bd/Setup/ipshared/b28c/hdl;../../../../CPURev2.gen/sources_1/bd/Setup/ipshared/ec67/hdl;C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.ip_user_files/bd/Setup/sim/Setup.vhd,1728309077,vhdl,,,,s00_couplers_imp_tk11n1;setup;setup_axi_interconnect_0_1,,,,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;uvm;xilinx_vip,,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd,1728307942,vhdl,,,,cpu,,,,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/Clock Divider.vhd,1724362318,vhdl,C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/CPU.vhd,,,clockdivider,,,,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/DDRAXIInterface.vhd,1728308323,vhdl,,,,axi_master,,,,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/IOController.vhd,1728306178,vhdl,,,,iocontroller,,,,,,,,
C:/Git/Uni-CPU/CPURev2/CPURev2.srcs/sources_1/new/Testbench.vhd,1728307802,vhdl,,,,cpu_tb,,,,,,,,
