# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# File: E:\FPGA\Digital_Clock\Digital_Clock.csv
# Generated on: Thu Oct 20 16:48:51 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
clk,Input,PIN_N2,2,B2_N1,PIN_N2,,,,
clock_en,Input,PIN_V2,1,B1_N0,PIN_V2,,,,
clock_hour_ge[3],Input,PIN_P1,1,B1_N0,PIN_V11,,,,
clock_hour_ge[2],Input,PIN_N1,2,B2_N1,PIN_U6,,,,
clock_hour_ge[1],Input,PIN_A13,4,B4_N1,PIN_W1,,,,
clock_hour_ge[0],Input,PIN_B13,4,B4_N1,PIN_AD12,,,,
clock_hour_shi[3],Input,PIN_U4,1,B1_N0,PIN_V24,,,,
clock_hour_shi[2],Input,PIN_U3,1,B1_N0,PIN_V23,,,,
clock_hour_shi[1],Input,PIN_T7,1,B1_N0,PIN_U7,,,,
clock_hour_shi[0],Input,PIN_P2,1,B1_N0,PIN_W2,,,,
clock_min_ge[3],Input,PIN_AE14,7,B7_N1,PIN_W25,,,,
clock_min_ge[2],Input,PIN_P25,6,B6_N0,PIN_AC14,,,,
clock_min_ge[1],Input,PIN_N26,5,B5_N1,PIN_AA13,,,,
clock_min_ge[0],Input,PIN_N25,5,B5_N1,PIN_AE13,,,,
clock_min_shi[3],Input,PIN_C13,3,B3_N0,PIN_AF13,,,,
clock_min_shi[2],Input,PIN_AC13,8,B8_N0,PIN_AE12,,,,
clock_min_shi[1],Input,PIN_AD13,8,B8_N0,PIN_AD15,,,,
clock_min_shi[0],Input,PIN_AF14,7,B7_N1,PIN_AE15,,,,
clock_out,Output,PIN_Y12,8,B8_N0,PIN_Y12,3.3-V LVTTL,,,
out_hour_ge_seg[6],Output,PIN_T3,1,B1_N0,PIN_T3,3.3-V LVTTL,,,
out_hour_ge_seg[5],Output,PIN_R6,1,B1_N0,PIN_R6,3.3-V LVTTL,,,
out_hour_ge_seg[4],Output,PIN_R7,1,B1_N0,PIN_R7,3.3-V LVTTL,,,
out_hour_ge_seg[3],Output,PIN_T4,1,B1_N0,PIN_T4,3.3-V LVTTL,,,
out_hour_ge_seg[2],Output,PIN_U2,1,B1_N0,PIN_U2,3.3-V LVTTL,,,
out_hour_ge_seg[1],Output,PIN_U1,1,B1_N0,PIN_U1,3.3-V LVTTL,,,
out_hour_ge_seg[0],Output,PIN_U9,1,B1_N0,PIN_U9,3.3-V LVTTL,,,
out_hour_shi_seg[6],Output,PIN_R3,1,B1_N0,PIN_R3,3.3-V LVTTL,,,
out_hour_shi_seg[5],Output,PIN_R4,1,B1_N0,PIN_R4,3.3-V LVTTL,,,
out_hour_shi_seg[4],Output,PIN_R5,1,B1_N0,PIN_R5,3.3-V LVTTL,,,
out_hour_shi_seg[3],Output,PIN_T9,1,B1_N0,PIN_T9,3.3-V LVTTL,,,
out_hour_shi_seg[2],Output,PIN_P7,1,B1_N0,PIN_P7,3.3-V LVTTL,,,
out_hour_shi_seg[1],Output,PIN_P6,1,B1_N0,PIN_P6,3.3-V LVTTL,,,
out_hour_shi_seg[0],Output,PIN_T2,1,B1_N0,PIN_T2,3.3-V LVTTL,,,
out_min_ge_seg[6],Output,PIN_Y24,6,B6_N1,PIN_Y24,3.3-V LVTTL,,,
out_min_ge_seg[5],Output,PIN_AB25,6,B6_N1,PIN_AB25,3.3-V LVTTL,,,
out_min_ge_seg[4],Output,PIN_AB26,6,B6_N1,PIN_AB26,3.3-V LVTTL,,,
out_min_ge_seg[3],Output,PIN_AC26,6,B6_N1,PIN_AC26,3.3-V LVTTL,,,
out_min_ge_seg[2],Output,PIN_AC25,6,B6_N1,PIN_AC25,3.3-V LVTTL,,,
out_min_ge_seg[1],Output,PIN_V22,6,B6_N1,PIN_V22,3.3-V LVTTL,,,
out_min_ge_seg[0],Output,PIN_AB23,6,B6_N1,PIN_AB23,3.3-V LVTTL,,,
out_min_shi_seg[6],Output,PIN_W24,6,B6_N1,PIN_W24,3.3-V LVTTL,,,
out_min_shi_seg[5],Output,PIN_U22,6,B6_N1,PIN_U22,3.3-V LVTTL,,,
out_min_shi_seg[4],Output,PIN_Y25,6,B6_N1,PIN_Y25,3.3-V LVTTL,,,
out_min_shi_seg[3],Output,PIN_Y26,6,B6_N1,PIN_Y26,3.3-V LVTTL,,,
out_min_shi_seg[2],Output,PIN_AA26,6,B6_N1,PIN_AA26,3.3-V LVTTL,,,
out_min_shi_seg[1],Output,PIN_AA25,6,B6_N1,PIN_AA25,3.3-V LVTTL,,,
out_min_shi_seg[0],Output,PIN_Y23,6,B6_N1,PIN_Y23,3.3-V LVTTL,,,
out_sec_ge_seg[6],Output,PIN_V13,8,B8_N0,PIN_V13,3.3-V LVTTL,,,
out_sec_ge_seg[5],Output,PIN_V14,8,B8_N0,PIN_V14,3.3-V LVTTL,,,
out_sec_ge_seg[4],Output,PIN_AE11,8,B8_N0,PIN_AE11,3.3-V LVTTL,,,
out_sec_ge_seg[3],Output,PIN_AD11,8,B8_N0,PIN_AD11,3.3-V LVTTL,,,
out_sec_ge_seg[2],Output,PIN_AC12,8,B8_N0,PIN_AC12,3.3-V LVTTL,,,
out_sec_ge_seg[1],Output,PIN_AB12,8,B8_N0,PIN_AB12,3.3-V LVTTL,,,
out_sec_ge_seg[0],Output,PIN_AF10,8,B8_N0,PIN_AF10,3.3-V LVTTL,,,
out_sec_shi_seg[6],Output,PIN_AB24,6,B6_N1,PIN_AB24,3.3-V LVTTL,,,
out_sec_shi_seg[5],Output,PIN_AA23,6,B6_N1,PIN_AA23,3.3-V LVTTL,,,
out_sec_shi_seg[4],Output,PIN_AA24,6,B6_N1,PIN_AA24,3.3-V LVTTL,,,
out_sec_shi_seg[3],Output,PIN_Y22,6,B6_N1,PIN_Y22,3.3-V LVTTL,,,
out_sec_shi_seg[2],Output,PIN_W21,6,B6_N1,PIN_W21,3.3-V LVTTL,,,
out_sec_shi_seg[1],Output,PIN_V21,6,B6_N1,PIN_V21,3.3-V LVTTL,,,
out_sec_shi_seg[0],Output,PIN_V20,6,B6_N1,PIN_V20,3.3-V LVTTL,,,
rst_n,Input,PIN_W26,6,B6_N1,PIN_W26,3.3-V LVTTL,,,
set_time_finish,Input,PIN_P23,6,B6_N0,PIN_P23,3.3-V LVTTL,,,
