

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0'
================================================================
* Date:           Fri Oct 20 13:53:11 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.082|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|     28|       0|     865|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|     799|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     28|     799|     901|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |r_V_8_0_1_fu_215_p2              |     *    |      1|  0|   6|          16|          10|
    |r_V_8_0_2_fu_197_p2              |     *    |      1|  0|   6|          16|          10|
    |r_V_8_1_1_fu_203_p2              |     *    |      1|  0|   6|          16|           6|
    |r_V_8_1_2_fu_210_p2              |     *    |      1|  0|   6|          16|          11|
    |r_V_8_1_3_fu_219_p2              |     *    |      1|  0|   6|          16|          10|
    |r_V_8_1_fu_223_p2                |     *    |      1|  0|   6|          16|          10|
    |r_V_8_2_1_fu_204_p2              |     *    |      1|  0|   6|          16|          10|
    |r_V_8_2_2_fu_212_p2              |     *    |      1|  0|   6|          16|          10|
    |r_V_8_2_3_fu_217_p2              |     *    |      1|  0|   6|          16|          10|
    |r_V_8_2_fu_213_p2                |     *    |      1|  0|   6|          16|           8|
    |r_V_8_3_1_fu_202_p2              |     *    |      1|  0|   6|          16|          10|
    |r_V_8_3_2_fu_214_p2              |     *    |      1|  0|   6|          16|          11|
    |r_V_8_3_3_fu_198_p2              |     *    |      1|  0|   6|          16|          11|
    |r_V_8_3_fu_192_p2                |     *    |      1|  0|   6|          16|           8|
    |r_V_8_4_1_fu_216_p2              |     *    |      1|  0|   6|          16|          10|
    |r_V_8_4_2_fu_196_p2              |     *    |      1|  0|   6|          16|           9|
    |r_V_8_4_3_fu_207_p2              |     *    |      1|  0|   6|          16|           9|
    |r_V_8_5_1_fu_208_p2              |     *    |      1|  0|   6|          16|          11|
    |r_V_8_5_2_fu_206_p2              |     *    |      1|  0|   6|          16|           9|
    |r_V_8_5_3_fu_194_p2              |     *    |      1|  0|   6|          16|           6|
    |r_V_8_5_fu_195_p2                |     *    |      1|  0|   6|          16|           9|
    |r_V_8_6_2_fu_193_p2              |     *    |      1|  0|   6|          16|           7|
    |r_V_8_6_3_fu_200_p2              |     *    |      1|  0|   6|          16|           6|
    |r_V_8_6_fu_211_p2                |     *    |      1|  0|   6|          16|          11|
    |r_V_8_7_2_fu_218_p2              |     *    |      1|  0|   6|          16|           8|
    |r_V_8_7_3_fu_222_p2              |     *    |      1|  0|   6|          16|           8|
    |r_V_8_7_fu_205_p2                |     *    |      1|  0|   6|          16|           9|
    |r_V_8_fu_221_p2                  |     *    |      1|  0|   6|          16|           9|
    |acc_1_V_fu_3901_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_3929_p2               |     +    |      0|  0|  16|          16|          16|
    |acc_3_V_fu_3958_p2               |     +    |      0|  0|  16|          16|          16|
    |r_V_8_4_fu_3507_p2               |     +    |      0|  0|  27|          20|          20|
    |res_0_V_write_assign_fu_3873_p2  |     +    |      0|  0|  16|          16|          16|
    |tmp10_fu_3763_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp11_fu_3867_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp12_fu_3852_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp13_fu_3862_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp14_fu_3857_p2                 |     +    |      0|  0|  16|          16|          10|
    |tmp15_fu_3784_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp16_fu_3775_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp17_fu_3780_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp18_fu_3895_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp19_fu_3878_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp20_fu_3885_p2                 |     +    |      0|  0|  21|          14|          14|
    |tmp21_fu_3790_p2                 |     +    |      0|  0|  20|          13|           8|
    |tmp22_fu_3804_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp23_fu_3796_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp24_fu_3800_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp25_fu_3923_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp26_fu_3906_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp27_fu_3917_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp28_fu_3911_p2                 |     +    |      0|  0|  16|          16|           9|
    |tmp29_fu_3819_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp30_fu_3810_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp31_fu_3815_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp32_fu_3952_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp33_fu_3934_p2                 |     +    |      0|  0|  23|          16|          16|
    |tmp34_fu_3946_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp35_fu_3940_p2                 |     +    |      0|  0|  16|          16|           8|
    |tmp9_fu_3759_p2                  |     +    |      0|  0|  23|          16|          16|
    |tmp_fu_3769_p2                   |     +    |      0|  0|  16|          16|          16|
    |p_neg7_fu_3274_p2                |     -    |      0|  0|  16|           1|          23|
    |p_neg_fu_3702_p2                 |     -    |      0|  0|  16|           1|          22|
    |r_V_8_0_3_fu_3292_p2             |     -    |      0|  0|  16|          23|          23|
    |r_V_8_6_1_fu_3636_p2             |     -    |      0|  0|  29|          22|          22|
    |r_V_8_7_1_fu_3719_p2             |     -    |      0|  0|  16|          22|          22|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |     28|  0| 865|        1044|         869|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   16|         32|
    |ap_return_1  |   9|          2|   16|         32|
    |ap_return_2  |   9|          2|   16|         32|
    |ap_return_3  |   9|          2|   16|         32|
    +-------------+----+-----------+-----+-----------+
    |Total        |  36|          8|   64|        128|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_ce_reg                 |   1|   0|    1|          0|
    |ap_return_0_int_reg       |  16|   0|   16|          0|
    |ap_return_1_int_reg       |  16|   0|   16|          0|
    |ap_return_2_int_reg       |  16|   0|   16|          0|
    |ap_return_3_int_reg       |  16|   0|   16|          0|
    |data_0_V_read_int_reg     |  16|   0|   16|          0|
    |data_1_V_read_int_reg     |  16|   0|   16|          0|
    |data_2_V_read_int_reg     |  16|   0|   16|          0|
    |data_3_V_read_int_reg     |  16|   0|   16|          0|
    |data_4_V_read_2_reg_4009  |  16|   0|   16|          0|
    |data_4_V_read_int_reg     |  16|   0|   16|          0|
    |data_5_V_read_2_reg_4003  |  16|   0|   16|          0|
    |data_5_V_read_int_reg     |  16|   0|   16|          0|
    |data_6_V_read_2_reg_3995  |  16|   0|   16|          0|
    |data_6_V_read_int_reg     |  16|   0|   16|          0|
    |data_7_V_read11_reg_3987  |  16|   0|   16|          0|
    |data_7_V_read_int_reg     |  16|   0|   16|          0|
    |tmp15_reg_4177            |  16|   0|   16|          0|
    |tmp21_reg_4182            |  13|   0|   13|          0|
    |tmp22_reg_4187            |  16|   0|   16|          0|
    |tmp29_reg_4192            |  16|   0|   16|          0|
    |tmp_11_reg_4107           |  15|   0|   15|          0|
    |tmp_13_reg_4112           |  15|   0|   15|          0|
    |tmp_15_reg_4132           |  13|   0|   13|          0|
    |tmp_17_0_1_reg_4022       |  16|   0|   16|          0|
    |tmp_17_0_2_reg_4027       |  16|   0|   16|          0|
    |tmp_17_1_2_reg_4047       |  16|   0|   16|          0|
    |tmp_17_1_3_reg_4052       |  16|   0|   16|          0|
    |tmp_17_1_reg_4037         |  16|   0|   16|          0|
    |tmp_17_2_1_reg_4062       |  16|   0|   16|          0|
    |tmp_17_2_2_reg_4067       |  16|   0|   16|          0|
    |tmp_17_2_3_reg_4072       |  16|   0|   16|          0|
    |tmp_17_3_1_reg_4082       |  16|   0|   16|          0|
    |tmp_17_3_2_reg_4087       |  16|   0|   16|          0|
    |tmp_17_3_3_reg_4092       |  16|   0|   16|          0|
    |tmp_17_4_1_reg_4102       |  16|   0|   16|          0|
    |tmp_17_5_1_reg_4122       |  16|   0|   16|          0|
    |tmp_17_5_2_reg_4127       |  16|   0|   16|          0|
    |tmp_17_5_reg_4117         |  16|   0|   16|          0|
    |tmp_17_6_reg_4137         |  16|   0|   16|          0|
    |tmp_17_7_reg_4157         |  16|   0|   16|          0|
    |tmp_18_reg_4142           |  12|   0|   12|          0|
    |tmp_19_reg_4147           |  14|   0|   14|          0|
    |tmp_1_reg_4017            |  16|   0|   16|          0|
    |tmp_21_reg_4152           |  12|   0|   12|          0|
    |tmp_24_reg_4162           |  15|   0|   15|          0|
    |tmp_26_reg_4167           |  15|   0|   15|          0|
    |tmp_3_reg_4077            |  15|   0|   15|          0|
    |tmp_4_reg_4032            |  13|   0|   13|          0|
    |tmp_7_reg_4042            |  13|   0|   13|          0|
    |tmp_9_reg_4097            |  10|   0|   10|          0|
    |tmp_reg_4172              |  16|   0|   16|          0|
    |tmp_s_reg_4057            |  15|   0|   15|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 799|   0|  799|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_0    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_1    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_2    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_3    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config4>.0.0.0.0.0 | return value |
|data_0_V_read  |  in |   16|   ap_none  |                          data_0_V_read                         |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  |                          data_1_V_read                         |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  |                          data_2_V_read                         |    scalar    |
|data_3_V_read  |  in |   16|   ap_none  |                          data_3_V_read                         |    scalar    |
|data_4_V_read  |  in |   16|   ap_none  |                          data_4_V_read                         |    scalar    |
|data_5_V_read  |  in |   16|   ap_none  |                          data_5_V_read                         |    scalar    |
|data_6_V_read  |  in |   16|   ap_none  |                          data_6_V_read                         |    scalar    |
|data_7_V_read  |  in |   16|   ap_none  |                          data_7_V_read                         |    scalar    |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+

