// Seed: 841928268
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wand id_3,
    output tri id_4
);
  tri0 id_6 = id_6;
  assign id_6 = id_0;
  wire id_7;
  wire id_8;
  assign module_1.id_8 = 0;
  assign id_4 = 1;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output supply1 id_0,
    output tri id_1,
    input wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output logic id_6,
    input wire id_7
    , id_10,
    output logic id_8
);
  always @(posedge id_2)
    if (id_2) id_6 <= 1;
    else if (1)
      if (1 - id_4) id_8 <= #1 1;
      else #1 id_0 = id_4;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_1,
      id_1,
      id_1
  );
endmodule
