{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433629365225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433629365226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 23:22:44 2015 " "Processing started: Sat Jun 06 23:22:44 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433629365226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433629365226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE4_DDR2 -c DE4_DDR2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE4_DDR2 -c DE4_DDR2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433629365226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1433629366169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/de4_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/de4_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS " "Found entity 1: DE4_QSYS" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_irq_mapper " "Found entity 1: DE4_QSYS_irq_mapper" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_irq_mapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366456 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_mux_002 " "Found entity 1: DE4_QSYS_rsp_xbar_mux_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_002.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_demux_005 " "Found entity 1: DE4_QSYS_rsp_xbar_demux_005" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux_005.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux_002 " "Found entity 1: DE4_QSYS_cmd_xbar_demux_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_002.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_mux_001 " "Found entity 1: DE4_QSYS_rsp_xbar_mux_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_mux " "Found entity 1: DE4_QSYS_rsp_xbar_mux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_demux_002 " "Found entity 1: DE4_QSYS_rsp_xbar_demux_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux_002.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_demux " "Found entity 1: DE4_QSYS_rsp_xbar_demux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_mux " "Found entity 1: DE4_QSYS_cmd_xbar_mux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux_001 " "Found entity 1: DE4_QSYS_cmd_xbar_demux_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_001.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux " "Found entity 1: DE4_QSYS_cmd_xbar_demux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE4_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366485 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366485 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366485 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366485 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366485 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366485 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_005_default_decode " "Found entity 1: DE4_QSYS_id_router_005_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_005.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_005.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366490 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router_005 " "Found entity 2: DE4_QSYS_id_router_005" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_005.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_005.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_002_default_decode " "Found entity 1: DE4_QSYS_addr_router_002_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366492 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router_002 " "Found entity 2: DE4_QSYS_addr_router_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_003_default_decode " "Found entity 1: DE4_QSYS_id_router_003_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_003.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366494 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router_003 " "Found entity 2: DE4_QSYS_id_router_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_003.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_003.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_002_default_decode " "Found entity 1: DE4_QSYS_id_router_002_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366496 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router_002 " "Found entity 2: DE4_QSYS_id_router_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_default_decode " "Found entity 1: DE4_QSYS_id_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366498 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router " "Found entity 2: DE4_QSYS_id_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_001_default_decode " "Found entity 1: DE4_QSYS_addr_router_001_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366500 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router_001 " "Found entity 2: DE4_QSYS_addr_router_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_default_decode " "Found entity 1: DE4_QSYS_addr_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366503 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router " "Found entity 2: DE4_QSYS_addr_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_ddr2_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_ddr2_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_ddr2_i2c_sda " "Found entity 1: DE4_QSYS_ddr2_i2c_sda" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_ddr2_i2c_sda.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_ddr2_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_ddr2_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_ddr2_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_ddr2_i2c_scl " "Found entity 1: DE4_QSYS_ddr2_i2c_scl" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_ddr2_i2c_scl.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_ddr2_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE4_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_button.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_button " "Found entity 1: DE4_QSYS_button" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_button.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_led " "Found entity 1: DE4_QSYS_led" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_led.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_timer " "Found entity 1: DE4_QSYS_timer" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_timer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_sysid " "Found entity 1: DE4_QSYS_sysid" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_sysid.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_jtag_uart.v 7 7 " "Found 7 design units, including 7 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_jtag_uart_log_module " "Found entity 1: DE4_QSYS_jtag_uart_log_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366539 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_jtag_uart_sim_scfifo_w " "Found entity 2: DE4_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366539 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE4_QSYS_jtag_uart_scfifo_w " "Found entity 3: DE4_QSYS_jtag_uart_scfifo_w" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366539 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE4_QSYS_jtag_uart_drom_module " "Found entity 4: DE4_QSYS_jtag_uart_drom_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366539 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE4_QSYS_jtag_uart_sim_scfifo_r " "Found entity 5: DE4_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366539 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE4_QSYS_jtag_uart_scfifo_r " "Found entity 6: DE4_QSYS_jtag_uart_scfifo_r" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366539 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE4_QSYS_jtag_uart " "Found entity 7: DE4_QSYS_jtag_uart" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629366539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629366539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys.v 28 28 " "Found 28 design units, including 28 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_ic_data_module " "Found entity 1: DE4_QSYS_nios2_qsys_ic_data_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_nios2_qsys_ic_tag_module " "Found entity 2: DE4_QSYS_nios2_qsys_ic_tag_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE4_QSYS_nios2_qsys_bht_module " "Found entity 3: DE4_QSYS_nios2_qsys_bht_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE4_QSYS_nios2_qsys_register_bank_a_module " "Found entity 4: DE4_QSYS_nios2_qsys_register_bank_a_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE4_QSYS_nios2_qsys_register_bank_b_module " "Found entity 5: DE4_QSYS_nios2_qsys_register_bank_b_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE4_QSYS_nios2_qsys_dc_tag_module " "Found entity 6: DE4_QSYS_nios2_qsys_dc_tag_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE4_QSYS_nios2_qsys_dc_data_module " "Found entity 7: DE4_QSYS_nios2_qsys_dc_data_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE4_QSYS_nios2_qsys_dc_victim_module " "Found entity 8: DE4_QSYS_nios2_qsys_dc_victim_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE4_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 9: DE4_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module " "Found entity 10: DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE4_QSYS_nios2_qsys_nios2_ocimem " "Found entity 11: DE4_QSYS_nios2_qsys_nios2_ocimem" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 759 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE4_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 12: DE4_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE4_QSYS_nios2_qsys_nios2_oci_break " "Found entity 13: DE4_QSYS_nios2_qsys_nios2_oci_break" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE4_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 14: DE4_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 1293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE4_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 15: DE4_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 1553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE4_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 16: DE4_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 1741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE4_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 17: DE4_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2040 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE4_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 18: DE4_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 19: DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 20: DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 21: DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE4_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 22: DE4_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE4_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 23: DE4_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module " "Found entity 24: DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE4_QSYS_nios2_qsys_nios2_oci_im " "Found entity 25: DE4_QSYS_nios2_qsys_nios2_oci_im" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE4_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 26: DE4_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE4_QSYS_nios2_qsys_nios2_oci " "Found entity 27: DE4_QSYS_nios2_qsys_nios2_oci" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""} { "Info" "ISGN_ENTITY_NAME" "28 DE4_QSYS_nios2_qsys " "Found entity 28: DE4_QSYS_nios2_qsys" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_mult_cell " "Found entity 1: DE4_QSYS_nios2_qsys_mult_cell" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: DE4_QSYS_nios2_qsys_oci_test_bench" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_test_bench " "Found entity 1: DE4_QSYS_nios2_qsys_test_bench" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_test_bench.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_dll_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_stratixiv " "Found entity 1: altera_mem_if_dll_stratixiv" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_oct_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_stratixiv " "Found entity 1: altera_mem_if_oct_stratixiv" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_c0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_c0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367913 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(105) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(105): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 105 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(78) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(78): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_list.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367973 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367973 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367980 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367980 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 598 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367985 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367988 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367991 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(157): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629367991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629367999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629367999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_mem_ddrx_sideband.v(713) " "Verilog HDL information at alt_mem_ddrx_sideband.v(713): always construct contains both blocking and non-blocking assignments" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 713 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1433629368009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(40) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(40): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(139) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(139): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(141) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(141): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 141 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368037 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(146) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(146): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 146 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(245) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(245): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(246) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(246): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(171) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(171): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 171 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(143) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(143): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 143 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(192) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(192): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 192 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(248) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(248): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(229) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(229): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 229 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(230) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(230): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 230 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(231) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(231): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(232) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(232): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 232 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(233) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(233): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(234) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(234): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 234 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(235) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(235): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 235 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(236) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(236): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 236 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(237) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(237): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 237 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(238) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(238): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 238 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(239) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(239): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(240) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(240): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(241) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(241): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 241 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(242) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(242): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(243) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(243): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(163) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(163): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(164) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(164): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(165) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(165): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(166) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(166): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 166 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(244) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(244): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 244 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(225) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(225): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 225 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(226) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(226): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 226 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(227) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(227): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 227 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(228) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(228): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 228 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(173) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(173): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 173 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368039 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(249) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(249): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 249 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(250) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(250): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 250 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368040 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(273) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(273): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 273 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(145) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(145): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 145 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(140) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(140): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(142) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(142): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 142 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(161) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(161): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 161 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr2_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr2_controller_core" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368060 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368060 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368068 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368071 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001 " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368080 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_id_router " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_id_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368082 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003 " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ac_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ac_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_bitcheck.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368095 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "rw_manager_core.sv(604) " "Verilog HDL Event Control warning at rw_manager_core.sv(604): Event Control contains a complex event expression" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 604 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1433629368097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(67) " "Verilog HDL Declaration information at rw_manager_core.sv(67): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433629368097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_datamux.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_data_broadcast.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_data_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr2 " "Found entity 1: rw_manager_ddr2" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_dm_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_inst_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_inst_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_jumplogic.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_lfsr72.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ram.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ram_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_data_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_data_mgr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368140 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(404) " "Verilog HDL information at sequencer_phy_mgr.sv(404): always construct contains both blocking and non-blocking assignments" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 404 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1433629368143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368143 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_reg_file.sv(165) " "Verilog HDL information at sequencer_reg_file.sv(165): always construct contains both blocking and non-blocking assignments" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" 165 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1433629368145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/afi_mux_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/afi_mux_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddrx " "Found entity 1: afi_mux_ddrx" {  } { { "DE4_QSYS/synthesis/submodules/afi_mux_ddrx.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/afi_mux_ddrx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_reset " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_reset" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_acv_ldc " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_acv_ldc" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_acv_ldc.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_acv_ldc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_ldc_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_ldc_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pads " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pads" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pads.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_ldc_pad.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_ldc_pad.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pad " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pad" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pad.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pad.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/addr_cmd_non_ldc_pad.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/addr_cmd_non_ldc_pad.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_cmd_non_ldc_pad " "Found entity 1: addr_cmd_non_ldc_pad" {  } { { "DE4_QSYS/synthesis/submodules/addr_cmd_non_ldc_pad.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/addr_cmd_non_ldc_pad.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_memphy " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_memphy" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_hr_to_fr.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_hr_to_fr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_hr_to_fr " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_hr_to_fr" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_hr_to_fr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_hr_to_fr.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_simple_ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_simple_ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_sequencer_mux_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_sequencer_mux_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_sequencer_mux_bridge " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_sequencer_mux_bridge" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_sequencer_mux_bridge.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_sequencer_mux_bridge.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_ddio_3reg_stratixiv " "Found entity 1: altdq_dqs2_ddio_3reg_stratixiv" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_pll0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_pll0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_onchip_memory " "Found entity 1: DE4_QSYS_onchip_memory" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629368286 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(2008) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2008): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2008 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1433629368532 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(2010) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2010): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2010 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1433629368532 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(2166) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2166): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2166 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1433629368532 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(3085) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(3085): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3085 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1433629368536 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE4_DDR2 de4_ddr2.v(118) " "Verilog Module Declaration warning at de4_ddr2.v(118): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE4_DDR2\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 118 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629368835 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de4_ddr2.v 1 1 " "Using design file de4_ddr2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_DDR2 " "Found entity 1: DE4_DDR2" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629368836 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433629368836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE4_DDR2 " "Elaborating entity \"DE4_DDR2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1433629368851 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MAX_PLL_D de4_ddr2.v(133) " "Output port \"MAX_PLL_D\" at de4_ddr2.v(133) has no driver" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433629368866 "|DE4_DDR2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M1_DDR2_SA de4_ddr2.v(165) " "Output port \"M1_DDR2_SA\" at de4_ddr2.v(165) has no driver" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433629368866 "|DE4_DDR2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GCLKOUT_FPGA de4_ddr2.v(131) " "Output port \"GCLKOUT_FPGA\" at de4_ddr2.v(131) has no driver" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433629368866 "|DE4_DDR2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS DE4_QSYS:u0 " "Elaborating entity \"DE4_QSYS\" for hierarchy \"DE4_QSYS:u0\"" {  } { { "de4_ddr2.v" "u0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629368871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_onchip_memory DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory " "Elaborating entity \"DE4_QSYS_onchip_memory\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "onchip_memory" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629368921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629368978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629368980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629368981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_onchip_memory.hex " "Parameter \"init_file\" = \"DE4_QSYS_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629368981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629368981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629368981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629368981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629368981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629368981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629368981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629368981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629368981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629368981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629368981 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629368981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_41n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_41n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_41n1 " "Found entity 1: altsyncram_41n1" {  } { { "db/altsyncram_41n1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_41n1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629369053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629369053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_41n1 DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated " "Elaborating entity \"altsyncram_41n1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_gpa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_gpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_gpa " "Found entity 1: decode_gpa" {  } { { "db/decode_gpa.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/decode_gpa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629369117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629369117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_gpa DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|decode_gpa:decode3 " "Elaborating entity \"decode_gpa\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|decode_gpa:decode3\"" {  } { { "db/altsyncram_41n1.tdf" "decode3" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_41n1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlb " "Found entity 1: mux_dlb" {  } { { "db/mux_dlb.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/mux_dlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629369177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629369177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dlb DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|mux_dlb:mux2 " "Elaborating entity \"mux_dlb\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|mux_dlb:mux2\"" {  } { { "db/altsyncram_41n1.tdf" "mux2" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_41n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_pll0 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_pll0\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "pll0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369268 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dqs_ena_clk DE4_QSYS_mem_if_ddr2_emif_pll0.sv(174) " "Verilog HDL or VHDL warning at DE4_QSYS_mem_if_ddr2_emif_pll0.sv(174): object \"pll_dqs_ena_clk\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629369269 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_clk DE4_QSYS_mem_if_ddr2_emif_pll0.sv(175) " "Verilog HDL or VHDL warning at DE4_QSYS_mem_if_ddr2_emif_pll0.sv(175): object \"seq_clk\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629369269 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models DE4_QSYS_mem_if_ddr2_emif_pll0.sv(183) " "Verilog HDL Display System Task info at DE4_QSYS_mem_if_ddr2_emif_pll0.sv(183): Using Regular pll emif simulation models" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 183 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1433629369269 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reset_request_n DE4_QSYS_mem_if_ddr2_emif_pll0.sv(162) " "Output port \"reset_request_n\" at DE4_QSYS_mem_if_ddr2_emif_pll0.sv(162) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433629369269 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy " "Elaborating entity \"altpll\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "upll_memphy" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 373 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 625 " "Parameter \"clk2_phase_shift\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 3750 " "Parameter \"clk3_phase_shift\" = \"3750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_divide_by 1 " "Parameter \"clk5_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_duty_cycle 50 " "Parameter \"clk5_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_multiply_by 2 " "Parameter \"clk5_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_phase_shift 0 " "Parameter \"clk5_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_divide_by 2 " "Parameter \"clk6_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_duty_cycle 50 " "Parameter \"clk6_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_multiply_by 1 " "Parameter \"clk6_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_phase_shift 0 " "Parameter \"clk6_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_USED " "Parameter \"port_clk5\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_USED " "Parameter \"port_clk6\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369319 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 373 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629369319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_blj3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_blj3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_blj3 " "Found entity 1: altpll_blj3" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629369387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629369387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_blj3 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated " "Elaborating entity \"altpll_blj3\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "p0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369401 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models DE4_QSYS_mem_if_ddr2_emif_p0.sv(344) " "Verilog HDL Display System Task info at DE4_QSYS_mem_if_ddr2_emif_p0.sv(344): Using Regular core emif simulation models" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" 344 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1433629369405 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_memphy DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_memphy\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" "umemphy" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" "ureset" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_afi_clk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "ureset_afi_clk" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "ureset_ctl_reset_clk" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "ureset_addr_cmd_clk" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" "uaddr_cmd_datapath" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_address " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_address\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_address" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_bank " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_bank\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_bank" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cke " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cke\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cke" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cs_n" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" "uwrite_datapath" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "bs_wr_grp\[0\].dq_shifter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_mask_shifter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_en_shifter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" "uread_datapath" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.v" "read_buffering\[0\].uread_valid_selector" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborating entity \"lpm_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "uvalid_select" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629369870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 64 " "Parameter \"lpm_decodes\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369870 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629369870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0af " "Found entity 1: decode_0af" {  } { { "db/decode_0af.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/decode_0af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629369932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629369932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0af DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_0af:auto_generated " "Elaborating entity \"decode_0af\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_0af:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.v" "read_buffering\[0\].read_subgroup\[0\].uread_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "uread_mux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629369987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629369987 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629369987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tpc " "Found entity 1: mux_tpc" {  } { { "db/mux_tpc.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/mux_tpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629370046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629370046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tpc DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\|mux_tpc:auto_generated " "Elaborating entity \"mux_tpc\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\|mux_tpc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" "uio_pads" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370503 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "capture_strobe_tracking DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v(173) " "Output port \"capture_strobe_tracking\" at DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v(173) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433629370508 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" "uaddr_cmd_pads" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "uaddress_pad" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 171 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629370545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 14 " "Parameter \"width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370545 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 171 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629370545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_vef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_vef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_vef " "Found entity 1: ddio_out_vef" {  } { { "db/ddio_out_vef.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/ddio_out_vef.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629370606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629370606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_vef DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_vef:auto_generated " "Elaborating entity \"ddio_out_vef\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_vef:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "ubank_pad" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 196 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629370621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 3 " "Parameter \"width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370621 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 196 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629370621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_ddf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_ddf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_ddf " "Found entity 1: ddio_out_ddf" {  } { { "db/ddio_out_ddf.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/ddio_out_ddf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629370680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629370680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_ddf DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_ddf:auto_generated " "Elaborating entity \"ddio_out_ddf\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_ddf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "ucs_n_pad" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629370693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370693 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629370693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_mdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_mdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_mdf " "Found entity 1: ddio_out_mdf" {  } { { "db/ddio_out_mdf.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/ddio_out_mdf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629370752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629370752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_mdf DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_mdf:auto_generated " "Elaborating entity \"ddio_out_mdf\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_mdf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "ucke_pad" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629370766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370766 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629370766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_bdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_bdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_bdf " "Found entity 1: ddio_out_bdf" {  } { { "db/ddio_out_bdf.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/ddio_out_bdf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629370825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629370825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_bdf DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_bdf:auto_generated " "Elaborating entity \"ddio_out_bdf\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_bdf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 368 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629370880 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370880 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370880 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 368 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629370880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_t6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_t6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_t6f " "Found entity 1: ddio_out_t6f" {  } { { "db/ddio_out_t6f.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/ddio_out_t6f.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629370941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629370941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_t6f DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_t6f:auto_generated " "Elaborating entity \"ddio_out_t6f\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_t6f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_ddio_3reg_stratixiv DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_ddio_3reg_stratixiv\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629370983 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oct_source altdq_dqs2_ddio_3reg_stratixiv.sv(262) " "Verilog HDL or VHDL warning at altdq_dqs2_ddio_3reg_stratixiv.sv(262): object \"oct_source\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629371010 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dq_zero_phase_clock altdq_dqs2_ddio_3reg_stratixiv.sv(418) " "Verilog HDL or VHDL warning at altdq_dqs2_ddio_3reg_stratixiv.sv(418): object \"dq_zero_phase_clock\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629371010 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dqs_zero_phase_clock altdq_dqs2_ddio_3reg_stratixiv.sv(419) " "Verilog HDL or VHDL warning at altdq_dqs2_ddio_3reg_stratixiv.sv(419): object \"dqs_zero_phase_clock\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 419 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629371011 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dq_shifted_clock altdq_dqs2_ddio_3reg_stratixiv.sv(422) " "Verilog HDL or VHDL warning at altdq_dqs2_ddio_3reg_stratixiv.sv(422): object \"dq_shifted_clock\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 422 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629371011 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dqs_shifted_clock altdq_dqs2_ddio_3reg_stratixiv.sv(423) " "Verilog HDL or VHDL warning at altdq_dqs2_ddio_3reg_stratixiv.sv(423): object \"dqs_shifted_clock\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629371011 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_strobe_clock altdq_dqs2_ddio_3reg_stratixiv.sv(424) " "Verilog HDL or VHDL warning at altdq_dqs2_ddio_3reg_stratixiv.sv(424): object \"write_strobe_clock\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 424 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629371011 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dq_inputdelaysetting_dlc altdq_dqs2_ddio_3reg_stratixiv.sv(2130) " "Verilog HDL or VHDL warning at altdq_dqs2_ddio_3reg_stratixiv.sv(2130): object \"dq_inputdelaysetting_dlc\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 2130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629371011 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "capture_strobe_tracking altdq_dqs2_ddio_3reg_stratixiv.sv(179) " "Output port \"capture_strobe_tracking\" at altdq_dqs2_ddio_3reg_stratixiv.sv(179) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433629371011 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afi_mux_ddrx DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|afi_mux_ddrx:m0 " "Elaborating entity \"afi_mux_ddrx\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|afi_mux_ddrx:m0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "m0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371165 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "phy_mux_cal_req afi_mux_ddrx.v(188) " "Output port \"phy_mux_cal_req\" at afi_mux_ddrx.v(188) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/afi_mux_ddrx.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/afi_mux_ddrx.v" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433629371170 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|afi_mux_ddrx:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "s0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 1264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629371231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371231 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629371231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ulm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ulm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ulm1 " "Found entity 1: altsyncram_ulm1" {  } { { "db/altsyncram_ulm1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_ulm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629371299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629371299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ulm1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ulm1:auto_generated " "Elaborating entity \"altsyncram_ulm1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ulm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_scc_mgr_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371331 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_cmd_do_sample sequencer_scc_mgr.sv(236) " "Verilog HDL or VHDL warning at sequencer_scc_mgr.sv(236): object \"avl_cmd_do_sample\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629371337 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scan_offsets.data_a 0 sequencer_scc_mgr.sv(264) " "Net \"scan_offsets.data_a\" at sequencer_scc_mgr.sv(264) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 264 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433629371337 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scan_offsets.waddr_a 0 sequencer_scc_mgr.sv(264) " "Net \"scan_offsets.waddr_a\" at sequencer_scc_mgr.sv(264) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 264 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433629371337 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setting_offsets\[10..12\] 0 sequencer_scc_mgr.sv(318) " "Net \"setting_offsets\[10..12\]\" at sequencer_scc_mgr.sv(318) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 318 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433629371337 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setting_masks\[10..12\] 0 sequencer_scc_mgr.sv(319) " "Net \"setting_masks\[10..12\]\" at sequencer_scc_mgr.sv(319) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 319 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433629371337 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scan_offsets.we_a 0 sequencer_scc_mgr.sv(264) " "Net \"scan_offsets.we_a\" at sequencer_scc_mgr.sv(264) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 264 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433629371337 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629371382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 24 " "Parameter \"width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371383 ""}  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629371383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_u3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_u3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_u3t1 " "Found entity 1: dpram_u3t1" {  } { { "db/dpram_u3t1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/dpram_u3t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629371448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629371448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_u3t1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_u3t1:auto_generated " "Elaborating entity \"dpram_u3t1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_u3t1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 199 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371451 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "db/dpram_u3t1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/dpram_u3t1.tdf" 31 2 0 } } { "altdpram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 199 3 0 } } { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } } { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 381 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 512 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 366 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1433629371454 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_u3t1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_siii_wrapper DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_siii_wrapper\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371464 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 sequencer_scc_siii_wrapper.sv(98) " "Verilog HDL assignment warning at sequencer_scc_siii_wrapper.sv(98): truncated value with size 24 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629371465 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 sequencer_scc_siii_wrapper.sv(99) " "Verilog HDL assignment warning at sequencer_scc_siii_wrapper.sv(99): truncated value with size 24 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629371465 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 sequencer_scc_siii_wrapper.sv(100) " "Verilog HDL assignment warning at sequencer_scc_siii_wrapper.sv(100): truncated value with size 24 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629371465 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 sequencer_scc_siii_wrapper.sv(101) " "Verilog HDL assignment warning at sequencer_scc_siii_wrapper.sv(101): truncated value with size 24 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629371465 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 sequencer_scc_siii_wrapper.sv(114) " "Verilog HDL assignment warning at sequencer_scc_siii_wrapper.sv(114): truncated value with size 24 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629371465 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 sequencer_scc_siii_wrapper.sv(115) " "Verilog HDL assignment warning at sequencer_scc_siii_wrapper.sv(115): truncated value with size 24 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629371465 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 sequencer_scc_siii_wrapper.sv(116) " "Verilog HDL assignment warning at sequencer_scc_siii_wrapper.sv(116): truncated value with size 24 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629371465 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_siii_phase_decode DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_siii_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_siii_phase_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_siii_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_reg_file_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_phy_mgr DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst " "Elaborating entity \"sequencer_phy_mgr\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_phy_mgr_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sequencer_phy_mgr.sv(459) " "Verilog HDL assignment warning at sequencer_phy_mgr.sv(459): truncated value with size 32 to match size of target (2)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629371495 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_data_mgr DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst " "Elaborating entity \"sequencer_data_mgr\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_data_mgr_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ddr2 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst " "Elaborating entity \"rw_manager_ddr2\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_rw_mgr_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371505 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "afi_rdata_en\[1\] rw_manager_ddr2.v(108) " "Output port \"afi_rdata_en\[1\]\" at rw_manager_ddr2.v(108) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433629371507 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "afi_rdata_en_full\[1\] rw_manager_ddr2.v(109) " "Output port \"afi_rdata_en_full\[1\]\" at rw_manager_ddr2.v(109) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433629371507 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_generic DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst " "Elaborating entity \"rw_manager_generic\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "rw_mgr_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_core DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst " "Elaborating entity \"rw_manager_core\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "rw_mgr_core_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 rw_manager_core.sv(315) " "Verilog HDL assignment warning at rw_manager_core.sv(315): truncated value with size 8 to match size of target (7)" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629371525 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 rw_manager_core.sv(426) " "Verilog HDL assignment warning at rw_manager_core.sv(426): truncated value with size 32 to match size of target (2)" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629371525 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "csr_dout rw_manager_core.sv(124) " "Output port \"csr_dout\" at rw_manager_core.sv(124) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433629371525 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_inst_ROM_no_ifdef_params DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i " "Elaborating entity \"rw_manager_inst_ROM_no_ifdef_params\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "inst_ROM_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "altsyncram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_mem_if_ddr2_emif_s0_inst_ROM.hex " "Parameter \"init_file\" = \"DE4_QSYS_mem_if_ddr2_emif_s0_inst_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371544 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629371544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lq22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lq22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lq22 " "Found entity 1: altsyncram_lq22" {  } { { "db/altsyncram_lq22.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_lq22.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629371610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629371610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lq22 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_lq22:auto_generated " "Elaborating entity \"altsyncram_lq22\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_lq22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371613 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "address_b " "Variable or input pin \"address_b\" is defined but never used." {  } { { "db/altsyncram_lq22.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_lq22.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 389 0 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 209 0 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 662 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 366 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1433629371616 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_lq22:auto_generated"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_goa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_goa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_goa " "Found entity 1: decode_goa" {  } { { "db/decode_goa.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/decode_goa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629371678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629371678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_goa DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_lq22:auto_generated\|decode_goa:wr_decode " "Elaborating entity \"decode_goa\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_lq22:auto_generated\|decode_goa:wr_decode\"" {  } { { "db/altsyncram_lq22.tdf" "wr_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_lq22.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_akb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_akb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_akb " "Found entity 1: mux_akb" {  } { { "db/mux_akb.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/mux_akb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629371743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629371743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_akb DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_lq22:auto_generated\|mux_akb:rd_mux " "Elaborating entity \"mux_akb\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_lq22:auto_generated\|mux_akb:rd_mux\"" {  } { { "db/altsyncram_lq22.tdf" "rd_mux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_lq22.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ac_ROM_no_ifdef_params DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i " "Elaborating entity \"rw_manager_ac_ROM_no_ifdef_params\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "ac_ROM_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "altsyncram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_mem_if_ddr2_emif_s0_AC_ROM.hex " "Parameter \"init_file\" = \"DE4_QSYS_mem_if_ddr2_emif_s0_AC_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371816 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629371816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o942.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o942.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o942 " "Found entity 1: altsyncram_o942" {  } { { "db/altsyncram_o942.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o942.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629371884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629371884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o942 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_o942:auto_generated " "Elaborating entity \"altsyncram_o942\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_o942:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371887 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "rden_a " "Variable or input pin \"rden_a\" is defined but never used." {  } { { "db/altsyncram_o942.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o942.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 74 0 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 419 0 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 209 0 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 662 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 366 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1433629371890 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_o942:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer_wrap DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i " "Elaborating entity \"rw_manager_di_buffer_wrap\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "di_buffer_wrap_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i " "Elaborating entity \"rw_manager_di_buffer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_di_buffer_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "altsyncram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629371959 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629371959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ev1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ev1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ev1 " "Found entity 1: altsyncram_0ev1" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_0ev1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629372024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629372024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ev1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated " "Elaborating entity \"altsyncram_0ev1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_write_decoder DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i " "Elaborating entity \"rw_manager_write_decoder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "write_decoder_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_decoder DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder " "Elaborating entity \"rw_manager_data_decoder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "DO_decoder" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_dm_decoder DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i " "Elaborating entity \"rw_manager_dm_decoder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "DM_decoder_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr36 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i " "Elaborating entity \"rw_manager_lfsr36\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "do_lfsr_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr12 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i " "Elaborating entity \"rw_manager_lfsr12\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "dm_lfsr_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_read_datapath DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i " "Elaborating entity \"rw_manager_read_datapath\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "read_datapath_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_bitcheck DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i " "Elaborating entity \"rw_manager_bitcheck\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" "bitcheck_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_pattern_fifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i " "Elaborating entity \"rw_manager_pattern_fifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" "pattern_fifo_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "altsyncram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372129 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629372129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gev1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gev1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gev1 " "Found entity 1: altsyncram_gev1" {  } { { "db/altsyncram_gev1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_gev1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629372192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629372192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gev1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_gev1:auto_generated " "Elaborating entity \"altsyncram_gev1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_gev1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_broadcast DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i " "Elaborating entity \"rw_manager_data_broadcast\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "data_broadcast_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_jumplogic DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i " "Elaborating entity \"rw_manager_jumplogic\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "jumplogic_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "mux_iter\[0\].datamux_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_mem" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629372259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2816 " "Parameter \"maximum_depth\" = \"2816\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2816 " "Parameter \"numwords_a\" = \"2816\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_mem_if_ddr2_emif_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"DE4_QSYS_mem_if_ddr2_emif_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372260 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629372260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ro1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ro1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ro1 " "Found entity 1: altsyncram_2ro1" {  } { { "db/altsyncram_2ro1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_2ro1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629372328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629372328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ro1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_2ro1:auto_generated " "Elaborating entity \"altsyncram_2ro1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_2ro1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_data_master_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_instruction_master_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_phy_mgr_inst_avl_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_mem_s1_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_data_master_translator_avalon_universal_master_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "addr_router" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "addr_router_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "id_router" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "id_router_003" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "rst_controller" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cmd_xbar_demux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cmd_xbar_demux_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cmd_xbar_mux_003" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" "arb" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "rsp_xbar_demux_003" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "rsp_xbar_mux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" "arb" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper:irq_mapper " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper:irq_mapper\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "irq_mapper" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_c0 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_c0\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "c0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_if_nextgen_ddr2_controller_core DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0 " "Elaborating entity \"alt_mem_if_nextgen_ddr2_controller_core\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "ng0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "alt_mem_ddrx_controller_top_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372635 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 alt_mem_ddrx_controller.v(1808) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1808): truncated value with size 4 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372651 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 alt_mem_ddrx_controller.v(1809) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1809): truncated value with size 16 to match size of target (8)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372651 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 alt_mem_ddrx_controller.v(1810) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1810): truncated value with size 4 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372651 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 alt_mem_ddrx_controller.v(1811) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1811): truncated value with size 16 to match size of target (8)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372651 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "input_if_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372666 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "one alt_mem_ddrx_cmd_gen.v(510) " "Verilog HDL or VHDL warning at alt_mem_ddrx_cmd_gen.v(510): object \"one\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 510 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629372672 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero alt_mem_ddrx_cmd_gen.v(511) " "Verilog HDL or VHDL warning at alt_mem_ddrx_cmd_gen.v(511): object \"zero\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 511 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629372672 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "tbp_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372713 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 alt_mem_ddrx_addr_cmd_wrap.v(328) " "Verilog HDL assignment warning at alt_mem_ddrx_addr_cmd_wrap.v(328): truncated value with size 15 to match size of target (14)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372715 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_mem_ddrx_addr_cmd_wrap.v(452) " "Verilog HDL assignment warning at alt_mem_ddrx_addr_cmd_wrap.v(452): truncated value with size 32 to match size of target (1)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372715 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_mem_ddrx_addr_cmd_wrap.v(453) " "Verilog HDL assignment warning at alt_mem_ddrx_addr_cmd_wrap.v(453): truncated value with size 32 to match size of target (1)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372715 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_mem_ddrx_addr_cmd_wrap.v(454) " "Verilog HDL assignment warning at alt_mem_ddrx_addr_cmd_wrap.v(454): truncated value with size 32 to match size of target (1)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372715 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_mem_ddrx_addr_cmd_wrap.v(455) " "Verilog HDL assignment warning at alt_mem_ddrx_addr_cmd_wrap.v(455): truncated value with size 32 to match size of target (1)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372715 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_mem_ddrx_ddr3_odt_gen.v(126) " "Verilog HDL assignment warning at alt_mem_ddrx_ddr3_odt_gen.v(126): truncated value with size 32 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372745 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_mem_ddrx_ddr3_odt_gen.v(127) " "Verilog HDL assignment warning at alt_mem_ddrx_ddr3_odt_gen.v(127): truncated value with size 32 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372745 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_mem_ddrx_ddr3_odt_gen.v(143) " "Verilog HDL assignment warning at alt_mem_ddrx_ddr3_odt_gen.v(143): truncated value with size 32 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372745 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_mem_ddrx_ddr3_odt_gen.v(210) " "Verilog HDL assignment warning at alt_mem_ddrx_ddr3_odt_gen.v(210): truncated value with size 32 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372745 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_mem_ddrx_ddr3_odt_gen.v(267) " "Verilog HDL assignment warning at alt_mem_ddrx_ddr3_odt_gen.v(267): truncated value with size 32 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372745 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_mem_ddrx_rdwr_data_tmg.v(575) " "Verilog HDL assignment warning at alt_mem_ddrx_rdwr_data_tmg.v(575): truncated value with size 32 to match size of target (6)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372788 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_mem_ddrx_rdwr_data_tmg.v(576) " "Verilog HDL assignment warning at alt_mem_ddrx_rdwr_data_tmg.v(576): truncated value with size 32 to match size of target (6)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372788 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_mem_ddrx_rdwr_data_tmg.v(577) " "Verilog HDL assignment warning at alt_mem_ddrx_rdwr_data_tmg.v(577): truncated value with size 32 to match size of target (6)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629372788 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372863 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629372863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tlv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tlv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tlv1 " "Found entity 1: altsyncram_tlv1" {  } { { "db/altsyncram_tlv1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_tlv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629372941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629372941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tlv1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_tlv1:auto_generated " "Elaborating entity \"altsyncram_tlv1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_tlv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372968 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629372976 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629372976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_piv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_piv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_piv1 " "Found entity 1: altsyncram_piv1" {  } { { "db/altsyncram_piv1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_piv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629373041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629373041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_piv1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_piv1:auto_generated " "Elaborating entity \"altsyncram_piv1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_piv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373258 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629373260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 292 " "Parameter \"lpm_width\" = \"292\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373260 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373260 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629373260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jka1 " "Found entity 1: scfifo_jka1" {  } { { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629373322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629373322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jka1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated " "Elaborating entity \"scfifo_jka1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sv91 " "Found entity 1: a_dpfifo_sv91" {  } { { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629373338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629373338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sv91 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo " "Elaborating entity \"a_dpfifo_sv91\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\"" {  } { { "db/scfifo_jka1.tdf" "dpfifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k9k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k9k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k9k1 " "Found entity 1: altsyncram_k9k1" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629373475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629373475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k9k1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram " "Elaborating entity \"altsyncram_k9k1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\"" {  } { { "db/a_dpfifo_sv91.tdf" "FIFOram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cp8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cp8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cp8 " "Found entity 1: cmpr_cp8" {  } { { "db/cmpr_cp8.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cmpr_cp8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629373544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629373544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:almost_full_comparer " "Elaborating entity \"cmpr_cp8\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:almost_full_comparer\"" {  } { { "db/a_dpfifo_sv91.tdf" "almost_full_comparer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:three_comparison " "Elaborating entity \"cmpr_cp8\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:three_comparison\"" {  } { { "db/a_dpfifo_sv91.tdf" "three_comparison" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pkb " "Found entity 1: cntr_pkb" {  } { { "db/cntr_pkb.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_pkb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629373613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629373613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pkb DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_pkb:rd_ptr_msb " "Elaborating entity \"cntr_pkb\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_pkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_sv91.tdf" "rd_ptr_msb" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6l7 " "Found entity 1: cntr_6l7" {  } { { "db/cntr_6l7.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_6l7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629373676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629373676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6l7 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_6l7:usedw_counter " "Elaborating entity \"cntr_6l7\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_6l7:usedw_counter\"" {  } { { "db/a_dpfifo_sv91.tdf" "usedw_counter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qkb " "Found entity 1: cntr_qkb" {  } { { "db/cntr_qkb.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_qkb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629373741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629373741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qkb DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_qkb:wr_ptr " "Elaborating entity \"cntr_qkb\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_qkb:wr_ptr\"" {  } { { "db/a_dpfifo_sv91.tdf" "wr_ptr" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629373805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373805 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629373805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kka1 " "Found entity 1: scfifo_kka1" {  } { { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629373866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629373866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kka1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated " "Elaborating entity \"scfifo_kka1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tv91 " "Found entity 1: a_dpfifo_tv91" {  } { { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629373882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629373882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tv91 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo " "Elaborating entity \"a_dpfifo_tv91\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\"" {  } { { "db/scfifo_kka1.tdf" "dpfifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m9k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m9k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m9k1 " "Found entity 1: altsyncram_m9k1" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629373958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629373958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m9k1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram " "Elaborating entity \"altsyncram_m9k1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\"" {  } { { "db/a_dpfifo_tv91.tdf" "FIFOram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629373962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ep8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ep8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ep8 " "Found entity 1: cmpr_ep8" {  } { { "db/cmpr_ep8.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cmpr_ep8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629374024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629374024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ep8 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:almost_full_comparer " "Elaborating entity \"cmpr_ep8\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tv91.tdf" "almost_full_comparer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ep8 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:three_comparison " "Elaborating entity \"cmpr_ep8\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:three_comparison\"" {  } { { "db/a_dpfifo_tv91.tdf" "three_comparison" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rkb " "Found entity 1: cntr_rkb" {  } { { "db/cntr_rkb.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_rkb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629374093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629374093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rkb DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_rkb:rd_ptr_msb " "Elaborating entity \"cntr_rkb\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_rkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tv91.tdf" "rd_ptr_msb" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8l7 " "Found entity 1: cntr_8l7" {  } { { "db/cntr_8l7.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_8l7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629374157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629374157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8l7 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_8l7:usedw_counter " "Elaborating entity \"cntr_8l7\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_8l7:usedw_counter\"" {  } { { "db/a_dpfifo_tv91.tdf" "usedw_counter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_skb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skb " "Found entity 1: cntr_skb" {  } { { "db/cntr_skb.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_skb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629374221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629374221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_skb DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_skb:wr_ptr " "Elaborating entity \"cntr_skb\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_skb:wr_ptr\"" {  } { { "db/a_dpfifo_tv91.tdf" "wr_ptr" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629374272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 39 " "Parameter \"lpm_width\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374272 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629374272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ja1 " "Found entity 1: scfifo_7ja1" {  } { { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629374332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629374332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ja1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated " "Elaborating entity \"scfifo_7ja1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gu91 " "Found entity 1: a_dpfifo_gu91" {  } { { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629374347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629374347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gu91 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo " "Elaborating entity \"a_dpfifo_gu91\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\"" {  } { { "db/scfifo_7ja1.tdf" "dpfifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s6k1 " "Found entity 1: altsyncram_s6k1" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629374422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629374422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s6k1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram " "Elaborating entity \"altsyncram_s6k1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\"" {  } { { "db/a_dpfifo_gu91.tdf" "FIFOram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dp8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dp8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dp8 " "Found entity 1: cmpr_dp8" {  } { { "db/cmpr_dp8.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cmpr_dp8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629374488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629374488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dp8 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:almost_full_comparer " "Elaborating entity \"cmpr_dp8\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:almost_full_comparer\"" {  } { { "db/a_dpfifo_gu91.tdf" "almost_full_comparer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dp8 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:three_comparison " "Elaborating entity \"cmpr_dp8\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:three_comparison\"" {  } { { "db/a_dpfifo_gu91.tdf" "three_comparison" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7l7 " "Found entity 1: cntr_7l7" {  } { { "db/cntr_7l7.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_7l7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629374562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629374562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7l7 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cntr_7l7:usedw_counter " "Elaborating entity \"cntr_7l7\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cntr_7l7:usedw_counter\"" {  } { { "db/a_dpfifo_gu91.tdf" "usedw_counter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629374633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374634 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629374634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dka1 " "Found entity 1: scfifo_dka1" {  } { { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629374694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629374694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dka1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated " "Elaborating entity \"scfifo_dka1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mv91 " "Found entity 1: a_dpfifo_mv91" {  } { { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629374708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629374708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mv91 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo " "Elaborating entity \"a_dpfifo_mv91\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\"" {  } { { "db/scfifo_dka1.tdf" "dpfifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_89k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_89k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_89k1 " "Found entity 1: altsyncram_89k1" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629374775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629374775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_89k1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram " "Elaborating entity \"altsyncram_89k1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\"" {  } { { "db/a_dpfifo_mv91.tdf" "FIFOram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 257 " "Parameter \"width_a\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 257 " "Parameter \"width_b\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374839 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629374839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9sv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9sv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9sv1 " "Found entity 1: altsyncram_9sv1" {  } { { "db/altsyncram_9sv1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_9sv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629374961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629374961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9sv1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_9sv1:auto_generated " "Elaborating entity \"altsyncram_9sv1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_9sv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629374998 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "encoder_input alt_mem_ddrx_ecc_encoder.v(68) " "Verilog HDL or VHDL warning at alt_mem_ddrx_ecc_encoder.v(68): object \"encoder_input\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629375000 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "encoder_output alt_mem_ddrx_ecc_encoder.v(69) " "Verilog HDL warning at alt_mem_ddrx_ecc_encoder.v(69): object encoder_output used but never assigned" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 69 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433629375000 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "encoder_output 0 alt_mem_ddrx_ecc_encoder.v(69) " "Net \"encoder_output\" at alt_mem_ddrx_ecc_encoder.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433629375000 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375068 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "int_err_corrected alt_mem_ddrx_ecc_decoder.v(88) " "Verilog HDL warning at alt_mem_ddrx_ecc_decoder.v(88): object int_err_corrected used but never assigned" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 88 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433629375070 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "int_err_detected alt_mem_ddrx_ecc_decoder.v(89) " "Verilog HDL warning at alt_mem_ddrx_ecc_decoder.v(89): object int_err_detected used but never assigned" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 89 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433629375070 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "int_err_fatal alt_mem_ddrx_ecc_decoder.v(90) " "Verilog HDL warning at alt_mem_ddrx_ecc_decoder.v(90): object int_err_fatal used but never assigned" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433629375070 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "int_err_sbe alt_mem_ddrx_ecc_decoder.v(91) " "Verilog HDL warning at alt_mem_ddrx_ecc_decoder.v(91): object int_err_sbe used but never assigned" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 91 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433629375070 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decoder_input alt_mem_ddrx_ecc_decoder.v(94) " "Verilog HDL or VHDL warning at alt_mem_ddrx_ecc_decoder.v(94): object \"decoder_input\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629375070 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "decoder_output alt_mem_ddrx_ecc_decoder.v(95) " "Verilog HDL warning at alt_mem_ddrx_ecc_decoder.v(95): object decoder_output used but never assigned" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 95 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433629375070 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero alt_mem_ddrx_ecc_decoder.v(106) " "Verilog HDL or VHDL warning at alt_mem_ddrx_ecc_decoder.v(106): object \"zero\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629375070 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "decoder_output 0 alt_mem_ddrx_ecc_decoder.v(95) " "Net \"decoder_output\" at alt_mem_ddrx_ecc_decoder.v(95) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433629375070 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "int_err_corrected 0 alt_mem_ddrx_ecc_decoder.v(88) " "Net \"int_err_corrected\" at alt_mem_ddrx_ecc_decoder.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433629375070 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "int_err_detected 0 alt_mem_ddrx_ecc_decoder.v(89) " "Net \"int_err_detected\" at alt_mem_ddrx_ecc_decoder.v(89) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 89 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433629375070 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "int_err_fatal 0 alt_mem_ddrx_ecc_decoder.v(90) " "Net \"int_err_fatal\" at alt_mem_ddrx_ecc_decoder.v(90) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433629375071 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "int_err_sbe 0 alt_mem_ddrx_ecc_decoder.v(91) " "Net \"int_err_sbe\" at alt_mem_ddrx_ecc_decoder.v(91) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433629375071 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "sideband_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375095 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_do_power_down_r2 alt_mem_ddrx_sideband.v(646) " "Verilog HDL or VHDL warning at alt_mem_ddrx_sideband.v(646): object \"int_do_power_down_r2\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 646 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629375099 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_do_self_refresh_r3 alt_mem_ddrx_sideband.v(650) " "Verilog HDL or VHDL warning at alt_mem_ddrx_sideband.v(650): object \"int_do_self_refresh_r3\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 650 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433629375100 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alt_mem_ddrx_sideband.v(826) " "Verilog HDL Case Statement warning at alt_mem_ddrx_sideband.v(826): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 826 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1433629375100 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alt_mem_ddrx_sideband.v(1090) " "Verilog HDL Case Statement warning at alt_mem_ddrx_sideband.v(1090): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 1090 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1433629375100 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_init_req alt_mem_ddrx_sideband.v(164) " "Output port \"ctl_init_req\" at alt_mem_ddrx_sideband.v(164) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433629375100 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375107 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alt_mem_ddrx_rank_timer.v(2397) " "Verilog HDL Case Statement warning at alt_mem_ddrx_rank_timer.v(2397): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 2397 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1433629375111 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "act_monitor_per_chip\[0\].act_tfaw_shift_reg\[2..0\] 0 alt_mem_ddrx_rank_timer.v(1660) " "Net \"act_monitor_per_chip\[0\].act_tfaw_shift_reg\[2..0\]\" at alt_mem_ddrx_rank_timer.v(1660) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 1660 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433629375111 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_ddrx_mm_st_converter:a0 " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_ddrx_mm_st_converter:a0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "a0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_mem_ddrx_mm_st_converter.v(187) " "Verilog HDL assignment warning at alt_mem_ddrx_mm_st_converter.v(187): truncated value with size 32 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629375133 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_mem_ddrx_mm_st_converter.v(189) " "Verilog HDL assignment warning at alt_mem_ddrx_mm_st_converter.v(189): truncated value with size 32 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629375133 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "itf_cmd_id alt_mem_ddrx_mm_st_converter.v(115) " "Output port \"itf_cmd_id\" at alt_mem_ddrx_mm_st_converter.v(115) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433629375133 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "itf_wr_data_id alt_mem_ddrx_mm_st_converter.v(126) " "Output port \"itf_wr_data_id\" at alt_mem_ddrx_mm_st_converter.v(126) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433629375133 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "itf_wr_data_begin alt_mem_ddrx_mm_st_converter.v(124) " "Output port \"itf_wr_data_begin\" at alt_mem_ddrx_mm_st_converter.v(124) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433629375133 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "itf_wr_data_last alt_mem_ddrx_mm_st_converter.v(125) " "Output port \"itf_wr_data_last\" at alt_mem_ddrx_mm_st_converter.v(125) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433629375134 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_stratixiv DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0 " "Elaborating entity \"altera_mem_if_oct_stratixiv\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "oct0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_stratixiv DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_dll_stratixiv:dll0 " "Elaborating entity \"altera_mem_if_dll_stratixiv\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_dll_stratixiv:dll0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "dll0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"DE4_QSYS_nios2_qsys\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_test_bench DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_test_bench:the_DE4_QSYS_nios2_qsys_test_bench " "Elaborating entity \"DE4_QSYS_nios2_qsys_test_bench\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_test_bench:the_DE4_QSYS_nios2_qsys_test_bench\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_test_bench" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 5944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_ic_data_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data " "Elaborating entity \"DE4_QSYS_nios2_qsys_ic_data_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_ic_data" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 6969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629375201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375201 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629375201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4jn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jn1 " "Found entity 1: altsyncram_4jn1" {  } { { "db/altsyncram_4jn1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_4jn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629375269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629375269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4jn1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_4jn1:auto_generated " "Elaborating entity \"altsyncram_4jn1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_4jn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_ic_tag_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag " "Elaborating entity \"DE4_QSYS_nios2_qsys_ic_tag_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_ic_tag" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629375297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_ic_tag_ram.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 27 " "Parameter \"width_a\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 27 " "Parameter \"width_b\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375297 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629375297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hor1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hor1 " "Found entity 1: altsyncram_hor1" {  } { { "db/altsyncram_hor1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_hor1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629375365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629375365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hor1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_hor1:auto_generated " "Elaborating entity \"altsyncram_hor1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_hor1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_bht_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht " "Elaborating entity \"DE4_QSYS_nios2_qsys_bht_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_bht" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629375426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_bht_ram.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375426 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629375426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0cr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0cr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0cr1 " "Found entity 1: altsyncram_0cr1" {  } { { "db/altsyncram_0cr1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_0cr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629375488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629375488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0cr1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_0cr1:auto_generated " "Elaborating entity \"altsyncram_0cr1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_0cr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_register_bank_a_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a " "Elaborating entity \"DE4_QSYS_nios2_qsys_register_bank_a_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_register_bank_a" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629375522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_rf_ram_a.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375522 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629375522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qq1 " "Found entity 1: altsyncram_0qq1" {  } { { "db/altsyncram_0qq1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_0qq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629375590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629375590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0qq1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0qq1:auto_generated " "Elaborating entity \"altsyncram_0qq1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0qq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_register_bank_b_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b " "Elaborating entity \"DE4_QSYS_nios2_qsys_register_bank_b_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_register_bank_b" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629375658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_rf_ram_b.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375658 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629375658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1qq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1qq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1qq1 " "Found entity 1: altsyncram_1qq1" {  } { { "db/altsyncram_1qq1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_1qq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629375727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629375727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1qq1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1qq1:auto_generated " "Elaborating entity \"altsyncram_1qq1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1qq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_dc_tag_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag " "Elaborating entity \"DE4_QSYS_nios2_qsys_dc_tag_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_dc_tag" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 378 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629375793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_dc_tag_ram.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Parameter \"width_b\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375793 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 378 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629375793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0r1 " "Found entity 1: altsyncram_k0r1" {  } { { "db/altsyncram_k0r1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k0r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629375860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629375860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0r1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_k0r1:auto_generated " "Elaborating entity \"altsyncram_k0r1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_k0r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_dc_data_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data " "Elaborating entity \"DE4_QSYS_nios2_qsys_dc_data_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_dc_data" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629375917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375917 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629375917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cdp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cdp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cdp1 " "Found entity 1: altsyncram_cdp1" {  } { { "db/altsyncram_cdp1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_cdp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629375985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629375985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cdp1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_cdp1:auto_generated " "Elaborating entity \"altsyncram_cdp1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_cdp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_dc_victim_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim " "Elaborating entity \"DE4_QSYS_nios2_qsys_dc_victim_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_dc_victim" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629375994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 510 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629376016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376016 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 510 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629376016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3n1 " "Found entity 1: altsyncram_j3n1" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_j3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629376084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629376084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3n1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated " "Elaborating entity \"altsyncram_j3n1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_mult_cell DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell " "Elaborating entity \"DE4_QSYS_nios2_qsys_mult_cell\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_mult_cell" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add " "Elaborating entity \"altmult_add\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "the_altmult_add" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629376169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXIV " "Parameter \"intended_device_family\" = \"STRATIXIV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR1 " "Parameter \"output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK1 " "Parameter \"output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr ACLR1 " "Parameter \"rotate_output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register CLOCK1 " "Parameter \"rotate_output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode VARIABLE " "Parameter \"shift_mode\" = \"VARIABLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr ACLR1 " "Parameter \"shift_right_output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register CLOCK1 " "Parameter \"shift_right_output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a UNREGISTERED " "Parameter \"signed_pipeline_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b UNREGISTERED " "Parameter \"signed_pipeline_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376170 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629376170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_kd73.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_kd73.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_kd73 " "Found entity 1: mult_add_kd73" {  } { { "db/mult_add_kd73.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/mult_add_kd73.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629376237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629376237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_kd73 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_kd73:auto_generated " "Elaborating entity \"mult_add_kd73\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_kd73:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_debug DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_debug\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_debug" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_ocimem DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_ocimem\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_ocimem" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component " "Elaborating entity \"DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 720 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_ociram_default_contents.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXIV " "Parameter \"intended_device_family\" = \"STRATIXIV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376277 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 720 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629376277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4oi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4oi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4oi2 " "Found entity 1: altsyncram_4oi2" {  } { { "db/altsyncram_4oi2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_4oi2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629376350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629376350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4oi2 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_4oi2:auto_generated " "Elaborating entity \"altsyncram_4oi2\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_4oi2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_avalon_reg DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_avalon_reg:the_DE4_QSYS_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_avalon_reg\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_avalon_reg:the_DE4_QSYS_nios2_qsys_nios2_avalon_reg\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_avalon_reg" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_break DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_break:the_DE4_QSYS_nios2_qsys_nios2_oci_break " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_break\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_break:the_DE4_QSYS_nios2_qsys_nios2_oci_break\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_break" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_xbrk DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_xbrk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_xbrk" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_dbrk DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_dbrk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_dbrk" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_itrace DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_itrace:the_DE4_QSYS_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_itrace\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_itrace:the_DE4_QSYS_nios2_qsys_nios2_oci_itrace\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_itrace" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_dtrace DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_td_mode DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace\|DE4_QSYS_nios2_qsys_nios2_oci_td_mode:DE4_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace\|DE4_QSYS_nios2_qsys_nios2_oci_td_mode:DE4_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_fifo DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_fifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count:DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count:DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_oci_test_bench DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_oci_test_bench:the_DE4_QSYS_nios2_qsys_oci_test_bench " "Elaborating entity \"DE4_QSYS_nios2_qsys_oci_test_bench\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_oci_test_bench:the_DE4_QSYS_nios2_qsys_oci_test_bench\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_oci_test_bench" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_pib DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_pib:the_DE4_QSYS_nios2_qsys_nios2_oci_pib " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_pib\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_pib:the_DE4_QSYS_nios2_qsys_nios2_oci_pib\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_pib" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_im DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_im\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_im" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component " "Elaborating entity \"DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629376473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXIV " "Parameter \"intended_device_family\" = \"STRATIXIV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376474 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629376474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o9a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o9a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o9a2 " "Found entity 1: altsyncram_o9a2" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629376546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629376546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o9a2 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated " "Elaborating entity \"altsyncram_o9a2\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_jtag_debug_module_tck DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"DE4_QSYS_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629376585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376585 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629376585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "DE4_QSYS_nios2_qsys_jtag_debug_module_phy" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629376622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376622 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629376622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376625 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_jtag_uart DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE4_QSYS_jtag_uart\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "jtag_uart" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_jtag_uart_scfifo_w DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE4_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "the_DE4_QSYS_jtag_uart_scfifo_w" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "wfifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629376668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376668 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629376668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_e691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_e691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_e691 " "Found entity 1: scfifo_e691" {  } { { "db/scfifo_e691.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_e691.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629376728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629376728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_e691 DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated " "Elaborating entity \"scfifo_e691\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lc91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lc91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lc91 " "Found entity 1: a_dpfifo_lc91" {  } { { "db/a_dpfifo_lc91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_lc91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629376743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629376743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lc91 DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo " "Elaborating entity \"a_dpfifo_lc91\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\"" {  } { { "db/scfifo_e691.tdf" "dpfifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_e691.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629376757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629376757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_lc91.tdf" "fifo_state" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_lc91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_al7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_al7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_al7 " "Found entity 1: cntr_al7" {  } { { "db/cntr_al7.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_al7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629376818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629376818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_al7 DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_al7:count_usedw " "Elaborating entity \"cntr_al7\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_al7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_i091.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_i091.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_i091 " "Found entity 1: dpram_i091" {  } { { "db/dpram_i091.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/dpram_i091.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629376882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629376882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_i091 DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram " "Elaborating entity \"dpram_i091\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram\"" {  } { { "db/a_dpfifo_lc91.tdf" "FIFOram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_lc91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcs1 " "Found entity 1: altsyncram_mcs1" {  } { { "db/altsyncram_mcs1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_mcs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629376948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629376948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mcs1 DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram\|altsyncram_mcs1:altsyncram1 " "Elaborating entity \"altsyncram_mcs1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram\|altsyncram_mcs1:altsyncram1\"" {  } { { "db/dpram_i091.tdf" "altsyncram1" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/dpram_i091.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629376952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ukb " "Found entity 1: cntr_ukb" {  } { { "db/cntr_ukb.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_ukb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629377012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629377012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ukb DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|cntr_ukb:rd_ptr_count " "Elaborating entity \"cntr_ukb\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|cntr_ukb:rd_ptr_count\"" {  } { { "db/a_dpfifo_lc91.tdf" "rd_ptr_count" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_lc91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_jtag_uart_scfifo_r DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_r:the_DE4_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE4_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_r:the_DE4_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "the_DE4_QSYS_jtag_uart_scfifo_r" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "DE4_QSYS_jtag_uart_alt_jtag_atlantic" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629377150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377151 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629377151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_sysid DE4_QSYS:u0\|DE4_QSYS_sysid:sysid " "Elaborating entity \"DE4_QSYS_sysid\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_sysid:sysid\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "sysid" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_timer DE4_QSYS:u0\|DE4_QSYS_timer:timer " "Elaborating entity \"DE4_QSYS_timer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_timer:timer\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "timer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_led DE4_QSYS:u0\|DE4_QSYS_led:led " "Elaborating entity \"DE4_QSYS_led\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_led:led\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "led" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_button DE4_QSYS:u0\|DE4_QSYS_button:button " "Elaborating entity \"DE4_QSYS_button\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_button:button\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "button" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377169 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(175) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(175): truncated value with size 32 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629377171 "|DE4_DDR2|DE4_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(177) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(177): truncated value with size 32 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433629377171 "|DE4_DDR2|DE4_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_ddr2_i2c_scl DE4_QSYS:u0\|DE4_QSYS_ddr2_i2c_scl:ddr2_i2c_scl " "Elaborating entity \"DE4_QSYS_ddr2_i2c_scl\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_ddr2_i2c_scl:ddr2_i2c_scl\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "ddr2_i2c_scl" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_ddr2_i2c_sda DE4_QSYS:u0\|DE4_QSYS_ddr2_i2c_sda:ddr2_i2c_sda " "Elaborating entity \"DE4_QSYS_ddr2_i2c_sda\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_ddr2_i2c_sda:ddr2_i2c_sda\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "ddr2_i2c_sda" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:u0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_instruction_master_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:u0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_data_master_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_jtag_debug_module_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "onchip_memory_s1_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:mem_if_ddr2_emif_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:mem_if_ddr2_emif_avl_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif_avl_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_io_s0_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io_s0_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:u0\|altera_merlin_master_translator:mm_clock_crossing_bridge_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_master_translator:mm_clock_crossing_bridge_io_m0_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io_m0_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:button_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:button_s1_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "button_s1_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "timer_s1_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "sysid_control_slave_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE4_QSYS:u0\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "onchip_memory_s1_translator_avalon_universal_slave_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE4_QSYS:u0\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE4_QSYS:u0\|altera_merlin_slave_agent:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_agent:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE4_QSYS:u0\|altera_merlin_slave_agent:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_agent:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_data_master_translator_avalon_universal_master_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE4_QSYS:u0\|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "led_s1_translator_avalon_universal_slave_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE4_QSYS:u0\|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:u0\|altera_merlin_master_agent:mm_clock_crossing_bridge_io_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_master_agent:mm_clock_crossing_bridge_io_m0_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io_m0_translator_avalon_universal_master_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router DE4_QSYS:u0\|DE4_QSYS_addr_router:addr_router " "Elaborating entity \"DE4_QSYS_addr_router\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_addr_router:addr_router\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "addr_router" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_default_decode DE4_QSYS:u0\|DE4_QSYS_addr_router:addr_router\|DE4_QSYS_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_addr_router_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_addr_router:addr_router\|DE4_QSYS_addr_router_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_001 DE4_QSYS:u0\|DE4_QSYS_addr_router_001:addr_router_001 " "Elaborating entity \"DE4_QSYS_addr_router_001\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_addr_router_001:addr_router_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "addr_router_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_001_default_decode DE4_QSYS:u0\|DE4_QSYS_addr_router_001:addr_router_001\|DE4_QSYS_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_addr_router_001_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_addr_router_001:addr_router_001\|DE4_QSYS_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router DE4_QSYS:u0\|DE4_QSYS_id_router:id_router " "Elaborating entity \"DE4_QSYS_id_router\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router:id_router\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "id_router" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_default_decode DE4_QSYS:u0\|DE4_QSYS_id_router:id_router\|DE4_QSYS_id_router_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_id_router_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router:id_router\|DE4_QSYS_id_router_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_002 DE4_QSYS:u0\|DE4_QSYS_id_router_002:id_router_002 " "Elaborating entity \"DE4_QSYS_id_router_002\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router_002:id_router_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "id_router_002" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_002_default_decode DE4_QSYS:u0\|DE4_QSYS_id_router_002:id_router_002\|DE4_QSYS_id_router_002_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_id_router_002_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router_002:id_router_002\|DE4_QSYS_id_router_002_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_003 DE4_QSYS:u0\|DE4_QSYS_id_router_003:id_router_003 " "Elaborating entity \"DE4_QSYS_id_router_003\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router_003:id_router_003\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "id_router_003" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_003_default_decode DE4_QSYS:u0\|DE4_QSYS_id_router_003:id_router_003\|DE4_QSYS_id_router_003_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_id_router_003_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router_003:id_router_003\|DE4_QSYS_id_router_003_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_003.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_003.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_002 DE4_QSYS:u0\|DE4_QSYS_addr_router_002:addr_router_002 " "Elaborating entity \"DE4_QSYS_addr_router_002\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_addr_router_002:addr_router_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "addr_router_002" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_002_default_decode DE4_QSYS:u0\|DE4_QSYS_addr_router_002:addr_router_002\|DE4_QSYS_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_addr_router_002_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_addr_router_002:addr_router_002\|DE4_QSYS_addr_router_002_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_005 DE4_QSYS:u0\|DE4_QSYS_id_router_005:id_router_005 " "Elaborating entity \"DE4_QSYS_id_router_005\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router_005:id_router_005\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "id_router_005" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_005_default_decode DE4_QSYS:u0\|DE4_QSYS_id_router_005:id_router_005\|DE4_QSYS_id_router_005_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_id_router_005_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router_005:id_router_005\|DE4_QSYS_id_router_005_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_005.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_005.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE4_QSYS:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "limiter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE4_QSYS:u0\|altera_merlin_traffic_limiter:limiter_001 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_traffic_limiter:limiter_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "limiter_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE4_QSYS:u0\|altera_merlin_traffic_limiter:limiter_002 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_traffic_limiter:limiter_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "limiter_002" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "burst_adapter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "burst_adapter_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_cmd_xbar_demux DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE4_QSYS_cmd_xbar_demux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "cmd_xbar_demux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_cmd_xbar_demux_001 DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE4_QSYS_cmd_xbar_demux_001\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "cmd_xbar_demux_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_cmd_xbar_mux DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE4_QSYS_cmd_xbar_mux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "cmd_xbar_mux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" "arb" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_demux DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE4_QSYS_rsp_xbar_demux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_demux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_demux_002 DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"DE4_QSYS_rsp_xbar_demux_002\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_demux_002" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_mux DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE4_QSYS_rsp_xbar_mux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_mux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" "arb" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_mux_001 DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"DE4_QSYS_rsp_xbar_mux_001\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_mux_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" "arb" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_cmd_xbar_demux_002 DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"DE4_QSYS_cmd_xbar_demux_002\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "cmd_xbar_demux_002" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_demux_005 DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"DE4_QSYS_rsp_xbar_demux_005\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_demux_005" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_mux_002 DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"DE4_QSYS_rsp_xbar_mux_002\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_mux_002" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE4_QSYS:u0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "width_adapter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE4_QSYS:u0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "width_adapter_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "crosser" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002 " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "crosser_002" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629377995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_irq_mapper DE4_QSYS:u0\|DE4_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE4_QSYS_irq_mapper\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "irq_mapper" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 5291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629378100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "irq_synchronizer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 5302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629378103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629378119 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629378119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629378119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629378119 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629378119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629378122 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629378123 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1433629383521 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE4_QSYS_nios2_qsys_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE4_QSYS_nios2_qsys_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_itrace" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3548 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1433629383525 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_itrace:the_DE4_QSYS_nios2_qsys_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "read_data_out altdq_dqs2_inst 32 16 " "Port \"read_data_out\" on the entity instantiation of \"altdq_dqs2_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1433629384180 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "read_data_out altdq_dqs2_inst 32 16 " "Port \"read_data_out\" on the entity instantiation of \"altdq_dqs2_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1433629384185 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "read_data_out altdq_dqs2_inst 32 16 " "Port \"read_data_out\" on the entity instantiation of \"altdq_dqs2_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1433629384189 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "read_data_out altdq_dqs2_inst 32 16 " "Port \"read_data_out\" on the entity instantiation of \"altdq_dqs2_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1433629384193 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "read_data_out altdq_dqs2_inst 32 16 " "Port \"read_data_out\" on the entity instantiation of \"altdq_dqs2_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1433629384198 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "read_data_out altdq_dqs2_inst 32 16 " "Port \"read_data_out\" on the entity instantiation of \"altdq_dqs2_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1433629384203 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "read_data_out altdq_dqs2_inst 32 16 " "Port \"read_data_out\" on the entity instantiation of \"altdq_dqs2_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1433629384207 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[0\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[1\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[2\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[3\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[4\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[5\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[6\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[7\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[8\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[9\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[10\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[11\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[12\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[13\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[14\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[15\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[16\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[17\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[18\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[19\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[20\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[21\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[22\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[23\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[24\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[25\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[26\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[27\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[28\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[29\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[30\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[31\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[32\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[33\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[34\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[35\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_9sv1:auto_generated\|q_b\[256\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_9sv1:auto_generated\|q_b\[256\]\"" {  } { { "db/altsyncram_9sv1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_9sv1.tdf" 7973 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1143 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_9sv1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[3\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 135 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[4\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 167 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[5\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 199 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[6\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 231 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[7\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 263 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[8\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 295 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[9\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 327 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[10\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 359 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[4\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 167 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[5\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 199 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[0\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 39 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[1\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 71 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[2\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 103 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[3\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 135 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[4\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 167 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[5\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 199 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[6\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 231 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[7\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 263 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[8\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 295 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[9\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 327 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[10\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 359 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[11\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 391 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[12\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 423 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[13\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 455 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[14\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 487 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[15\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 519 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[16\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 551 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[17\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 583 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[18\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 615 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[19\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 647 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[20\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 679 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[21\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 711 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[22\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 743 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[23\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 775 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[24\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 807 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[25\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 839 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[26\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 871 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[27\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 903 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[28\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 935 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[29\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 967 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[30\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 999 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[31\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1031 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[32\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1063 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[33\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1095 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[34\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1127 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[35\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1159 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[36\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1191 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[37\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1223 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[38\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1255 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[39\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1287 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[40\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1319 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[41\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1351 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[42\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1383 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[43\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1415 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[44\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1447 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[45\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1479 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[46\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1511 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[47\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1543 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[48\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1575 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[49\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1607 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[50\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1639 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[51\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1671 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[52\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1703 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[53\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1735 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[54\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1767 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[55\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1799 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[56\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1831 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[57\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1863 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[58\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1895 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[59\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1927 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[60\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1959 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[61\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1991 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[62\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2023 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[63\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2055 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[64\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[64\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2087 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[65\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[65\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2119 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[66\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[66\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2151 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[67\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[67\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2183 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[68\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2215 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[69\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[69\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2247 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[70\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[70\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2279 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[71\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[71\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2311 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[72\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2343 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[73\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[73\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2375 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[74\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[74\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2407 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[75\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[75\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2439 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[76\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[76\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2471 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[77\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[77\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2503 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[78\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[78\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2535 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[79\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[79\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2567 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[80\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2599 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[81\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2631 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[82\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2663 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[83\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2695 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[84\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2727 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[85\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2759 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[86\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2791 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388138 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[87\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2823 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[88\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2855 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[89\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2887 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[90\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2919 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[91\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2951 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[92\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2983 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[93\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3015 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[94\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3047 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[95\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3079 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[96\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3111 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[97\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3143 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[98\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3175 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[99\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3207 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[100\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3239 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[101\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3271 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[102\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3303 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[103\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3335 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[104\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[104\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3367 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[105\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[105\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3399 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[106\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[106\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3431 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[107\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[107\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3463 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[108\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[108\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3495 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[109\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[109\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3527 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[110\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[110\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3559 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[111\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[111\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3591 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[112\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3623 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[113\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3655 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[114\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3687 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[115\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3719 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[116\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[116\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3751 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[117\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[117\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3783 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[118\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[118\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3815 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[119\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[119\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3847 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[120\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[120\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3879 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[121\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[121\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3911 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[122\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[122\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3943 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[123\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[123\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3975 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[124\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[124\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4007 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[125\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[125\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4039 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[126\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4071 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[127\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4103 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[128\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[128\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4135 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[129\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[129\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4167 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[130\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[130\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4199 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[131\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[131\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4231 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[132\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[132\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4263 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[133\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[133\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4295 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[134\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[134\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4327 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[135\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[135\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4359 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[136\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[136\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4391 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[137\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[137\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4423 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[138\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[138\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4455 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[139\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[139\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4487 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[140\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[140\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4519 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[141\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[141\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4551 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[142\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[142\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4583 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[143\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[143\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4615 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[144\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[144\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4647 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[145\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[145\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4679 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[146\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[146\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4711 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[147\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[147\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4743 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[148\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[148\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4775 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[149\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[149\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4807 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[150\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[150\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4839 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[151\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[151\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4871 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[152\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[152\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4903 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[153\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[153\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4935 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[154\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[154\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4967 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[155\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[155\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4999 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[156\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[156\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5031 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[157\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[157\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5063 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[158\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[158\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5095 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[159\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[159\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5127 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[160\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[160\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5159 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[161\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[161\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5191 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[162\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[162\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5223 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[163\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[163\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5255 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[164\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[164\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5287 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[165\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[165\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5319 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[166\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[166\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5351 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[167\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[167\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5383 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[168\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[168\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5415 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[169\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[169\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5447 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[170\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[170\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5479 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[171\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[171\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5511 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[172\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[172\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5543 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[173\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[173\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5575 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[174\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[174\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5607 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[175\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[175\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5639 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[176\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[176\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5671 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[177\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[177\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5703 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[178\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[178\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5735 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[179\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[179\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5767 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[180\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[180\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5799 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[181\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[181\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5831 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[182\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[182\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5863 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[183\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[183\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5895 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[184\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[184\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5927 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[185\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[185\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5959 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[186\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[186\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5991 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[187\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[187\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6023 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[188\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[188\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6055 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[189\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[189\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6087 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[190\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[190\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6119 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[191\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[191\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6151 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[192\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[192\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6183 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[193\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[193\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6215 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[194\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[194\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6247 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[195\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[195\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6279 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[196\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[196\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6311 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[197\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[197\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6343 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[198\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[198\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6375 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[199\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[199\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6407 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[200\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[200\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6439 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[201\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[201\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6471 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[202\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[202\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6503 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[203\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[203\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6535 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[204\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[204\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6567 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[205\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[205\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6599 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[206\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[206\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6631 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[207\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[207\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6663 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[208\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[208\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6695 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[209\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[209\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6727 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[210\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[210\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6759 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[211\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[211\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6791 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[212\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[212\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6823 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[213\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[213\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6855 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[214\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[214\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6887 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[215\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[215\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6919 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[216\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[216\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6951 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[217\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[217\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6983 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[218\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[218\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7015 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[219\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[219\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7047 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[220\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[220\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7079 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[221\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[221\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7111 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[222\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[222\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7143 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[223\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[223\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7175 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[224\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[224\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7207 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[225\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[225\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7239 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[226\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[226\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7271 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[227\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[227\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7303 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[228\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[228\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7335 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[229\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[229\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7367 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[230\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[230\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7399 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[231\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[231\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7431 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[232\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[232\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7463 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[233\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[233\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7495 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[234\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[234\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7527 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[235\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[235\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7559 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[236\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[236\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7591 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[237\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[237\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7623 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[238\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[238\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7655 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[239\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[239\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7687 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[240\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[240\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7719 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[241\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[241\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7751 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[242\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[242\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7783 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[243\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[243\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7815 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[244\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[244\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7847 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[245\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[245\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7879 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[246\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[246\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7911 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[247\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[247\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7943 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[248\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[248\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7975 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[249\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[249\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8007 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[250\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[250\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8039 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[251\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[251\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8071 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[252\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[252\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8103 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[253\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[253\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8135 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[254\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[254\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8167 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[255\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[255\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8199 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[256\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[256\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8231 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[257\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[257\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8263 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[258\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[258\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8295 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[259\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[259\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8327 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[260\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[260\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8359 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[261\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[261\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8391 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[262\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[262\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8423 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[263\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[263\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8455 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[264\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[264\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8487 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[265\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[265\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8519 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[266\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[266\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8551 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[267\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[267\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8583 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[268\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[268\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8615 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[269\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[269\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8647 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[270\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[270\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8679 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[271\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[271\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8711 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[272\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[272\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8743 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[273\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[273\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8775 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[274\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[274\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8807 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[275\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[275\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8839 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[276\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[276\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8871 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[277\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[277\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8903 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[278\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[278\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8935 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[279\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[279\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8967 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[280\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[280\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8999 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[281\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[281\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9031 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[282\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[282\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9063 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[283\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[283\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9095 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[284\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[284\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9127 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[285\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[285\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9159 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[286\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[286\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9191 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[287\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[287\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9223 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[288\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[288\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9255 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[289\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[289\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9287 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[290\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[290\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9319 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[291\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[291\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9351 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[0\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 39 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[1\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 71 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[2\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 103 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[3\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 135 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[4\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 167 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[5\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 199 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[6\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 231 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[7\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 263 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[8\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 295 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[9\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 327 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[10\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 359 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[11\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 391 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[12\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 423 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[13\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 455 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[14\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 487 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[15\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 519 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[16\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 551 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[17\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 583 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[18\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 615 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[19\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 647 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[20\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 679 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[21\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 711 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[22\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 743 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[23\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 775 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[24\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 807 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[25\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 839 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[26\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 871 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[27\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 903 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[28\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 935 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[29\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 967 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[30\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 999 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[31\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1031 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[32\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1063 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[33\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1095 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[34\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1127 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[35\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1159 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[36\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1191 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[37\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1223 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[38\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1255 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[9\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 327 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[10\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 359 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[11\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 391 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[12\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 423 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[13\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 455 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[14\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 487 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[15\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 519 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[16\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 551 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[17\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 583 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[18\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 615 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[19\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 647 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[20\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 679 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[21\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 711 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[22\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 743 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[23\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 775 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[24\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 807 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[25\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 839 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[26\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 871 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[27\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 903 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[28\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 935 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[29\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 967 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[30\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 999 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[31\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1031 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[32\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1063 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[33\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1095 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[34\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1127 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[35\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1159 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[36\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1191 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[37\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1223 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[38\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1255 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[39\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1287 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[40\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1319 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[41\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1351 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[42\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1383 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[43\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1415 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[44\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1447 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629388139 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a44"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1433629388138 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1433629388138 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[1\].umem_ck_pad\|ddio_out_t6f:auto_generated\|tri_buf1a\[0\] " "Converted tri-state buffer \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[1\].umem_ck_pad\|ddio_out_t6f:auto_generated\|tri_buf1a\[0\]\" feeding internal logic into a wire" {  } { { "db/ddio_out_t6f.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/ddio_out_t6f.tdf" 45 11 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433629391324 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_t6f:auto_generated\|tri_buf1a\[0\] " "Converted tri-state buffer \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_t6f:auto_generated\|tri_buf1a\[0\]\" feeding internal logic into a wire" {  } { { "db/ddio_out_t6f.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/ddio_out_t6f.tdf" 45 11 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433629391324 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1433629391324 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred dual-clock RAM node \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1433629402181 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred dual-clock RAM node \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1433629402183 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|scan_offsets " "RAM logic \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|scan_offsets\" is uninferred due to inappropriate RAM size" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "scan_offsets" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 264 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1433629402183 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1433629402183 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433629420253 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1433629420253 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1433629420253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629420419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420419 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629420419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4sm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4sm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4sm1 " "Found entity 1: altsyncram_4sm1" {  } { { "db/altsyncram_4sm1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_4sm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629420488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629420488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629420517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420518 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629420518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_63r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_63r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_63r1 " "Found entity 1: altsyncram_63r1" {  } { { "db/altsyncram_63r1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_63r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629420635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629420635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629420668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420669 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629420669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_csq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_csq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_csq1 " "Found entity 1: altsyncram_csq1" {  } { { "db/altsyncram_csq1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_csq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629420754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629420754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629420785 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629420786 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433629420786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8sm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8sm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8sm1 " "Found entity 1: altsyncram_8sm1" {  } { { "db/altsyncram_8sm1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_8sm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433629420859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433629420859 ""}
{ "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_OR_PARAMS" "1 " "Ignored the following conflicting DSP block balancing assignments or megafunction parameters in 1 DSP block slices" { { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_kd73:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_kd73:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "YES DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_kd73:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"YES\" for node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_kd73:auto_generated\|mac_out5\"" {  } { { "db/mult_add_kd73.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/mult_add_kd73.tdf" 101 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433629421733 ""}  } { { "db/mult_add_kd73.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/mult_add_kd73.tdf" 101 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 69 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9420 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Quartus II" 0 -1 1433629421733 ""}  } {  } 0 270007 "Ignored the following conflicting DSP block balancing assignments or megafunction parameters in %1!d! DSP block slices" 0 0 "Quartus II" 0 -1 1433629421733 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "28 " "28 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1433629425932 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX_CONF_D\[0\] " "Bidir \"MAX_CONF_D\[0\]\" has no driver" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1433629426575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX_CONF_D\[1\] " "Bidir \"MAX_CONF_D\[1\]\" has no driver" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1433629426575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX_CONF_D\[2\] " "Bidir \"MAX_CONF_D\[2\]\" has no driver" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1433629426575 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EXT_IO " "Bidir \"EXT_IO\" has no driver" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 148 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1433629426575 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1433629426575 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GCLKOUT_FPGA GND " "Pin \"GCLKOUT_FPGA\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433629442514 "|DE4_DDR2|GCLKOUT_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "MAX_PLL_D\[0\] GND " "Pin \"MAX_PLL_D\[0\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433629442514 "|DE4_DDR2|MAX_PLL_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MAX_PLL_D\[1\] GND " "Pin \"MAX_PLL_D\[1\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433629442514 "|DE4_DDR2|MAX_PLL_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MAX_PLL_D\[2\] GND " "Pin \"MAX_PLL_D\[2\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433629442514 "|DE4_DDR2|MAX_PLL_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1_DDR2_addr\[14\] GND " "Pin \"M1_DDR2_addr\[14\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433629442514 "|DE4_DDR2|M1_DDR2_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1_DDR2_addr\[15\] GND " "Pin \"M1_DDR2_addr\[15\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433629442514 "|DE4_DDR2|M1_DDR2_addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1_DDR2_cke\[1\] GND " "Pin \"M1_DDR2_cke\[1\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433629442514 "|DE4_DDR2|M1_DDR2_cke[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1_DDR2_cs_n\[1\] GND " "Pin \"M1_DDR2_cs_n\[1\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433629442514 "|DE4_DDR2|M1_DDR2_cs_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1_DDR2_odt\[1\] GND " "Pin \"M1_DDR2_odt\[1\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433629442514 "|DE4_DDR2|M1_DDR2_odt[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1_DDR2_SA\[0\] GND " "Pin \"M1_DDR2_SA\[0\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433629442514 "|DE4_DDR2|M1_DDR2_SA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1_DDR2_SA\[1\] GND " "Pin \"M1_DDR2_SA\[1\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433629442514 "|DE4_DDR2|M1_DDR2_SA[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1433629442514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629448349 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2971 " "2971 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1433629453116 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433629454240 "|DE4_DDR2|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1433629454240 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629454671 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_DDR2.map.smsg " "Generated suppressed messages file D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_DDR2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1433629457291 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 1 0 0 " "Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1433629460695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629460695 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GCLKIN " "No output dependent on input pin \"GCLKIN\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629463130 "|DE4_DDR2|GCLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_Bank2 " "No output dependent on input pin \"OSC_50_Bank2\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629463130 "|DE4_DDR2|OSC_50_Bank2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_Bank4 " "No output dependent on input pin \"OSC_50_Bank4\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629463130 "|DE4_DDR2|OSC_50_Bank4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_Bank5 " "No output dependent on input pin \"OSC_50_Bank5\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629463130 "|DE4_DDR2|OSC_50_Bank5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_Bank6 " "No output dependent on input pin \"OSC_50_Bank6\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629463130 "|DE4_DDR2|OSC_50_Bank6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_Bank7 " "No output dependent on input pin \"OSC_50_Bank7\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629463130 "|DE4_DDR2|OSC_50_Bank7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PLL_CLKIN_p " "No output dependent on input pin \"PLL_CLKIN_p\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433629463130 "|DE4_DDR2|PLL_CLKIN_p"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1433629463130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18928 " "Implemented 18928 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1433629463196 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1433629463196 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "89 " "Implemented 89 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1433629463196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15969 " "Implemented 15969 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1433629463196 ""} { "Info" "ICUT_CUT_TM_RAMS" "1435 " "Implemented 1435 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1433629463196 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1433629463196 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1433629463196 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1433629463196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1433629463196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 551 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 551 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1194 " "Peak virtual memory: 1194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433629463648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 06 23:24:23 2015 " "Processing ended: Sat Jun 06 23:24:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433629463648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:39 " "Elapsed time: 00:01:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433629463648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433629463648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433629463648 ""}
