/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  reg [12:0] _04_;
  wire [24:0] _05_;
  wire [6:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [12:0] celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [3:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_6z ? celloutsig_0_25z[4] : celloutsig_0_8z;
  assign celloutsig_1_0z = in_data[117] ? in_data[114] : in_data[102];
  assign celloutsig_0_21z = celloutsig_0_13z ? _00_ : celloutsig_0_13z;
  assign celloutsig_0_24z = celloutsig_0_19z[4] ? celloutsig_0_12z : celloutsig_0_15z[3];
  assign celloutsig_1_1z = ~(in_data[136] | celloutsig_1_0z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[1] | celloutsig_0_0z[2]);
  assign celloutsig_0_16z = ~(celloutsig_0_10z[2] | _01_);
  assign celloutsig_0_8z = ~((celloutsig_0_6z | celloutsig_0_0z[3]) & celloutsig_0_5z[2]);
  assign celloutsig_0_9z = ~((celloutsig_0_5z[2] | celloutsig_0_4z[3]) & _02_);
  assign celloutsig_1_4z = ~((celloutsig_1_2z | in_data[183]) & (in_data[127] | celloutsig_1_2z));
  assign celloutsig_0_6z = ~((celloutsig_0_0z[2] | celloutsig_0_1z) & (celloutsig_0_1z | celloutsig_0_0z[4]));
  assign celloutsig_1_7z = celloutsig_1_2z ^ celloutsig_1_1z;
  assign celloutsig_1_19z = celloutsig_1_1z ^ celloutsig_1_0z;
  assign celloutsig_1_18z = ~(celloutsig_1_4z ^ celloutsig_1_7z);
  assign celloutsig_0_11z = ~(_03_ ^ celloutsig_0_4z[2]);
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 13'h0000;
    else _04_ <= { celloutsig_0_2z[5:1], celloutsig_0_0z, celloutsig_0_1z };
  reg [24:0] _22_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _22_ <= 25'h0000000;
    else _22_ <= { in_data[21:9], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z };
  assign { _05_[24:18], _02_, _05_[16:11], _01_, _00_, _05_[8:6], _03_, _05_[4:0] } = _22_;
  assign celloutsig_0_19z = celloutsig_0_10z / { 1'h1, in_data[66], celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[88:82] / { 1'h1, celloutsig_0_0z[4:0], celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_6z } == { _05_[20:18], _02_, _05_[16:11], _01_, _00_, _05_[8:7] };
  assign celloutsig_0_27z = { celloutsig_0_10z[3:0], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_14z } <= { celloutsig_0_2z[5:0], celloutsig_0_1z, celloutsig_0_13z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } && { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_14z = { celloutsig_0_10z[5], _04_, celloutsig_0_9z } && { _05_[23:18], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_10z = { celloutsig_0_2z[6:1], celloutsig_0_6z, celloutsig_0_1z } % { 1'h1, _05_[20:18], _02_, _05_[16:14] };
  assign celloutsig_0_15z = { celloutsig_0_5z, celloutsig_0_4z } % { 1'h1, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_18z = _04_ % { 1'h1, in_data[53:46], celloutsig_0_4z };
  assign celloutsig_0_28z = { celloutsig_0_10z[1], celloutsig_0_27z, celloutsig_0_1z } % { 1'h1, celloutsig_0_18z[5:4] };
  assign celloutsig_0_12z = in_data[6:3] !== { celloutsig_0_4z[3:2], celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[85:79] >> in_data[14:8];
  assign celloutsig_0_34z = { celloutsig_0_5z, celloutsig_0_28z } >> { celloutsig_0_5z[4:2], celloutsig_0_4z, celloutsig_0_12z };
  assign celloutsig_0_25z = { celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_11z } >> { celloutsig_0_0z[1], celloutsig_0_0z, celloutsig_0_21z };
  assign celloutsig_0_5z = _04_[11:7] >> _04_[10:6];
  assign celloutsig_0_4z = celloutsig_0_2z[3:0] >>> _04_[8:5];
  assign { _05_[17], _05_[10:9], _05_[5] } = { _02_, _01_, _00_, _03_ };
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
