<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jun 11 15:46:29 2025" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="ARM_amir" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_1" SIGIS="clk" SIGNAME="External_Ports_clk_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ID_stage_RegisterFile_0" PORT="clk"/>
        <CONNECTION INSTANCE="IF_STAGE_REG_0" PORT="clk"/>
        <CONNECTION INSTANCE="StatusRegister_0" PORT="clk"/>
        <CONNECTION INSTANCE="MEM_Stage_Reg" PORT="clk"/>
        <CONNECTION INSTANCE="MEM_Stage" PORT="clk"/>
        <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="clk"/>
        <CONNECTION INSTANCE="IF_Stage_Reg" PORT="clk"/>
        <CONNECTION INSTANCE="ID_Stage_Reg" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_1" SIGIS="rst" SIGNAME="External_Ports_rst_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="ID_stage_RegisterFile_0" PORT="rst"/>
        <CONNECTION INSTANCE="IF_STAGE_REG_0" PORT="rst"/>
        <CONNECTION INSTANCE="StatusRegister_0" PORT="rst"/>
        <CONNECTION INSTANCE="MEM_Stage_Reg" PORT="rst"/>
        <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="rst"/>
        <CONNECTION INSTANCE="IF_Stage_Reg" PORT="rst"/>
        <CONNECTION INSTANCE="ID_Stage_Reg" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/EXE_Stage/ALU_0" HWVERSION="1.0" INSTANCE="EXE_Stage_ALU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU" VLNV="xilinx.com:module_ref:ALU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_ALU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Val1_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_Val_Rn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="Val_Rn_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Val2_in" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Val2Generate_0_Val2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Val2Generate_0" PORT="Val2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="EXE_CMD_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_EXE_CMD_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="EXE_CMD_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="status_in" SIGIS="undef" SIGNAME="xlslice_15_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_15" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="status_out" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_ALU_0_status_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StatusRegister_0" PORT="status_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ALU_Res" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_ALU_0_ALU_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="ALU_Res_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EXE_Stage/Adder_0" HWVERSION="1.0" INSTANCE="EXE_Stage_Adder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Adder" VLNV="xilinx.com:module_ref:Adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_Adder_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_PC_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="PC_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="in2" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_Imm24_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="Imm24_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Adder_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_MUX2to1_0" PORT="in2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EXE_Stage/OR_0" HWVERSION="1.0" INSTANCE="EXE_Stage_OR_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="OR" VLNV="xilinx.com:module_ref:OR:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_OR_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="ID_Stage_Reg_MEM_R_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="MEM_R_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="ID_Stage_Reg_MEM_W_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="MEM_W_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="EXE_Stage_OR_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Val2Generate_0" PORT="Out_or"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EXE_Stage_Reg" HWVERSION="1.0" INSTANCE="EXE_Stage_Reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="EXE_Stage_Reg" VLNV="xilinx.com:module_ref:EXE_Stage_Reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_EXE_Stage_Reg_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clr" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WB_EN_in" SIGIS="undef" SIGNAME="ID_Stage_Reg_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="WB_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MEM_R_EN_in" SIGIS="undef" SIGNAME="ID_stage_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MEM_W_EN_in" SIGIS="undef" SIGNAME="ID_Stage_Reg_MEM_W_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="MEM_W_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Dest_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="Dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ALU_Res_in" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_ALU_0_ALU_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_ALU_0" PORT="ALU_Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Val_Rm_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_RegisterFile_0_reg2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_RegisterFile_0" PORT="reg2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WB_EN_out" SIGIS="undef" SIGNAME="EXE_Stage_Reg_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_Reg" PORT="WB_EN_in"/>
            <CONNECTION INSTANCE="HazardUnit_0" PORT="MEM_WB_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEM_R_EN_out" SIGIS="undef" SIGNAME="EXE_Stage_Reg_MEM_R_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_Reg" PORT="MEM_R_EN_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEM_W_EN_out" SIGIS="undef" SIGNAME="EXE_Stage_Reg_MEM_W_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dest_out" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_Reg" PORT="Dest_in"/>
            <CONNECTION INSTANCE="HazardUnit_0" PORT="MEM_Dest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ALU_Res_out" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_ALU_Res_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_Reg" PORT="ALU_Res_in"/>
            <CONNECTION INSTANCE="xlslice_14" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Val_Rm_out" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_Val_Rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage" PORT="d"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EXE_Stage/Val2Generate_0" HWVERSION="1.0" INSTANCE="EXE_Stage_Val2Generate_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Val2Generate" VLNV="xilinx.com:module_ref:Val2Generate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_Val2Generate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Val_Rm" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_Val_Rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="Val_Rm_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="Shift_operand" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_shift_operand_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="shift_operand_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="imm" SIGIS="undef" SIGNAME="ID_Stage_Reg_I_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="I_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Out_or" SIGIS="undef" SIGNAME="EXE_Stage_OR_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_OR_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Val2" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Val2Generate_0_Val2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_ALU_0" PORT="Val2_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/HazardUnit_0" HWVERSION="1.0" INSTANCE="HazardUnit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="HazardUnit" VLNV="xilinx.com:module_ref:HazardUnit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_HazardUnit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Two_src" SIGIS="undef" SIGNAME="ID_stage_OR_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_OR_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EXE_WB_EN" SIGIS="undef" SIGNAME="ID_Stage_Reg_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="WB_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MEM_WB_EN" SIGIS="undef" SIGNAME="EXE_Stage_Reg_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="WB_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Rn" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="EXE_Dest" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="Dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="MEM_Dest" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="Dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="src2_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_mux2to1_4bit_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_mux2to1_4bit_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Hazard_out" SIGIS="undef" SIGNAME="HazardUnit_0_Hazard_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_Reg" PORT="freeze"/>
            <CONNECTION INSTANCE="ID_stage_OR_0" PORT="b"/>
            <CONNECTION INSTANCE="IF_STAGE_Not_0" PORT="IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_Stage_Reg" HWVERSION="1.0" INSTANCE="ID_Stage_Reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ID_Stage_Reg" VLNV="xilinx.com:module_ref:ID_Stage_Reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_ID_Stage_Reg_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clr" SIGIS="undef" SIGNAME="ID_Stage_Reg_B_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="B_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WB_EN_in" SIGIS="undef" SIGNAME="ID_stage_xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MEM_R_EN_in" SIGIS="undef" SIGNAME="ID_stage_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MEM_W_EN_in" SIGIS="undef" SIGNAME="ID_stage_xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlslice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="B_in" SIGIS="undef" SIGNAME="ID_stage_xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_in" SIGIS="undef" SIGNAME="ID_stage_xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlslice_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="I_in" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="EXE_CMD_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Dest_in" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_6" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="status_in" RIGHT="0" SIGIS="undef" SIGNAME="StatusRegister_0_status_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StatusRegister_0" PORT="status_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="shift_operand_in" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_7" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="Imm24_in" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_12_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_12" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC_in" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_Reg_PC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_Reg" PORT="PC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Val_Rm_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_RegisterFile_0_reg2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_RegisterFile_0" PORT="reg2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Val_Rn_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_RegisterFile_0_reg1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_RegisterFile_0" PORT="reg1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WB_EN_out" SIGIS="undef" SIGNAME="ID_Stage_Reg_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HazardUnit_0" PORT="EXE_WB_EN"/>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="WB_EN_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEM_R_EN_out" SIGIS="undef" SIGNAME="ID_Stage_Reg_MEM_R_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_OR_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEM_W_EN_out" SIGIS="undef" SIGNAME="ID_Stage_Reg_MEM_W_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_OR_0" PORT="b"/>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="MEM_W_EN_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="B_out" SIGIS="undef" SIGNAME="ID_Stage_Reg_B_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_MUX2to1_0" PORT="select"/>
            <CONNECTION INSTANCE="IF_Stage_Reg" PORT="flush"/>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="clr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_out" SIGIS="undef" SIGNAME="ID_Stage_Reg_S_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StatusRegister_0" PORT="S_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I_out" SIGIS="undef" SIGNAME="ID_Stage_Reg_I_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Val2Generate_0" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="EXE_CMD_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_EXE_CMD_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_ALU_0" PORT="EXE_CMD_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dest_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="Dest_in"/>
            <CONNECTION INSTANCE="HazardUnit_0" PORT="EXE_Dest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="status_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_status_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_15" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="shift_operand_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_shift_operand_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Val2Generate_0" PORT="Shift_operand"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Imm24_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_Imm24_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Adder_0" PORT="in2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_PC_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Adder_0" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Val_Rm_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_Val_Rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Val2Generate_0" PORT="Val_Rm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Val_Rn_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_Val_Rn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_ALU_0" PORT="Val1_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/ConditionCheck_0" HWVERSION="1.0" INSTANCE="ID_stage_ConditionCheck_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ConditionCheck" VLNV="xilinx.com:module_ref:ConditionCheck:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_ConditionCheck_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="cond_in" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="status_in" RIGHT="0" SIGIS="undef" SIGNAME="StatusRegister_0_status_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StatusRegister_0" PORT="status_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cond_out" SIGIS="undef" SIGNAME="ID_stage_ConditionCheck_0_cond_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_Not_0" PORT="IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/ControlUnit_0" HWVERSION="1.0" INSTANCE="ID_stage_ControlUnit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ControlUnit" VLNV="xilinx.com:module_ref:ControlUnit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_ControlUnit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="1" NAME="mode" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_1" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Op_code" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_3" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S" SIGIS="undef" SIGNAME="xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Execute_Command" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_ControlUnit_0_Execute_Command">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlconcat_0" PORT="In0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_read" SIGIS="undef" SIGNAME="ID_stage_ControlUnit_0_mem_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlconcat_0" PORT="In1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_write" SIGIS="undef" SIGNAME="ID_stage_ControlUnit_0_mem_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_mux2to1_4bit_0" PORT="sel"/>
            <CONNECTION INSTANCE="ID_stage_xlconcat_0" PORT="In4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WB_Enable" SIGIS="undef" SIGNAME="ID_stage_ControlUnit_0_WB_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlconcat_0" PORT="In2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="B" SIGIS="undef" SIGNAME="ID_stage_ControlUnit_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlconcat_0" PORT="In3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="S_out" SIGIS="undef" SIGNAME="ID_stage_ControlUnit_0_S_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlconcat_0" PORT="In5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/Not_0" HWVERSION="1.0" INSTANCE="ID_stage_Not_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Not" VLNV="xilinx.com:module_ref:Not:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_Not_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IN" SIGIS="undef" SIGNAME="ID_stage_ConditionCheck_0_cond_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_ConditionCheck_0" PORT="cond_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT" SIGIS="undef" SIGNAME="ID_stage_Not_0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_OR_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/Not_1" HWVERSION="1.0" INSTANCE="ID_stage_Not_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Not" VLNV="xilinx.com:module_ref:Not:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_Not_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IN" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT" SIGIS="undef" SIGNAME="ID_stage_Not_1_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_OR_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/OR_0" HWVERSION="1.0" INSTANCE="ID_stage_OR_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="OR" VLNV="xilinx.com:module_ref:OR:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_OR_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="ID_stage_Not_0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_Not_0" PORT="OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="HazardUnit_0_Hazard_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HazardUnit_0" PORT="Hazard_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="ID_stage_OR_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_mux2to1_9bit_0" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/OR_1" HWVERSION="1.0" INSTANCE="ID_stage_OR_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="OR" VLNV="xilinx.com:module_ref:OR:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_OR_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="ID_stage_Not_1_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_Not_1" PORT="OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="ID_stage_xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlslice_4" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="ID_stage_OR_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HazardUnit_0" PORT="Two_src"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/RegisterFile_0" HWVERSION="1.0" INSTANCE="ID_stage_RegisterFile_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RegisterFile" VLNV="xilinx.com:module_ref:RegisterFile:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_RegisterFile_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="src1" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_5" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="src2" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_mux2to1_4bit_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_mux2to1_4bit_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Dest_wb" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_Reg_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_Reg" PORT="Dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Result_WB" RIGHT="0" SIGIS="undef" SIGNAME="mux2to1_32bit_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2to1_32bit" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="writeBackEn" SIGIS="undef" SIGNAME="MEM_Stage_Reg_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_Reg" PORT="WB_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="reg1" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_RegisterFile_0_reg1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="Val_Rn_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="reg2" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_RegisterFile_0_reg2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="Val_Rm_in"/>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="Val_Rm_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/mux2to1_4bit_0" HWVERSION="1.0" INSTANCE="ID_stage_mux2to1_4bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux2to1_4bit" VLNV="xilinx.com:module_ref:mux2to1_4bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_mux2to1_4bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_8_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_8" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_6" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="ID_stage_ControlUnit_0_mem_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_ControlUnit_0" PORT="mem_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="out" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_mux2to1_4bit_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HazardUnit_0" PORT="src2_in"/>
            <CONNECTION INSTANCE="ID_stage_RegisterFile_0" PORT="src2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/mux2to1_9bit_0" HWVERSION="1.0" INSTANCE="ID_stage_mux2to1_9bit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux2to1_9bit" VLNV="xilinx.com:module_ref:mux2to1_9bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_mux2to1_9bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlconcat_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="8" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="ID_stage_OR_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_OR_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="out" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_mux2to1_9bit_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="ID_stage_xlslice_1" PORT="Din"/>
            <CONNECTION INSTANCE="ID_stage_xlslice_2" PORT="Din"/>
            <CONNECTION INSTANCE="ID_stage_xlslice_3" PORT="Din"/>
            <CONNECTION INSTANCE="ID_stage_xlslice_4" PORT="Din"/>
            <CONNECTION INSTANCE="ID_stage_xlslice_5" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/xlconcat_0" HWVERSION="2.1" INSTANCE="ID_stage_xlconcat_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconcat" VLNV="xilinx.com:ip:xlconcat:2.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="IN0_WIDTH" VALUE="4"/>
        <PARAMETER NAME="IN1_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN2_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN3_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN4_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN5_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN6_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN7_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN8_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN9_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN10_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN11_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN12_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN13_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN14_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN15_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN16_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN17_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN18_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN19_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN20_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN21_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN22_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN23_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN24_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN25_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN26_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN27_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN28_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN29_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN30_WIDTH" VALUE="1"/>
        <PARAMETER NAME="IN31_WIDTH" VALUE="1"/>
        <PARAMETER NAME="dout_width" VALUE="9"/>
        <PARAMETER NAME="NUM_PORTS" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlconcat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="In0" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_ControlUnit_0_Execute_Command">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_ControlUnit_0" PORT="Execute_Command"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In1" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_ControlUnit_0_mem_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_ControlUnit_0" PORT="mem_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In2" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_ControlUnit_0_WB_Enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_ControlUnit_0" PORT="WB_Enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In3" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_ControlUnit_0_B">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_ControlUnit_0" PORT="B"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In4" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_ControlUnit_0_mem_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_ControlUnit_0" PORT="mem_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="In5" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_ControlUnit_0_S_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_ControlUnit_0" PORT="S_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_xlconcat_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_mux2to1_9bit_0" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/ID_stage/xlconstant_0" HWVERSION="1.1" INSTANCE="ID_stage_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="9"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x000"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlconstant_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="8" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_mux2to1_9bit_0" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/xlslice_0" HWVERSION="1.0" INSTANCE="ID_stage_xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_mux2to1_9bit_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_mux2to1_9bit_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="EXE_CMD_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/xlslice_1" HWVERSION="1.0" INSTANCE="ID_stage_xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="DIN_FROM" VALUE="4"/>
        <PARAMETER NAME="DIN_TO" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_1_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_mux2to1_9bit_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_mux2to1_9bit_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="MEM_R_EN_in"/>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="MEM_R_EN_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/xlslice_2" HWVERSION="1.0" INSTANCE="ID_stage_xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="DIN_FROM" VALUE="5"/>
        <PARAMETER NAME="DIN_TO" VALUE="5"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_2_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_mux2to1_9bit_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_mux2to1_9bit_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="WB_EN_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/xlslice_3" HWVERSION="1.0" INSTANCE="ID_stage_xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="DIN_FROM" VALUE="6"/>
        <PARAMETER NAME="DIN_TO" VALUE="6"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_3_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_mux2to1_9bit_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_mux2to1_9bit_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="B_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/xlslice_4" HWVERSION="1.0" INSTANCE="ID_stage_xlslice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_4_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_mux2to1_9bit_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_mux2to1_9bit_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_OR_1" PORT="b"/>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="MEM_W_EN_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage/xlslice_5" HWVERSION="1.0" INSTANCE="ID_stage_xlslice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="DIN_FROM" VALUE="8"/>
        <PARAMETER NAME="DIN_TO" VALUE="8"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_5_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_mux2to1_9bit_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_mux2to1_9bit_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="S_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_STAGE/Adder_0" HWVERSION="1.0" INSTANCE="IF_STAGE_Adder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Adder" VLNV="xilinx.com:module_ref:Adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_Adder_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="IF_STAGE_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="in2" RIGHT="0" SIGIS="undef" SIGNAME="IF_STAGE_REG_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_REG_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out" RIGHT="0" SIGIS="undef" SIGNAME="IF_STAGE_Adder_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_Reg" PORT="PC_in"/>
            <CONNECTION INSTANCE="IF_STAGE_MUX2to1_0" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_STAGE/MUX2to1_0" HWVERSION="1.0" INSTANCE="IF_STAGE_MUX2to1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MUX2to1" VLNV="xilinx.com:module_ref:MUX2to1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="N" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_MUX2to1_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="select" SIGIS="undef" SIGNAME="ID_Stage_Reg_B_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="B_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="IF_STAGE_Adder_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_Adder_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in2" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Adder_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Adder_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out" RIGHT="0" SIGIS="undef" SIGNAME="IF_STAGE_MUX2to1_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_REG_0" PORT="in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_STAGE/Not_0" HWVERSION="1.0" INSTANCE="IF_STAGE_Not_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Not" VLNV="xilinx.com:module_ref:Not:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_Not_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="IN" SIGIS="undef" SIGNAME="HazardUnit_0_Hazard_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HazardUnit_0" PORT="Hazard_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="OUT" SIGIS="undef" SIGNAME="IF_STAGE_Not_0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_REG_0" PORT="enable"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_STAGE/REG_0" HWVERSION="1.0" INSTANCE="IF_STAGE_REG_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="REG" VLNV="xilinx.com:module_ref:REG:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_REG_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="enable" SIGIS="undef" SIGNAME="IF_STAGE_Not_0_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_Not_0" PORT="OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in" RIGHT="0" SIGIS="undef" SIGNAME="IF_STAGE_MUX2to1_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_MUX2to1_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out" RIGHT="0" SIGIS="undef" SIGNAME="IF_STAGE_REG_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="IF_STAGE_Adder_0" PORT="in2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/IF_STAGE/dist_mem_gen_0" HWVERSION="8.0" INSTANCE="IF_STAGE_dist_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dist_mem_gen" VLNV="xilinx.com:ip:dist_mem_gen:8.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dist_mem_gen;v=v8_0;d=pg063-dist-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_HAS_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_D" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPRA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_I_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SPO" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="ARM_amir_dist_mem_gen_0_1.mif"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_QCE_JOINED" VALUE="0"/>
        <PARAMETER NAME="C_QUALIFY_WE" VALUE="0"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="1"/>
        <PARAMETER NAME="C_REG_A_D_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_REG_DPRA_INPUT" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="1"/>
        <PARAMETER NAME="depth" VALUE="8192"/>
        <PARAMETER NAME="data_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_dist_mem_gen_0_1"/>
        <PARAMETER NAME="memory_type" VALUE="rom"/>
        <PARAMETER NAME="input_options" VALUE="non_registered"/>
        <PARAMETER NAME="input_clock_enable" VALUE="false"/>
        <PARAMETER NAME="qualify_we_with_i_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="simple_dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="output_options" VALUE="non_registered"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="common_output_clk" VALUE="false"/>
        <PARAMETER NAME="single_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="common_output_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="simple_dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="coefficient_file" VALUE="c:/Users/amiri/OneDrive/Desktop/output.coe"/>
        <PARAMETER NAME="default_data_radix" VALUE="16"/>
        <PARAMETER NAME="default_data" VALUE="0"/>
        <PARAMETER NAME="reset_qspo" VALUE="false"/>
        <PARAMETER NAME="reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qspo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="ce_overrides" VALUE="ce_overrides_sync_controls"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="12" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="IF_STAGE_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="spo" RIGHT="0" SIGIS="undef" SIGNAME="IF_STAGE_dist_mem_gen_0_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_Reg" PORT="Instruction_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/IF_STAGE/xlconstant_0" HWVERSION="1.1" INSTANCE="IF_STAGE_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="32"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x00000001"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="IF_STAGE_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_Adder_0" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_STAGE/xlslice_0" HWVERSION="1.0" INSTANCE="IF_STAGE_xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="12"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_0_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="13"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="IF_STAGE_REG_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_REG_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="IF_STAGE_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_dist_mem_gen_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_Stage_Reg" HWVERSION="1.0" INSTANCE="IF_Stage_Reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IF_Stage_Reg" VLNV="xilinx.com:module_ref:IF_Stage_Reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_IF_Stage_Reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef" SIGNAME="HazardUnit_0_Hazard_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HazardUnit_0" PORT="Hazard_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flush" SIGIS="undef" SIGNAME="ID_Stage_Reg_B_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="B_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="PC_in" RIGHT="0" SIGIS="undef" SIGNAME="IF_STAGE_Adder_0_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_Adder_0" PORT="out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Instruction_in" RIGHT="0" SIGIS="undef" SIGNAME="IF_STAGE_dist_mem_gen_0_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_STAGE_dist_mem_gen_0" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_Reg_PC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="PC_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Instruction" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_Reg_Instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_1" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_2" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_3" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_4" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_5" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_6" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_7" PORT="Din"/>
            <CONNECTION INSTANCE="xlslice_12" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/MEM_Stage" HWVERSION="8.0" INSTANCE="MEM_Stage" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dist_mem_gen" VLNV="xilinx.com:ip:dist_mem_gen:8.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dist_mem_gen;v=v8_0;d=pg063-dist-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_HAS_CLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_D" VALUE="1"/>
        <PARAMETER NAME="C_HAS_DPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPRA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_I_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SPO" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WE" VALUE="1"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="ARM_amir_dist_mem_gen_0_0.mif"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_QCE_JOINED" VALUE="0"/>
        <PARAMETER NAME="C_QUALIFY_WE" VALUE="0"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="1"/>
        <PARAMETER NAME="C_REG_A_D_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_REG_DPRA_INPUT" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="1"/>
        <PARAMETER NAME="depth" VALUE="8192"/>
        <PARAMETER NAME="data_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_dist_mem_gen_0_0"/>
        <PARAMETER NAME="memory_type" VALUE="single_port_ram"/>
        <PARAMETER NAME="input_options" VALUE="non_registered"/>
        <PARAMETER NAME="input_clock_enable" VALUE="false"/>
        <PARAMETER NAME="qualify_we_with_i_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="simple_dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="output_options" VALUE="non_registered"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="common_output_clk" VALUE="false"/>
        <PARAMETER NAME="single_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="common_output_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="simple_dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="coefficient_file" VALUE="c:/Users/amiri/OneDrive/Desktop/output.coe"/>
        <PARAMETER NAME="default_data_radix" VALUE="16"/>
        <PARAMETER NAME="default_data" VALUE="0"/>
        <PARAMETER NAME="reset_qspo" VALUE="false"/>
        <PARAMETER NAME="reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qspo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="ce_overrides" VALUE="ce_overrides_sync_controls"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="12" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_14_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_14" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_Val_Rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="Val_Rm_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="EXE_Stage_Reg_MEM_W_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="MEM_W_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="spo" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_Reg" PORT="Data_Mem_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MEM_Stage_Reg" HWVERSION="1.0" INSTANCE="MEM_Stage_Reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MEM_Stage_Reg" VLNV="xilinx.com:module_ref:MEM_Stage_Reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_MEM_Stage_Reg_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WB_EN_in" SIGIS="undef" SIGNAME="EXE_Stage_Reg_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="WB_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MEM_R_EN_in" SIGIS="undef" SIGNAME="EXE_Stage_Reg_MEM_R_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="MEM_R_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="Dest_in" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="Dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="ALU_Res_in" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_ALU_Res_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="ALU_Res_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data_Mem_in" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WB_EN_out" SIGIS="undef" SIGNAME="MEM_Stage_Reg_WB_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_RegisterFile_0" PORT="writeBackEn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="MEM_R_EN_out" SIGIS="undef" SIGNAME="MEM_Stage_Reg_MEM_R_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2to1_32bit" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dest_out" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_Reg_Dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_RegisterFile_0" PORT="Dest_wb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ALU_Res_out" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_Reg_ALU_Res_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2to1_32bit" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Data_Mem_out" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_Reg_Data_Mem_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="mux2to1_32bit" PORT="in1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StatusRegister_0" HWVERSION="1.0" INSTANCE="StatusRegister_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StatusRegister" VLNV="xilinx.com:module_ref:StatusRegister:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_StatusRegister_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S_in" SIGIS="undef" SIGNAME="ID_Stage_Reg_S_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="S_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="status_in" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_ALU_0_status_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_ALU_0" PORT="status_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="status_out" RIGHT="0" SIGIS="undef" SIGNAME="StatusRegister_0_status_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="status_in"/>
            <CONNECTION INSTANCE="ID_stage_ConditionCheck_0" PORT="status_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/mux2to1_32bit" HWVERSION="1.0" INSTANCE="mux2to1_32bit" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux2to1_32bit" VLNV="xilinx.com:module_ref:mux2to1_32bit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_mux2to1_32bit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="in0" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_Reg_ALU_Res_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_Reg" PORT="ALU_Res_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="in1" RIGHT="0" SIGIS="undef" SIGNAME="MEM_Stage_Reg_Data_Mem_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_Reg" PORT="Data_Mem_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="MEM_Stage_Reg_MEM_R_EN_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage_Reg" PORT="MEM_R_EN_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="out" RIGHT="0" SIGIS="undef" SIGNAME="mux2to1_32bit_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_RegisterFile_0" PORT="Result_WB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="clr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="31"/>
        <PARAMETER NAME="DIN_TO" VALUE="28"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_Reg_Instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_Reg" PORT="Instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_ConditionCheck_0" PORT="cond_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_1" HWVERSION="1.0" INSTANCE="xlslice_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="27"/>
        <PARAMETER NAME="DIN_TO" VALUE="26"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_1_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_Reg_Instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_Reg" PORT="Instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_1_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_ControlUnit_0" PORT="mode"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_12" HWVERSION="1.0" INSTANCE="xlslice_12" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="23"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_12_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="24"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_Reg_Instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_Reg" PORT="Instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_12_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="Imm24_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_14" HWVERSION="1.0" INSTANCE="xlslice_14" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="12"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_14_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="13"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="EXE_Stage_Reg_ALU_Res_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_Reg" PORT="ALU_Res_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_14_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_Stage" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_15" HWVERSION="1.0" INSTANCE="xlslice_15" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="4"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_15_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="ID_Stage_Reg_status_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="status_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_15_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_Stage_ALU_0" PORT="status_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_2" HWVERSION="1.0" INSTANCE="xlslice_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="25"/>
        <PARAMETER NAME="DIN_TO" VALUE="25"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_2_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_Reg_Instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_Reg" PORT="Instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_Not_1" PORT="IN"/>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="I_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_3" HWVERSION="1.0" INSTANCE="xlslice_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="24"/>
        <PARAMETER NAME="DIN_TO" VALUE="21"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_3_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_Reg_Instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_Reg" PORT="Instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_3_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_ControlUnit_0" PORT="Op_code"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_4" HWVERSION="1.0" INSTANCE="xlslice_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="20"/>
        <PARAMETER NAME="DIN_TO" VALUE="20"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_4_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_Reg_Instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_Reg" PORT="Instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_4_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_ControlUnit_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_5" HWVERSION="1.0" INSTANCE="xlslice_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="19"/>
        <PARAMETER NAME="DIN_TO" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_5_2"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_Reg_Instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_Reg" PORT="Instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_5_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_RegisterFile_0" PORT="src1"/>
            <CONNECTION INSTANCE="HazardUnit_0" PORT="Rn"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_6" HWVERSION="1.0" INSTANCE="xlslice_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="15"/>
        <PARAMETER NAME="DIN_TO" VALUE="12"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_6_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_Reg_Instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_Reg" PORT="Instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_6_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_mux2to1_4bit_0" PORT="in1"/>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="Dest_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_7" HWVERSION="1.0" INSTANCE="xlslice_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="11"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_7_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="12"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_Reg_Instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_Reg" PORT="Instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_8" PORT="Din"/>
            <CONNECTION INSTANCE="ID_Stage_Reg" PORT="shift_operand_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/xlslice_8" HWVERSION="1.0" INSTANCE="xlslice_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="12"/>
        <PARAMETER NAME="DIN_FROM" VALUE="3"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="ARM_amir_xlslice_8_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="11" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_7_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_7" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_8_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_mux2to1_4bit_0" PORT="in0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
