
map -a "LatticeECP3" -p LFE3-70E -t FPBGA672 -s 8 -oc Commercial   "Ext10GenDvi_A.ngd" -o "Ext10GenDvi_A_map.ncd" -pr "Ext10GenDvi_A.prf" -mp "Ext10GenDvi_A.mrp" "/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/Ext10GenDvi.lpf"            
map:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: Ext10GenDvi_A.ngd
   Picdevice="LFE3-70E"

   Pictype="FPBGA672"

   Picspeed=8

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE3-70EFPBGA672, Performance used: 8.

Loading device for application map from file 'ep5c97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.65.
Running general design DRC...

Removing unused logic...

Optimizing...

473 CCU2 constant inputs absorbed.

logic VCC cell uMaster/VCC is replaced by device VCC cell VCC_INST

logic VCC cell uForth/uart1/uRx/VCC is replaced by device VCC cell VCC_INST

logic VCC cell uForth/cpu1/VCC is replaced by device VCC cell VCC_INST

logic VCC cell uSeq/VCC is replaced by device VCC cell VCC_INST

logic VCC cell VCC is replaced by device VCC cell VCC_INST

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="SRst"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_7_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_0_7"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_1_6"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_2_5"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_3_4"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_4_3"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_5_2"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="uForth/uForthMem/pmi_ram_dq40961232ndssep32qhnEp1057aae6_0_6_1"  />



Design Summary:
   Number of registers:    617 out of 52176 (1%)
      PFU registers:          613 out of 49896 (1%)
      PIO registers:            4 out of  2280 (0%)
   Number of SLICEs:      1325 out of 33264 (4%)
      SLICEs as Logic/ROM:   1205 out of 33264 (4%)
      SLICEs as RAM:          120 out of  6804 (2%)
      SLICEs as Carry:        189 out of 33264 (1%)
   Number of LUT4s:        2294 out of 66528 (3%)
      Number used as logic LUTs:        1676
      Number used as distributed RAM:   240
      Number used as ripple logic:      378
      Number used as shift registers:     0
   Number of PIO sites used: 36 out of 380 (9%)
   Number of PIO FIXEDDELAY:    0
   Number of PCS (SerDes):  0 out of 2 (0%) with bonded PIO sites
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  1 out of 10 (10%)
   Number of DLLs:  0 out of 2 (0%)
   Number of block RAMs:  8 out of 240 (3%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18C          0
   MULT9X9C            0
   ALU54A              0
   ALU24A              0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 256 (0 %)
   Number of Used DSP ALU Sites:  0 out of 128 (0 %)
   Number of clocks:  2
     Net PinClk125_c: 1 loads, 1 rising, 0 falling (Driver: PIO PinClk125 )
     Net Clk50: 412 loads, 404 rising, 8 falling (Driver: uPll/PLLInst_0 )
   Number of Clock Enables:  30
     Net pSetReg.un23_ppwe: 4 loads, 4 LSLICEs
     Net N_26_i: 31 loads, 31 LSLICEs
     Net uMaster/uDevice/un1_state_12_i: 1 loads, 1 LSLICEs
     Net uMaster/uDevice/NumClk_93: 1 loads, 1 LSLICEs
     Net uMaster/I2cTrgDone: 2 loads, 2 LSLICEs
     Net uMaster/uDevice/un17_stated: 4 loads, 4 LSLICEs
     Net uMaster.uDevice.N_114_i: 5 loads, 4 LSLICEs
     Net uMaster/uDevice/un178_state: 4 loads, 4 LSLICEs
     Net uMaster.uDevice.pGenScl.un1_state_2: 1 loads, 0 LSLICEs
     Net uMaster/uFifoRxRaw/rden_i: 6 loads, 6 LSLICEs
     Net uMaster/uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net uMaster/uFifoRxRaw/fcnt_en: 3 loads, 3 LSLICEs
     Net uMaster/StopVal_RNO: 1 loads, 1 LSLICEs
     Net uMaster/lTrg_1: 4 loads, 4 LSLICEs
     Net uMaster/un2_stated_2_i: 4 loads, 4 LSLICEs
     Net uForth/uart1/TrgTx: 4 loads, 4 LSLICEs
     Net uForth/uart1/uRx/XDat_RNO[7]: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/N_254_i: 4 loads, 4 LSLICEs
     Net uForth/uart1/TrgRx: 5 loads, 5 LSLICEs
     Net uForth/uart1/uRx/RcvState_en_0: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/un58_ce16: 4 loads, 4 LSLICEs
     Net uForth/uart1/N_105_i: 4 loads, 4 LSLICEs
     Net uForth/uart1/RxFull_en: 1 loads, 1 LSLICEs
     Net uForth/cpu1/re: 17 loads, 17 LSLICEs
     Net uForth/cpu1/tload_1: 24 loads, 24 LSLICEs
     Net uForth/cpu1/iload_1: 15 loads, 15 LSLICEs
     Net N_24_i: 16 loads, 16 LSLICEs
     Net uFifoRxRaw/rden_i: 6 loads, 6 LSLICEs
     Net uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net uFifoRxRaw/fcnt_en: 3 loads, 3 LSLICEs
   Number of local set/reset loads for net SRst merged into GSR:  46
   Number of LSRs:  20
     Net SRst: 205 loads, 204 LSLICEs
     Net uForth.uart1.uTx.pGenDat.Tx_11: 1 loads, 0 LSLICEs
     Net uMaster/uDevice/NumClk_93: 2 loads, 2 LSLICEs
     Net uMaster/uDevice/DoneTrgc_i_i: 1 loads, 1 LSLICEs
     Net uMaster/uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
     Net uMaster/un3_stated: 1 loads, 1 LSLICEs
     Net uMaster/State[4]: 4 loads, 4 LSLICEs
     Net uMaster/lTrg_1_RNI8J6G7: 4 loads, 4 LSLICEs
     Net uMaster/un1_NumXfr[1]: 1 loads, 1 LSLICEs
     Net uForth/uart1/TrgTx: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/N_264_i: 1 loads, 1 LSLICEs
     Net uForth/uart1/uRx/un12_rx0: 5 loads, 5 LSLICEs
     Net uForth/cpu1/r_stack_and_0: 9 loads, 9 LSLICEs
     Net uForth/cpu1/r_stack_and_2: 9 loads, 9 LSLICEs
     Net uForth/cpu1/s_stack_and_0: 9 loads, 9 LSLICEs
     Net uForth/cpu1/s_stack_and_2: 9 loads, 9 LSLICEs
     Net uSeq/N_1_1: 2 loads, 2 LSLICEs
     Net uSeq/Cnt16[0]: 1 loads, 1 LSLICEs
     Net uPll/PllLock: 18 loads, 18 LSLICEs
     Net uFifoRxRaw/wren_i: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net SRst: 301 loads
     Net uMaster/VCC: 175 loads
     Net uForth/code[0]: 159 loads
     Net uForth/cpu1/code[1]: 87 loads
     Net uForth/cpu1/sp[1]: 85 loads
     Net uForth/cpu1/rp[1]: 84 loads
     Net uForth/cpu1/rp[3]: 84 loads
     Net uForth/cpu1/sp[3]: 84 loads
     Net uForth/cpu1/rp[0]: 82 loads
     Net uForth/cpu1/rp[2]: 81 loads
 

   Number of warnings:  9
   Number of errors:    0



Total CPU Time: 5 secs  
Total REAL Time: 6 secs  
Peak Memory Usage: 560 MB

Dumping design to file Ext10GenDvi_A_map.ncd.

mpartrce -p "Ext10GenDvi_A.p2t" -f "Ext10GenDvi_A.p3t" -tf "Ext10GenDvi_A.pt" "Ext10GenDvi_A_map.ncd" "Ext10GenDvi_A.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "Ext10GenDvi_A_map.ncd"
Fri Feb 19 01:44:50 2021

PAR: Place And Route Diamond (64-bit) 3.11.3.469.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF Ext10GenDvi_A_map.ncd Ext10GenDvi_A.dir/5_1.ncd Ext10GenDvi_A.prf
Preference file: Ext10GenDvi_A.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Ext10GenDvi_A_map.ncd.
Design name: TestVideoTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application par from file 'ep5c97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      36/524           6% used
                     36/380           9% bonded
   IOLOGIC            4/520          <1% used

   SLICE           1325/33264         3% used

   GSR                1/1           100% used
   EBR                8/240           3% used
   PLL                1/10           10% used


Set delay estimator push_ratio: 95
Number of Signals: 3126
Number of Connections: 10135

Pin Constraint Summary:
   33 out of 36 pins locked (91% locked).

    <postMsg mid="67031026" type="Warning" dynamic="3" navigation="0" arg0="PinClk125_c" arg1="PinClk125" arg2="uPll/PLLInst_0"  />
The following 3 signals are selected as primary clocks :
    Clk50 (driver: uPll/PLLInst_0, clk load #: 420; quadrants: TL/TR/BL/BR)
    PinClk125_c (driver: PinClk125, clk load #: 1; quadrant: TL)
    uPll/CLKOP (driver: uPll/PLLInst_0, clk load #: 1; quadrant: TL)

The following 2 signals are selected as DCS clocks :
    PinClk125_c (driver: PinClk125, clk load #: 1; quadrant: TL)
    uPll/CLKOP (driver: uPll/PLLInst_0, clk load #: 1; quadrant: TL)

The following 3 signals are selected to use the secondary clock resources :
    N_26_i (driver: uForth/SLICE_980, clk load #: 0, sr load #: 0, ce load #: 31)
    SRst (driver: uSeq/SLICE_369, clk load #: 0, sr load #: 205, ce load #: 0)
    uForth/cpu1/tload_1 (driver: uForth/cpu1/SLICE_788, clk load #: 0, sr load #: 0, ce load #: 24)

Signal SRst is selected as Global Set/Reset.
.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 20 secs 

.   
Starting Placer Phase 1.
.........................
Placer score = 981165.
Finished Placer Phase 1.  REAL time: 49 secs 

Starting Placer Phase 2.
.
Starting Placer Optimization. REAL time: 52 secs 
.   
..  ..
.   
Placer score =  3005899
Finished Placer Phase 2.  REAL time: 54 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 6 (0%)
  General PIO: 1 out of 520 (0%)
  PLL        : 1 out of 10 (10%)
  DCS        : 0 out of 8 (0%)

Quadrant TL Clocks:
  PRIMARY "PinClk125_c" from comp "PinClk125" on PIO site "M3 (PL43E_C)", clk load = 1
  PRIMARY "Clk50" from CLKOK on comp "uPll/PLLInst_0" on PLL site "PLL_R43C5", clk load = 337
  PRIMARY "uPll/CLKOP" from CLKOP on comp "uPll/PLLInst_0" on PLL site "PLL_R43C5", clk load = 1
  SECONDARY "SRst" from Q0 on comp "uSeq/SLICE_369" on site "R87C74A", clk load = 0, ce load = 0, sr load = 162
  SECONDARY "N_26_i" from F0 on comp "uForth/SLICE_980" on site "R85C75B", clk load = 0, ce load = 31, sr load = 0
  SECONDARY "uForth/cpu1/tload_1" from F1 on comp "uForth/cpu1/SLICE_788" on site "R3C75A", clk load = 0, ce load = 24, sr load = 0

  PRIMARY  : 3 out of 8 (37%)
     DCS   : 0 out of 2 (0%)
     DCC   : 0 out of 6 (0%)
  SECONDARY: 3 out of 8 (37%)

Quadrant TR Clocks:
  PRIMARY "Clk50" from CLKOK on comp "uPll/PLLInst_0" on PLL site "PLL_R43C5", clk load = 69
  SECONDARY "SRst" from Q0 on comp "uSeq/SLICE_369" on site "R87C74A", clk load = 0, ce load = 0, sr load = 34

  PRIMARY  : 1 out of 8 (12%)
     DCS   : 0 out of 2 (0%)
     DCC   : 0 out of 6 (0%)
  SECONDARY: 1 out of 8 (12%)

Quadrant BL Clocks:
  PRIMARY "Clk50" from CLKOK on comp "uPll/PLLInst_0" on PLL site "PLL_R43C5", clk load = 13
  SECONDARY "SRst" from Q0 on comp "uSeq/SLICE_369" on site "R87C74A", clk load = 0, ce load = 0, sr load = 9

  PRIMARY  : 1 out of 8 (12%)
     DCS   : 0 out of 2 (0%)
     DCC   : 0 out of 6 (0%)
  SECONDARY: 1 out of 8 (12%)

Quadrant BR Clocks:
  PRIMARY "Clk50" from CLKOK on comp "uPll/PLLInst_0" on PLL site "PLL_R43C5", clk load = 1

  PRIMARY  : 1 out of 8 (12%)
     DCS   : 0 out of 2 (0%)
     DCC   : 0 out of 6 (0%)
  SECONDARY: 0 out of 8 (0%)

Edge Clocks:
  No edge clock selected.

Regional Secondary Clocks:
  No regional secondary clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   36 out of 524 (6.9%) PIO sites used.
   36 out of 380 (9.5%) bonded PIO sites used.
   Number of PIO comps: 36; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
----------+------------------+-------+-----------------+----------------
 I/O Bank | Usage            | Vccio |  Vref1 / Vref2  |  Vtt
----------+------------------+-------+-----------------+----------------
    0     |   2 / 60  (  3%) | 3.3V  |    OFF / OFF    |               
    1     |   0 / 48  (  0%) |  OFF  |    OFF / OFF    |               
    2     |   0 / 42  (  0%) |  OFF  |    OFF / OFF    |               
    3     |  16 / 71  ( 22%) | 3.3V  |    OFF / OFF    |               
    6     |  16 / 79  ( 20%) | 3.3V  |    OFF / OFF    |               
    7     |   1 / 56  (  1%) | 3.3V  |    OFF / OFF    |               
    8     |   1 / 24  (  4%) | 3.3V  |    OFF / OFF    |               
----------+------------------+-------+-----------------+----------------

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

DSP Slice #:          33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 53 secs 

Dumping design to file Ext10GenDvi_A.dir/5_1.ncd.

0 connections routed; 10135 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 1 mins 21 secs 

Start NBR router at Fri Feb 19 01:46:11 UTC 2021

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Fri Feb 19 01:46:12 UTC 2021

Start NBR section for initial routing at Fri Feb 19 01:46:12 UTC 2021
Level 1, iteration 1
0(0.00%) conflict; 8155(80.46%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.857ns/0.000ns; real time: 1 mins 23 secs 
Level 2, iteration 1
0(0.00%) conflict; 8145(80.37%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.944ns/0.000ns; real time: 1 mins 24 secs 
Level 3, iteration 1
0(0.00%) conflict; 8141(80.33%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.102ns/0.000ns; real time: 1 mins 24 secs 
Level 4, iteration 1
509(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.980ns/0.000ns; real time: 1 mins 27 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Fri Feb 19 01:46:18 UTC 2021
Level 1, iteration 1
2(0.00%) conflicts; 852(8.41%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 2.818ns/0.000ns; real time: 1 mins 28 secs 
Level 4, iteration 1
341(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.528ns/0.000ns; real time: 1 mins 29 secs 
Level 4, iteration 2
174(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.678ns/0.000ns; real time: 1 mins 30 secs 
Level 4, iteration 3
58(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.678ns/0.000ns; real time: 1 mins 31 secs 
Level 4, iteration 4
34(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.678ns/0.000ns; real time: 1 mins 31 secs 
Level 4, iteration 5
12(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.678ns/0.000ns; real time: 1 mins 31 secs 
Level 4, iteration 6
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.678ns/0.000ns; real time: 1 mins 31 secs 
Level 4, iteration 7
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.678ns/0.000ns; real time: 1 mins 32 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.678ns/0.000ns; real time: 1 mins 32 secs 
Level 4, iteration 9
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.678ns/0.000ns; real time: 1 mins 32 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Fri Feb 19 01:46:22 UTC 2021

Start NBR section for re-routing at Fri Feb 19 01:46:24 UTC 2021
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.678ns/0.000ns; real time: 1 mins 34 secs 

Start NBR section for post-routing at Fri Feb 19 01:46:24 UTC 2021

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 3.678ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 1 mins 37 secs 
Total REAL time: 1 mins 38 secs 
Completely routed.
End of route.  10135 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Ext10GenDvi_A.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 3.678
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.203
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 39 secs 
Total REAL time to completion: 1 mins 41 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "Ext10GenDvi_A.pt" -o "Ext10GenDvi_A.twr" "Ext10GenDvi_A.ncd" "Ext10GenDvi_A.prf"
trce:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file Ext10GenDvi_A.ncd.
Design name: TestVideoTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ep5c97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.3.469
Fri Feb 19 01:46:37 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o Ext10GenDvi_A.twr -gui -msgset /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/promote.xml Ext10GenDvi_A.ncd Ext10GenDvi_A.prf 
Design file:     Ext10GenDvi_A.ncd
Preference file: Ext10GenDvi_A.prf
Device,speed:    LFE3-70E,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1326421 paths, 43 nets, and 9368 connections (92.43% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.3.469
Fri Feb 19 01:46:38 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o Ext10GenDvi_A.twr -gui -msgset /home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/promote.xml Ext10GenDvi_A.ncd Ext10GenDvi_A.prf 
Design file:     Ext10GenDvi_A.ncd
Preference file: Ext10GenDvi_A.prf
Device,speed:    LFE3-70E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1326421 paths, 43 nets, and 9368 connections (92.43% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 6 secs 
Total REAL Time: 6 secs 
Peak Memory Usage: 520 MB


ltxt2ptxt  -path "/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4" "Ext10GenDvi_A.ncd"

Loading design for application ltxt2ptxt from file Ext10GenDvi_A.ncd.
Design name: TestVideoTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application ltxt2ptxt from file 'ep5c97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.

tmcheck -par "Ext10GenDvi_A.par" 

bitgen -w "Ext10GenDvi_A.ncd" -f "Ext10GenDvi_A.t2b" -e -s "/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/Ext10GenDvi.sec" -k "/home/diamond/SharedFolder/GENERACION_MANUAL/05_CustumerRelationship-master/ProjetsDiamonds/GenVideo/Diamond1.4/Ext10GenDvi.bek" "Ext10GenDvi_A.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.3.469
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file Ext10GenDvi_A.ncd.
Design name: TestVideoTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70E
Package:     FPBGA672
Performance: 8
Loading device for application Bitgen from file 'ep5c97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.65.
Performance Hardware Data Status:   Final          Version 35.22.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from Ext10GenDvi_A.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.5**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                          SPI**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                     PERSISTENT  |                          OFF**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     ENABLE_NDR  |                          OFF**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                         STRTUP  |                     EXTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.133 (Final).
 
Saving bit stream in "Ext10GenDvi_A.bit".
Total CPU Time: 51 secs 
Total REAL Time: 52 secs 
Peak Memory Usage: 1371 MB
