<!DOCTYPE HTML>
<meta charset="utf-8"/>
<html>

<head>
  <title>Title of the document</title>
  <link rel="icon" type="images/x-icon" href="style/ECCoLe_icon.png" />
</head>

<head>
  <title>INRS ECCoLe Lab</title>
  <meta name="description" content="website description" />
  <meta name="keywords" content="website keywords, website keywords" />
  <meta http-equiv="content-type" content="text/html; charset=windows-1252" />
  <link rel="stylesheet" type="text/css" href="style/style.css" />

</head>

<body>
  <div id="main">
    <div id="header">
      <div id="logo">

      </div>
      <div id="menubar">
        <ul id="menu">
          <!-- put class="selected" in the li tag for the selected page - to highlight which page you're on -->
          <li><a href="index.html">Home</a></li>
          <li class="selected"><a href="projects.html">Projects</a></li>
          <li><a href="publication.html">Publications</a></li>
          <li><a href="contact.html">Contact</a></li>
        </ul>
      </div>
    </div>
    <div id="content_header"></div>
    <div id="site_content">
      <div class="sidebar">
                
        <h3>Useful Links</h3>
        <ul>
          <li><a href="https://github.com/INRS-ECCoLe">https://github.com/INRS-ECCoLe</a></li>
          <li><a href="https://inrs.ca/la-recherche/professeurs/shervin-vakili/">Director's Page</a></li>
        </ul>

      </div>
      <div id="content">
        <!-- insert the page content here -->
    
        <h1>DSCAM/DSCAM+ </h1>
        <p>DSCAM (Directly Synthesized Content-Addressable Memory) is an innovative approach to implement large content-addressable memories (CAMs) and ternary CAMs (TCAMs) on budget-friendly FPGAs, 
          delivering fixed latency and high-throughput search capabilities. A CAD framework has been developed to automatically generate content-specific DSCAM hardware cores, 
          utilizing a genetic algorithm-based optimizer. Leveraging the inherent flexibility of FPGAs, rapid search speeds, and support for large search tables, 
          DSCAM emerges as a highly promising solution for replacing TCAMs in SDN-enabled data planes.<br>
          In a practical test scenario, DSCAM demonstrated its capabilities by effectively implementing a real-world IPv4 forwarding table containing more than 520 K prefixes 
          on an xcku5p AMD/XILINX Kintex UltraScale+ FPGA. This accomplishment was marked by an impressively low lookup latency of under 29 nanoseconds and 
          an impressive throughput of 215 million lookups per second. <br>
          DSCAM+ is an extension that makes slight enhancements to the hardware microarchitecture while introducing a fast heuristic algorithm as an alternative to 
          the Genetic Algorithm for optimization tasks. DSCAM is available open source: 
          <a href="https://github.com/INRS-ECCoLe/DSCAM">https://github.com/INRS-ECCoLe/DSCAM</a></p>
                
        <a href="style/DSCAM_GA.jpg" class="MagicThumb" data-options="expandAlign:image;"><img src="style/DSCAM_GA.jpg" alt="Shervi Vakili" width=100% height=100% top= 30pt style="float:left;margin:0px 10px"></a>
        <p><br><br>High quality graphic abstract in <a href="style/DSCAM_GA.pdf">pdf</a></p>

        <h1>DyRecMul</h1>
        <p>(Dynamically Reconfigurable approximate Multiplier) ..</p>
        <li><a href="https://github.com/INRS-ECCoLe/DyRecMul">https://github.com/INRS-ECCoLe/DyRecMul</a></li>
        <p>To be completed ..</p>

      </div>
    </div>
    <div id="content_footer"></div>
    <div id="footer">
      Copyright &copy; INRS ECCoLe Lab 
    </div>
  </div>
</body>
</html>
