#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sun May  2 01:43:32 2021
# Process ID: 18176
# Current directory: D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.runs/synth_1
# Command line: vivado.exe -log async_fifo1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source async_fifo1.tcl
# Log file: D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.runs/synth_1/async_fifo1.vds
# Journal file: D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source async_fifo1.tcl -notrace
Command: synth_design -top async_fifo1 -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12796 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1084.387 ; gain = 230.160
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'async_fifo1' [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/sources_1/new/dual_clock_async_fifo.v:25]
	Parameter DSIZE bound to: 8 - type: integer 
	Parameter ASIZE bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sync_r2w' [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/sources_1/new/dual_clock_async_fifo.v:78]
	Parameter ADDRSIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_r2w' (1#1) [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/sources_1/new/dual_clock_async_fifo.v:78]
INFO: [Synth 8-6157] synthesizing module 'sync_w2r' [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/sources_1/new/dual_clock_async_fifo.v:98]
	Parameter ADDRSIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_w2r' (2#1) [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/sources_1/new/dual_clock_async_fifo.v:98]
INFO: [Synth 8-6157] synthesizing module 'fifomem' [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/sources_1/new/dual_clock_async_fifo.v:53]
	Parameter DATASIZE bound to: 8 - type: integer 
	Parameter ADDRSIZE bound to: 4 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifomem' (3#1) [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/sources_1/new/dual_clock_async_fifo.v:53]
INFO: [Synth 8-6157] synthesizing module 'rptr_empty' [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/sources_1/new/dual_clock_async_fifo.v:118]
	Parameter ADDRSIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rptr_empty' (4#1) [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/sources_1/new/dual_clock_async_fifo.v:118]
INFO: [Synth 8-6157] synthesizing module 'wptr_full' [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/sources_1/new/dual_clock_async_fifo.v:158]
	Parameter ADDRSIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wptr_full' (5#1) [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/sources_1/new/dual_clock_async_fifo.v:158]
WARNING: [Synth 8-3848] Net wq2_rpt in module/entity async_fifo1 does not have driver. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/sources_1/new/dual_clock_async_fifo.v:46]
WARNING: [Synth 8-3848] Net wprt in module/entity async_fifo1 does not have driver. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/sources_1/new/dual_clock_async_fifo.v:43]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo1' (6#1) [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/sources_1/new/dual_clock_async_fifo.v:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1158.004 ; gain = 303.777
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1158.004 ; gain = 303.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1158.004 ; gain = 303.777
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1158.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK12MHZ'. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK12MHZ'. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK12MHZ]'. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:10]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:10]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.srcs/constrs_1/imports/digilent-xdc-master/Arty-S7-50-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/async_fifo1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/async_fifo1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1240.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1240.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1240.977 ; gain = 386.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1240.977 ; gain = 386.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1240.977 ; gain = 386.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1240.977 ; gain = 386.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---XORs : 
	   2 Input      5 Bit         XORs := 2     
+---Registers : 
	                5 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sync_r2w 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module sync_w2r 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
Module fifomem 
Detailed RTL Component Info : 
+---RAMs : 
	              128 Bit         RAMs := 1     
Module rptr_empty 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module wptr_full 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'sync_w2r/rq1_wptr_reg[3]' (FDC) to 'sync_w2r/rq1_wptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'sync_w2r/rq1_wptr_reg[4]' (FDC) to 'sync_w2r/rq1_wptr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sync_w2r/rq1_wptr_reg[0] )
INFO: [Synth 8-3886] merging instance 'sync_w2r/rq1_wptr_reg[1]' (FDC) to 'sync_w2r/rq2_wptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'sync_w2r/rq1_wptr_reg[2]' (FDC) to 'sync_w2r/rq2_wptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'sync_w2r/rq2_wptr_reg[3]' (FDC) to 'sync_w2r/rq2_wptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'sync_w2r/rq2_wptr_reg[4]' (FDC) to 'sync_w2r/rq2_wptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'sync_w2r/rq2_wptr_reg[1]' (FDC) to 'sync_w2r/rq2_wptr_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1240.977 ; gain = 386.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------+-----------+----------------------+-------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------+-----------+----------------------+-------------+
|async_fifo1 | fifomem/mem_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------+-----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1240.977 ; gain = 386.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1240.977 ; gain = 386.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-----------------+-----------+----------------------+-------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------+-----------+----------------------+-------------+
|async_fifo1 | fifomem/mem_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------+-----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1245.871 ; gain = 391.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1260.559 ; gain = 406.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1260.559 ; gain = 406.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1260.559 ; gain = 406.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1260.559 ; gain = 406.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1260.559 ; gain = 406.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1260.559 ; gain = 406.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |     1|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |     1|
|6     |LUT5   |     1|
|7     |LUT6   |     3|
|8     |RAM32M |     2|
|9     |FDCE   |     6|
|10    |IBUF   |    11|
|11    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+------------+----------+------+
|      |Instance    |Module    |Cells |
+------+------------+----------+------+
|1     |top         |          |    38|
|2     |  fifomem   |fifomem   |     2|
|3     |  wptr_full |wptr_full |    14|
+------+------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1260.559 ; gain = 406.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1260.559 ; gain = 323.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 1260.559 ; gain = 406.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1272.668 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1279.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 14 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:57 . Memory (MB): peak = 1279.477 ; gain = 706.801
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1279.477 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/__verilog/learning/takeout_study_2021_register/takeout_study_2021_register.runs/synth_1/async_fifo1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file async_fifo1_utilization_synth.rpt -pb async_fifo1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May  2 01:44:46 2021...
