-- This file is part of ariadne.
--
-- ariadne is free software: you can redistribute it and/or modify it under
-- the terms of the GNU General Public License as published by the Free Software
-- Foundation, either version 3 of the License, or (at your option) any later
-- version.
--
-- ariadne is distributed in the hope that it will be useful, but WITHOUT ANY
-- WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A
-- PARTICULAR PURPOSE. See the GNU General Public License for more details.
--
-- You should have received a copy of the GNU General Public License along with
-- ariadne. If not, see <https://www.gnu.org/licenses/>.

-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.11
-- input : test.ari
-- input : a_ent.vhd

architecture rtl of test is

  signal data_i :   std_logic_vector(31 downto 0);
  component a
    port (
          clk : in std_logic;
          reset_n : in std_logic;
          data : in std_logic_vector ( 31 downto 0 )
         );
  end component;


begin
  a_0 : a
    port map (
      clk => clk,
      reset_n => reset_n,
      data  ( (13+3)*2 - 1 downto 0 ) => data_i);

end rtl;
