Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Apr 11 17:29:25 2022
| Host         : DIGITAL-21 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_pong_timing_summary_routed.rpt -pb top_pong_timing_summary_routed.pb -rpx top_pong_timing_summary_routed.rpx -warn_on_violation
| Design       : top_pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.722        0.000                      0                  757        0.115        0.000                      0                  757        3.000        0.000                       0                   193  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_100_clk_generator   {0.000 5.000}      10.000          100.000         
  clk_25_clk_generator    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_generator  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100_clk_generator         2.722        0.000                      0                  498        0.188        0.000                      0                  498        4.500        0.000                       0                   150  
  clk_25_clk_generator         35.044        0.000                      0                  259        0.115        0.000                      0                  259       19.500        0.000                       0                    39  
  clkfbout_clk_generator                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_generator
  To Clock:  clk_100_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        6.577ns  (logic 2.535ns (38.543%)  route 4.042ns (61.457%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 7.982 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.555    -2.464    Pong_inst/clk_100
    SLICE_X42Y31         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.946 f  Pong_inst/FSM_sequential_cs_reg[2]/Q
                         net (fo=39, routed)          0.726    -1.220    Pong_inst/VLineDrawer_inst/FSM_sequential_cs_reg[2]_0[2]
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.150    -1.070 r  Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3/O
                         net (fo=8, routed)           0.764    -0.306    Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.328     0.022 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.022    Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.555 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.555    Pong_inst/VLineDrawer_inst/y_out0__0_carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.870 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry__0/O[3]
                         net (fo=4, routed)           0.837     1.707    Pong_inst/VLineDrawer_inst/bit_tracker_reg[0]_0[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I2_O)        0.333     2.040 r  Pong_inst/VLineDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=6, routed)           0.618     2.659    BitmapToVga_inst/VgaRam_inst/vga_y[0]
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.358     3.017 r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0_ENARDEN_cooolgate_en_gate_13/O
                         net (fo=1, routed)           1.097     4.114    BitmapToVga_inst/VgaRam_inst/ram_reg_3_0_ENARDEN_cooolgate_en_sig_7
    RAMB36_X2Y8          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.496     7.982    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X2Y8          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKARDCLK
                         clock pessimism             -0.425     7.557    
                         clock uncertainty           -0.077     7.480    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645     6.835    BitmapToVga_inst/VgaRam_inst/ram_reg_3_0
  -------------------------------------------------------------------
                         required time                          6.835    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 2.535ns (38.887%)  route 3.984ns (61.113%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.020ns = ( 7.980 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.555    -2.464    Pong_inst/clk_100
    SLICE_X42Y31         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.946 f  Pong_inst/FSM_sequential_cs_reg[2]/Q
                         net (fo=39, routed)          0.726    -1.220    Pong_inst/VLineDrawer_inst/FSM_sequential_cs_reg[2]_0[2]
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.150    -1.070 r  Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3/O
                         net (fo=8, routed)           0.764    -0.306    Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.328     0.022 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.022    Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.555 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.555    Pong_inst/VLineDrawer_inst/y_out0__0_carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.870 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry__0/O[3]
                         net (fo=4, routed)           0.837     1.707    Pong_inst/VLineDrawer_inst/bit_tracker_reg[0]_0[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I2_O)        0.333     2.040 r  Pong_inst/VLineDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=6, routed)           0.607     2.647    BitmapToVga_inst/VgaRam_inst/vga_y[0]
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.358     3.005 r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1_ENARDEN_cooolgate_en_gate_15/O
                         net (fo=1, routed)           1.050     4.055    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1_ENARDEN_cooolgate_en_sig_8
    RAMB36_X1Y8          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.494     7.980    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X1Y8          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/CLKARDCLK
                         clock pessimism             -0.425     7.555    
                         clock uncertainty           -0.077     7.478    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.651     6.827    BitmapToVga_inst/VgaRam_inst/ram_reg_3_1
  -------------------------------------------------------------------
                         required time                          6.827    
                         arrival time                          -4.055    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             3.003ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_2_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        6.495ns  (logic 2.509ns (38.630%)  route 3.986ns (61.370%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.555    -2.464    Pong_inst/clk_100
    SLICE_X42Y31         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.946 f  Pong_inst/FSM_sequential_cs_reg[2]/Q
                         net (fo=39, routed)          0.726    -1.220    Pong_inst/VLineDrawer_inst/FSM_sequential_cs_reg[2]_0[2]
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.150    -1.070 r  Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3/O
                         net (fo=8, routed)           0.764    -0.306    Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.328     0.022 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.022    Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.555 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.555    Pong_inst/VLineDrawer_inst/y_out0__0_carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.870 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry__0/O[3]
                         net (fo=4, routed)           0.837     1.707    Pong_inst/VLineDrawer_inst/bit_tracker_reg[0]_0[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I2_O)        0.333     2.040 r  Pong_inst/VLineDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=6, routed)           0.618     2.659    BitmapToVga_inst/VgaRam_inst/vga_y[0]
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.332     2.991 r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_0_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           1.041     4.031    BitmapToVga_inst/VgaRam_inst/ram_reg_2_0_ENARDEN_cooolgate_en_sig_4
    RAMB36_X2Y7          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.493     7.979    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X2Y7          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_0/CLKARDCLK
                         clock pessimism             -0.425     7.554    
                         clock uncertainty           -0.077     7.477    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.034    BitmapToVga_inst/VgaRam_inst/ram_reg_2_0
  -------------------------------------------------------------------
                         required time                          7.034    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  3.003    

Slack (MET) :             3.177ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_0_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 2.301ns (37.662%)  route 3.809ns (62.338%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.555    -2.464    Pong_inst/clk_100
    SLICE_X42Y31         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.946 f  Pong_inst/FSM_sequential_cs_reg[2]/Q
                         net (fo=39, routed)          0.726    -1.220    Pong_inst/VLineDrawer_inst/FSM_sequential_cs_reg[2]_0[2]
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.150    -1.070 r  Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3/O
                         net (fo=8, routed)           0.764    -0.306    Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.328     0.022 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.022    Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.555 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.555    Pong_inst/VLineDrawer_inst/y_out0__0_carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.870 f  Pong_inst/VLineDrawer_inst/y_out0__0_carry__0/O[3]
                         net (fo=4, routed)           0.837     1.707    Pong_inst/VLineDrawer_inst/bit_tracker_reg[0]_0[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I2_O)        0.307     2.014 r  Pong_inst/VLineDrawer_inst/ram_reg_0_0_i_1/O
                         net (fo=3, routed)           0.597     2.611    BitmapToVga_inst/VgaRam_inst/ram_reg_0_0_0
    SLICE_X48Y25         LUT3 (Prop_lut3_I2_O)        0.150     2.761 r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_2_ENARDEN_cooolgate_en_gate_5/O
                         net (fo=1, routed)           0.885     3.646    BitmapToVga_inst/VgaRam_inst/ram_reg_0_2_ENARDEN_cooolgate_en_sig_3
    RAMB36_X1Y3          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.484     7.970    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X1Y3          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_2/CLKARDCLK
                         clock pessimism             -0.425     7.545    
                         clock uncertainty           -0.077     7.468    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645     6.823    BitmapToVga_inst/VgaRam_inst/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          6.823    
                         arrival time                          -3.646    
  -------------------------------------------------------------------
                         slack                                  3.177    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.509ns (39.965%)  route 3.769ns (60.035%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 7.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.555    -2.464    Pong_inst/clk_100
    SLICE_X42Y31         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.946 f  Pong_inst/FSM_sequential_cs_reg[2]/Q
                         net (fo=39, routed)          0.726    -1.220    Pong_inst/VLineDrawer_inst/FSM_sequential_cs_reg[2]_0[2]
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.150    -1.070 r  Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3/O
                         net (fo=8, routed)           0.764    -0.306    Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.328     0.022 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.022    Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.555 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.555    Pong_inst/VLineDrawer_inst/y_out0__0_carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.870 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry__0/O[3]
                         net (fo=4, routed)           0.837     1.707    Pong_inst/VLineDrawer_inst/bit_tracker_reg[0]_0[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I2_O)        0.333     2.040 r  Pong_inst/VLineDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=6, routed)           0.607     2.647    BitmapToVga_inst/VgaRam_inst/vga_y[0]
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.332     2.979 r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_1_ENARDEN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.835     3.815    BitmapToVga_inst/VgaRam_inst/ram_reg_2_1_ENARDEN_cooolgate_en_sig_5
    RAMB36_X1Y7          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.491     7.977    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X1Y7          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/CLKARDCLK
                         clock pessimism             -0.425     7.552    
                         clock uncertainty           -0.077     7.475    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.032    BitmapToVga_inst/VgaRam_inst/ram_reg_2_1
  -------------------------------------------------------------------
                         required time                          7.032    
                         arrival time                          -3.815    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.241ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 2.505ns (41.416%)  route 3.543ns (58.584%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.027ns = ( 7.973 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.555    -2.464    Pong_inst/clk_100
    SLICE_X42Y31         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.946 f  Pong_inst/FSM_sequential_cs_reg[2]/Q
                         net (fo=39, routed)          0.726    -1.220    Pong_inst/VLineDrawer_inst/FSM_sequential_cs_reg[2]_0[2]
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.150    -1.070 r  Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3/O
                         net (fo=8, routed)           0.764    -0.306    Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.328     0.022 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.022    Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.555 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.555    Pong_inst/VLineDrawer_inst/y_out0__0_carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.870 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry__0/O[3]
                         net (fo=4, routed)           0.837     1.707    Pong_inst/VLineDrawer_inst/bit_tracker_reg[0]_0[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I2_O)        0.333     2.040 r  Pong_inst/VLineDrawer_inst/ram_reg_2_0_i_1/O
                         net (fo=6, routed)           0.445     2.485    BitmapToVga_inst/VgaRam_inst/vga_y[0]
    SLICE_X48Y27         LUT5 (Prop_lut5_I4_O)        0.328     2.813 r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_2_ENARDEN_cooolgate_en_gate_17/O
                         net (fo=1, routed)           0.772     3.585    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2_ENARDEN_cooolgate_en_sig_9
    RAMB36_X1Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.487     7.973    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X1Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/CLKARDCLK
                         clock pessimism             -0.425     7.548    
                         clock uncertainty           -0.077     7.471    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.646     6.825    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2
  -------------------------------------------------------------------
                         required time                          6.825    
                         arrival time                          -3.585    
  -------------------------------------------------------------------
                         slack                                  3.241    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_2_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 2.158ns (35.511%)  route 3.919ns (64.489%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.021ns = ( 7.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.555    -2.464    Pong_inst/clk_100
    SLICE_X42Y31         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.946 f  Pong_inst/FSM_sequential_cs_reg[2]/Q
                         net (fo=39, routed)          0.726    -1.220    Pong_inst/VLineDrawer_inst/FSM_sequential_cs_reg[2]_0[2]
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.150    -1.070 r  Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3/O
                         net (fo=8, routed)           0.764    -0.306    Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.328     0.022 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.022    Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.555 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.555    Pong_inst/VLineDrawer_inst/y_out0__0_carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.878 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry__0/O[1]
                         net (fo=1, routed)           0.573     1.451    Pong_inst/VLineDrawer_inst/y_out0[5]
    SLICE_X47Y27         LUT6 (Prop_lut6_I0_O)        0.306     1.757 r  Pong_inst/VLineDrawer_inst/ram_reg_0_0_i_4/O
                         net (fo=12, routed)          1.856     3.613    BitmapToVga_inst/VgaRam_inst/ADDRARDADDR[14]
    RAMB36_X2Y7          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.493     7.979    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X2Y7          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_0/CLKARDCLK
                         clock pessimism             -0.425     7.554    
                         clock uncertainty           -0.077     7.477    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.911    BitmapToVga_inst/VgaRam_inst/ram_reg_2_0
  -------------------------------------------------------------------
                         required time                          6.911    
                         arrival time                          -3.613    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        6.128ns  (logic 2.275ns (37.125%)  route 3.853ns (62.875%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 7.972 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.555    -2.464    Pong_inst/clk_100
    SLICE_X42Y31         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.946 f  Pong_inst/FSM_sequential_cs_reg[2]/Q
                         net (fo=39, routed)          0.726    -1.220    Pong_inst/VLineDrawer_inst/FSM_sequential_cs_reg[2]_0[2]
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.150    -1.070 r  Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3/O
                         net (fo=8, routed)           0.764    -0.306    Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.328     0.022 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.022    Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.555 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.555    Pong_inst/VLineDrawer_inst/y_out0__0_carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     0.870 f  Pong_inst/VLineDrawer_inst/y_out0__0_carry__0/O[3]
                         net (fo=4, routed)           0.837     1.707    Pong_inst/VLineDrawer_inst/bit_tracker_reg[0]_0[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I2_O)        0.307     2.014 r  Pong_inst/VLineDrawer_inst/ram_reg_0_0_i_1/O
                         net (fo=3, routed)           0.597     2.611    BitmapToVga_inst/VgaRam_inst/ram_reg_0_0_0
    SLICE_X48Y25         LUT3 (Prop_lut3_I2_O)        0.124     2.735 r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_0_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.929     3.664    BitmapToVga_inst/VgaRam_inst/ram_reg_0_0_ENARDEN_cooolgate_en_sig_1
    RAMB36_X2Y3          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.486     7.972    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X2Y3          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/CLKARDCLK
                         clock pessimism             -0.425     7.547    
                         clock uncertainty           -0.077     7.470    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.027    BitmapToVga_inst/VgaRam_inst/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          7.027    
                         arrival time                          -3.664    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        5.892ns  (logic 0.766ns (13.002%)  route 5.126ns (86.998%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 7.982 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.555    -2.464    Pong_inst/clk_100
    SLICE_X42Y31         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.946 f  Pong_inst/FSM_sequential_cs_reg[2]/Q
                         net (fo=39, routed)          1.233    -0.713    Pong_inst/cs[2]
    SLICE_X50Y30         LUT3 (Prop_lut3_I0_O)        0.124    -0.589 r  Pong_inst/clearX[8]_i_1/O
                         net (fo=71, routed)          1.966     1.377    Pong_inst/BallDrawer_inst/clearX
    SLICE_X47Y25         LUT6 (Prop_lut6_I3_O)        0.124     1.501 r  Pong_inst/BallDrawer_inst/ram_reg_0_0_i_8/O
                         net (fo=12, routed)          1.927     3.428    BitmapToVga_inst/VgaRam_inst/ADDRARDADDR[10]
    RAMB36_X2Y8          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.496     7.982    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X2Y8          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKARDCLK
                         clock pessimism             -0.425     7.557    
                         clock uncertainty           -0.077     7.480    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566     6.914    BitmapToVga_inst/VgaRam_inst/ram_reg_3_0
  -------------------------------------------------------------------
                         required time                          6.914    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 Pong_inst/FSM_sequential_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_generator rise@10.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        5.930ns  (logic 2.069ns (34.887%)  route 3.861ns (65.113%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.018ns = ( 7.982 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.555    -2.464    Pong_inst/clk_100
    SLICE_X42Y31         FDRE                                         r  Pong_inst/FSM_sequential_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.946 f  Pong_inst/FSM_sequential_cs_reg[2]/Q
                         net (fo=39, routed)          0.726    -1.220    Pong_inst/VLineDrawer_inst/FSM_sequential_cs_reg[2]_0[2]
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.150    -1.070 r  Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3/O
                         net (fo=8, routed)           0.764    -0.306    Pong_inst/VLineDrawer_inst/bit_tracker[7]_i_3_n_0
    SLICE_X42Y25         LUT6 (Prop_lut6_I4_O)        0.328     0.022 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.022    Pong_inst/VLineDrawer_inst/y_out0__0_carry_i_6_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.555 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.555    Pong_inst/VLineDrawer_inst/y_out0__0_carry_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     0.794 r  Pong_inst/VLineDrawer_inst/y_out0__0_carry__0/O[2]
                         net (fo=1, routed)           0.513     1.308    Pong_inst/BallDrawer_inst/y_out0[1]
    SLICE_X46Y26         LUT6 (Prop_lut6_I4_O)        0.301     1.609 r  Pong_inst/BallDrawer_inst/ram_reg_0_0_i_3/O
                         net (fo=12, routed)          1.858     3.467    BitmapToVga_inst/VgaRam_inst/ADDRARDADDR[15]
    RAMB36_X2Y8          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         1.496     7.982    BitmapToVga_inst/VgaRam_inst/clk_100
    RAMB36_X2Y8          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKARDCLK
                         clock pessimism             -0.425     7.557    
                         clock uncertainty           -0.077     7.480    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515     6.965    BitmapToVga_inst/VgaRam_inst/ram_reg_3_0
  -------------------------------------------------------------------
                         required time                          6.965    
                         arrival time                          -3.467    
  -------------------------------------------------------------------
                         slack                                  3.498    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Pong_inst/clearY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/clearY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.451%)  route 0.084ns (28.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.552    -0.577    Pong_inst/clk_100
    SLICE_X46Y26         FDRE                                         r  Pong_inst/clearY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  Pong_inst/clearY_reg[4]/Q
                         net (fo=6, routed)           0.084    -0.330    Pong_inst/clearY_reg[4]
    SLICE_X47Y26         LUT6 (Prop_lut6_I5_O)        0.045    -0.285 r  Pong_inst/clearY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.285    Pong_inst/p_0_in__1[5]
    SLICE_X47Y26         FDRE                                         r  Pong_inst/clearY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.819    -0.350    Pong_inst/clk_100
    SLICE_X47Y26         FDRE                                         r  Pong_inst/clearY_reg[5]/C
                         clock pessimism             -0.215    -0.564    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.092    -0.472    Pong_inst/clearY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Pong_inst/clearY_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/clearY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.209ns (70.725%)  route 0.087ns (29.275%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.552    -0.577    Pong_inst/clk_100
    SLICE_X46Y26         FDRE                                         r  Pong_inst/clearY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  Pong_inst/clearY_reg[4]/Q
                         net (fo=6, routed)           0.087    -0.327    Pong_inst/clearY_reg[4]
    SLICE_X47Y26         LUT4 (Prop_lut4_I1_O)        0.045    -0.282 r  Pong_inst/clearY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    Pong_inst/p_0_in__1[6]
    SLICE_X47Y26         FDRE                                         r  Pong_inst/clearY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.819    -0.350    Pong_inst/clk_100
    SLICE_X47Y26         FDRE                                         r  Pong_inst/clearY_reg[6]/C
                         clock pessimism             -0.215    -0.564    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.092    -0.472    Pong_inst/clearY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Pong_inst/clearY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/clearY_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.552    -0.577    Pong_inst/clk_100
    SLICE_X46Y26         FDRE                                         r  Pong_inst/clearY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  Pong_inst/clearY_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.286    Pong_inst/clearY_reg[0]
    SLICE_X47Y26         LUT4 (Prop_lut4_I1_O)        0.048    -0.238 r  Pong_inst/clearY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    Pong_inst/p_0_in__1[3]
    SLICE_X47Y26         FDRE                                         r  Pong_inst/clearY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.819    -0.350    Pong_inst/clk_100
    SLICE_X47Y26         FDRE                                         r  Pong_inst/clearY_reg[3]/C
                         clock pessimism             -0.215    -0.564    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.107    -0.457    Pong_inst/clearY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Pong_inst/P2score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/P2score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.212ns (60.447%)  route 0.139ns (39.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.553    -0.576    Pong_inst/clk_100
    SLICE_X50Y25         FDRE                                         r  Pong_inst/P2score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  Pong_inst/P2score_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.274    Pong_inst/P2score[0]
    SLICE_X51Y25         LUT3 (Prop_lut3_I2_O)        0.048    -0.226 r  Pong_inst/P2score[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    Pong_inst/p_0_in__3[2]
    SLICE_X51Y25         FDRE                                         r  Pong_inst/P2score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.821    -0.348    Pong_inst/clk_100
    SLICE_X51Y25         FDRE                                         r  Pong_inst/P2score_reg[2]/C
                         clock pessimism             -0.216    -0.563    
    SLICE_X51Y25         FDRE (Hold_fdre_C_D)         0.107    -0.456    Pong_inst/P2score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Pong_inst/clearY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/clearY_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.552    -0.577    Pong_inst/clk_100
    SLICE_X46Y26         FDRE                                         r  Pong_inst/clearY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.413 r  Pong_inst/clearY_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.286    Pong_inst/clearY_reg[0]
    SLICE_X47Y26         LUT3 (Prop_lut3_I1_O)        0.045    -0.241 r  Pong_inst/clearY[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    Pong_inst/p_0_in__1[2]
    SLICE_X47Y26         FDRE                                         r  Pong_inst/clearY_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.819    -0.350    Pong_inst/clk_100
    SLICE_X47Y26         FDRE                                         r  Pong_inst/clearY_reg[2]/C
                         clock pessimism             -0.215    -0.564    
    SLICE_X47Y26         FDRE (Hold_fdre_C_D)         0.091    -0.473    Pong_inst/clearY_reg[2]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Pong_inst/P2score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/P2score_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.213ns (60.388%)  route 0.140ns (39.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.553    -0.576    Pong_inst/clk_100
    SLICE_X50Y25         FDRE                                         r  Pong_inst/P2score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  Pong_inst/P2score_reg[0]/Q
                         net (fo=8, routed)           0.140    -0.273    Pong_inst/P2score[0]
    SLICE_X51Y25         LUT5 (Prop_lut5_I3_O)        0.049    -0.224 r  Pong_inst/P2score[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    Pong_inst/p_0_in__3[4]
    SLICE_X51Y25         FDRE                                         r  Pong_inst/P2score_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.821    -0.348    Pong_inst/clk_100
    SLICE_X51Y25         FDRE                                         r  Pong_inst/P2score_reg[4]/C
                         clock pessimism             -0.216    -0.563    
    SLICE_X51Y25         FDRE (Hold_fdre_C_D)         0.107    -0.456    Pong_inst/P2score_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Pong_inst/P1score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/P1score_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.522%)  route 0.155ns (45.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.556    -0.573    Pong_inst/clk_100
    SLICE_X53Y27         FDRE                                         r  Pong_inst/P1score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  Pong_inst/P1score_reg[0]/Q
                         net (fo=8, routed)           0.155    -0.277    Pong_inst/P1score[0]
    SLICE_X53Y26         LUT6 (Prop_lut6_I3_O)        0.045    -0.232 r  Pong_inst/P1score[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.232    Pong_inst/p_0_in__2[5]
    SLICE_X53Y26         FDRE                                         r  Pong_inst/P1score_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.822    -0.347    Pong_inst/clk_100
    SLICE_X53Y26         FDRE                                         r  Pong_inst/P1score_reg[5]/C
                         clock pessimism             -0.216    -0.562    
    SLICE_X53Y26         FDRE (Hold_fdre_C_D)         0.092    -0.470    Pong_inst/P1score_reg[5]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Pong_inst/erasing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/erasing_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.456%)  route 0.164ns (43.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.556    -0.573    Pong_inst/clk_100
    SLICE_X42Y31         FDRE                                         r  Pong_inst/erasing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  Pong_inst/erasing_reg/Q
                         net (fo=6, routed)           0.164    -0.246    Pong_inst/VLineDrawer_inst/erasing
    SLICE_X42Y31         LUT2 (Prop_lut2_I1_O)        0.048    -0.198 r  Pong_inst/VLineDrawer_inst/erasing_i_1/O
                         net (fo=1, routed)           0.000    -0.198    Pong_inst/VLineDrawer_inst_n_17
    SLICE_X42Y31         FDRE                                         r  Pong_inst/erasing_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.824    -0.345    Pong_inst/clk_100
    SLICE_X42Y31         FDRE                                         r  Pong_inst/erasing_reg/C
                         clock pessimism             -0.229    -0.573    
    SLICE_X42Y31         FDRE (Hold_fdre_C_D)         0.133    -0.440    Pong_inst/erasing_reg
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Pong_inst/P2score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/P2score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.106%)  route 0.139ns (39.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.553    -0.576    Pong_inst/clk_100
    SLICE_X50Y25         FDRE                                         r  Pong_inst/P2score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  Pong_inst/P2score_reg[0]/Q
                         net (fo=8, routed)           0.139    -0.274    Pong_inst/P2score[0]
    SLICE_X51Y25         LUT2 (Prop_lut2_I0_O)        0.045    -0.229 r  Pong_inst/P2score[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    Pong_inst/p_0_in__3[1]
    SLICE_X51Y25         FDRE                                         r  Pong_inst/P2score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.821    -0.348    Pong_inst/clk_100
    SLICE_X51Y25         FDRE                                         r  Pong_inst/P2score_reg[1]/C
                         clock pessimism             -0.216    -0.563    
    SLICE_X51Y25         FDRE (Hold_fdre_C_D)         0.091    -0.472    Pong_inst/P2score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Pong_inst/P2score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Pong_inst/P2score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_generator rise@0.000ns - clk_100_clk_generator rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.934%)  route 0.140ns (40.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.553    -0.576    Pong_inst/clk_100
    SLICE_X50Y25         FDRE                                         r  Pong_inst/P2score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  Pong_inst/P2score_reg[0]/Q
                         net (fo=8, routed)           0.140    -0.273    Pong_inst/P2score[0]
    SLICE_X51Y25         LUT4 (Prop_lut4_I1_O)        0.045    -0.228 r  Pong_inst/P2score[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    Pong_inst/p_0_in__3[3]
    SLICE_X51Y25         FDRE                                         r  Pong_inst/P2score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_100_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout1_buf/O
                         net (fo=148, routed)         0.821    -0.348    Pong_inst/clk_100
    SLICE_X51Y25         FDRE                                         r  Pong_inst/P2score_reg[3]/C
                         clock pessimism             -0.216    -0.563    
    SLICE_X51Y25         FDRE (Hold_fdre_C_D)         0.092    -0.471    Pong_inst/P2score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator_inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5     BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3     BitmapToVga_inst/VgaRam_inst/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4     BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6     BitmapToVga_inst/VgaRam_inst/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4     BitmapToVga_inst/VgaRam_inst/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7     BitmapToVga_inst/VgaRam_inst/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7     BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5     BitmapToVga_inst/VgaRam_inst/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8     BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8     BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y31    Pong_inst/timerCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y31    Pong_inst/timerCount_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y37    Pong_inst/timerCount_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y37    Pong_inst/timerCount_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y37    Pong_inst/timerCount_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y37    Pong_inst/timerCount_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y31    Pong_inst/timerCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y31    Pong_inst/timerCount_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X45Y29    Pong_inst/ballY_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X45Y29    Pong_inst/ballY_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y28    Pong_inst/ballY_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y28    Pong_inst/ballY_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X45Y28    Pong_inst/ballY_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X45Y28    Pong_inst/ballY_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X45Y29    Pong_inst/ballY_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X45Y29    Pong_inst/ballY_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y29    Pong_inst/ballY_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y29    Pong_inst/clearX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y29    Pong_inst/clearX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y29    Pong_inst/clearX_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_clk_generator
  To Clock:  clk_25_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack       35.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.044ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 0.743ns (17.743%)  route 3.444ns (82.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.562    -2.457    BitmapToVga_inst/clk_25
    SLICE_X48Y33         FDRE                                         r  BitmapToVga_inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.419    -2.038 f  BitmapToVga_inst/vcount_reg[7]/Q
                         net (fo=23, routed)          2.948     0.911    BitmapToVga_inst/VgaRam_inst/Q[6]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.324     1.235 f  BitmapToVga_inst/VgaRam_inst/ram_reg_0_1_ENBWREN_cooolgate_en_gate_22/O
                         net (fo=1, routed)           0.496     1.731    BitmapToVga_inst/VgaRam_inst/ram_reg_0_1_ENBWREN_cooolgate_en_sig_12
    RAMB36_X2Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.481    37.967    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X2Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/CLKBWRCLK
                         clock pessimism             -0.425    37.542    
                         clock uncertainty           -0.095    37.447    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.672    36.775    BitmapToVga_inst/VgaRam_inst/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         36.775    
                         arrival time                          -1.731    
  -------------------------------------------------------------------
                         slack                                 35.044    

Slack (MET) :             35.074ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.715ns (16.272%)  route 3.679ns (83.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.025ns = ( 37.975 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.562    -2.457    BitmapToVga_inst/clk_25
    SLICE_X48Y33         FDRE                                         r  BitmapToVga_inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.419    -2.038 f  BitmapToVga_inst/vcount_reg[7]/Q
                         net (fo=23, routed)          2.948     0.911    BitmapToVga_inst/VgaRam_inst/Q[6]
    SLICE_X57Y25         LUT3 (Prop_lut3_I0_O)        0.296     1.207 f  BitmapToVga_inst/VgaRam_inst/ram_reg_0_0_ENBWREN_cooolgate_en_gate_20/O
                         net (fo=1, routed)           0.731     1.938    BitmapToVga_inst/VgaRam_inst/ram_reg_0_0_ENBWREN_cooolgate_en_sig_11
    RAMB36_X2Y3          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.489    37.975    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X2Y3          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_0_0/CLKBWRCLK
                         clock pessimism             -0.425    37.550    
                         clock uncertainty           -0.095    37.455    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.012    BitmapToVga_inst/VgaRam_inst/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         37.012    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                 35.074    

Slack (MET) :             35.084ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.994ns (23.848%)  route 3.174ns (76.152%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.558    -2.461    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.419    -2.042 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.924    -1.117    BitmapToVga_inst/hcount_reg[2]
    SLICE_X50Y29         LUT5 (Prop_lut5_I4_O)        0.299    -0.818 r  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.184    -0.635    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    -0.511 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          1.206     0.696    BitmapToVga_inst/hcount_clear
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.152     0.848 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.860     1.708    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.441    37.928    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[1]/C
                         clock pessimism             -0.388    37.539    
                         clock uncertainty           -0.095    37.444    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.653    36.791    BitmapToVga_inst/hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                 35.084    

Slack (MET) :             35.084ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.994ns (23.848%)  route 3.174ns (76.152%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.558    -2.461    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.419    -2.042 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.924    -1.117    BitmapToVga_inst/hcount_reg[2]
    SLICE_X50Y29         LUT5 (Prop_lut5_I4_O)        0.299    -0.818 r  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.184    -0.635    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    -0.511 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          1.206     0.696    BitmapToVga_inst/hcount_clear
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.152     0.848 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.860     1.708    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.441    37.928    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
                         clock pessimism             -0.388    37.539    
                         clock uncertainty           -0.095    37.444    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.653    36.791    BitmapToVga_inst/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                 35.084    

Slack (MET) :             35.084ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.994ns (23.848%)  route 3.174ns (76.152%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.558    -2.461    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.419    -2.042 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.924    -1.117    BitmapToVga_inst/hcount_reg[2]
    SLICE_X50Y29         LUT5 (Prop_lut5_I4_O)        0.299    -0.818 r  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.184    -0.635    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    -0.511 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          1.206     0.696    BitmapToVga_inst/hcount_clear
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.152     0.848 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.860     1.708    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.441    37.928    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[3]/C
                         clock pessimism             -0.388    37.539    
                         clock uncertainty           -0.095    37.444    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.653    36.791    BitmapToVga_inst/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                 35.084    

Slack (MET) :             35.084ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.994ns (23.848%)  route 3.174ns (76.152%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.558    -2.461    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.419    -2.042 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.924    -1.117    BitmapToVga_inst/hcount_reg[2]
    SLICE_X50Y29         LUT5 (Prop_lut5_I4_O)        0.299    -0.818 r  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.184    -0.635    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    -0.511 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          1.206     0.696    BitmapToVga_inst/hcount_clear
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.152     0.848 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.860     1.708    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.441    37.928    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[4]/C
                         clock pessimism             -0.388    37.539    
                         clock uncertainty           -0.095    37.444    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.653    36.791    BitmapToVga_inst/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                 35.084    

Slack (MET) :             35.084ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.994ns (23.848%)  route 3.174ns (76.152%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.558    -2.461    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.419    -2.042 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.924    -1.117    BitmapToVga_inst/hcount_reg[2]
    SLICE_X50Y29         LUT5 (Prop_lut5_I4_O)        0.299    -0.818 r  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.184    -0.635    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    -0.511 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          1.206     0.696    BitmapToVga_inst/hcount_clear
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.152     0.848 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.860     1.708    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.441    37.928    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[7]/C
                         clock pessimism             -0.388    37.539    
                         clock uncertainty           -0.095    37.444    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.653    36.791    BitmapToVga_inst/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                 35.084    

Slack (MET) :             35.084ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.994ns (23.848%)  route 3.174ns (76.152%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.558    -2.461    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.419    -2.042 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.924    -1.117    BitmapToVga_inst/hcount_reg[2]
    SLICE_X50Y29         LUT5 (Prop_lut5_I4_O)        0.299    -0.818 r  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.184    -0.635    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    -0.511 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          1.206     0.696    BitmapToVga_inst/hcount_clear
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.152     0.848 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.860     1.708    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.441    37.928    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[8]/C
                         clock pessimism             -0.388    37.539    
                         clock uncertainty           -0.095    37.444    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.653    36.791    BitmapToVga_inst/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                 35.084    

Slack (MET) :             35.084ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.994ns (23.848%)  route 3.174ns (76.152%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.558    -2.461    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.419    -2.042 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.924    -1.117    BitmapToVga_inst/hcount_reg[2]
    SLICE_X50Y29         LUT5 (Prop_lut5_I4_O)        0.299    -0.818 r  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.184    -0.635    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    -0.511 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          1.206     0.696    BitmapToVga_inst/hcount_clear
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.152     0.848 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.860     1.708    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.441    37.928    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[9]/C
                         clock pessimism             -0.388    37.539    
                         clock uncertainty           -0.095    37.444    
    SLICE_X51Y29         FDRE (Setup_fdre_C_R)       -0.653    36.791    BitmapToVga_inst/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         36.791    
                         arrival time                          -1.708    
  -------------------------------------------------------------------
                         slack                                 35.084    

Slack (MET) :             35.103ns  (required time - arrival time)
  Source:                 BitmapToVga_inst/hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/hcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_clk_generator rise@40.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.994ns (24.667%)  route 3.036ns (75.333%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 37.927 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.558    -2.461    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.419    -2.042 r  BitmapToVga_inst/hcount_reg[2]/Q
                         net (fo=18, routed)          0.924    -1.117    BitmapToVga_inst/hcount_reg[2]
    SLICE_X50Y29         LUT5 (Prop_lut5_I4_O)        0.299    -0.818 r  BitmapToVga_inst/hcount[9]_i_3/O
                         net (fo=5, routed)           0.184    -0.635    BitmapToVga_inst/hcount[9]_i_3_n_0
    SLICE_X50Y29         LUT6 (Prop_lut6_I0_O)        0.124    -0.511 r  BitmapToVga_inst/vcount[9]_i_2/O
                         net (fo=12, routed)          1.206     0.696    BitmapToVga_inst/hcount_clear
    SLICE_X46Y28         LUT2 (Prop_lut2_I1_O)        0.152     0.848 r  BitmapToVga_inst/hcount[9]_i_1/O
                         net (fo=10, routed)          0.721     1.569    BitmapToVga_inst/hcount[9]_i_1_n_0
    SLICE_X50Y28         FDRE                                         r  BitmapToVga_inst/hcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    34.819 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576    36.396    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          1.440    37.927    BitmapToVga_inst/clk_25
    SLICE_X50Y28         FDRE                                         r  BitmapToVga_inst/hcount_reg[0]/C
                         clock pessimism             -0.411    37.515    
                         clock uncertainty           -0.095    37.420    
    SLICE_X50Y28         FDRE (Setup_fdre_C_R)       -0.748    36.672    BitmapToVga_inst/hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         36.672    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                 35.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.859%)  route 0.213ns (60.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.560    -0.569    BitmapToVga_inst/clk_25
    SLICE_X49Y32         FDRE                                         r  BitmapToVga_inst/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  BitmapToVga_inst/vcount_reg[5]/Q
                         net (fo=19, routed)          0.213    -0.216    BitmapToVga_inst/VgaRam_inst/Q[4]
    RAMB36_X1Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.869    -0.299    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X1Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.215    -0.514    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.331    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VGA_hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.557    -0.572    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  BitmapToVga_inst/hcount_reg[7]/Q
                         net (fo=18, routed)          0.102    -0.330    BitmapToVga_inst/hcount_reg[7]
    SLICE_X50Y29         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  BitmapToVga_inst/VGA_hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.285    BitmapToVga_inst/VGA_hsync_i_1_n_0
    SLICE_X50Y29         FDRE                                         r  BitmapToVga_inst/VGA_hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.826    -0.343    BitmapToVga_inst/clk_25
    SLICE_X50Y29         FDRE                                         r  BitmapToVga_inst/VGA_hsync_reg/C
                         clock pessimism             -0.217    -0.559    
    SLICE_X50Y29         FDRE (Hold_fdre_C_D)         0.120    -0.439    BitmapToVga_inst/VGA_hsync_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.707%)  route 0.211ns (62.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.561    -0.568    BitmapToVga_inst/clk_25
    SLICE_X48Y33         FDRE                                         r  BitmapToVga_inst/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  BitmapToVga_inst/vcount_reg[4]/Q
                         net (fo=17, routed)          0.211    -0.229    BitmapToVga_inst/VgaRam_inst/Q[3]
    RAMB36_X1Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.869    -0.299    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X1Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.215    -0.514    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.129    -0.385    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.266%)  route 0.283ns (66.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.557    -0.572    BitmapToVga_inst/clk_25
    SLICE_X51Y29         FDRE                                         r  BitmapToVga_inst/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  BitmapToVga_inst/hcount_reg[3]/Q
                         net (fo=17, routed)          0.283    -0.149    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2_0[2]
    RAMB36_X1Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.869    -0.299    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X1Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.195    -0.494    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.311    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.611%)  route 0.266ns (65.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.561    -0.568    BitmapToVga_inst/clk_25
    SLICE_X48Y33         FDRE                                         r  BitmapToVga_inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  BitmapToVga_inst/vcount_reg[3]/Q
                         net (fo=19, routed)          0.266    -0.161    BitmapToVga_inst/VgaRam_inst/Q[2]
    RAMB36_X1Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.869    -0.299    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X1Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.215    -0.514    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.331    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.170%)  route 0.247ns (65.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.561    -0.568    BitmapToVga_inst/clk_25
    SLICE_X48Y33         FDRE                                         r  BitmapToVga_inst/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  BitmapToVga_inst/vcount_reg[7]/Q
                         net (fo=23, routed)          0.247    -0.194    BitmapToVga_inst/VgaRam_inst/Q[6]
    RAMB36_X1Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.869    -0.299    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X1Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_3_2/CLKBWRCLK
                         clock pessimism             -0.215    -0.514    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.127    -0.387    BitmapToVga_inst/VgaRam_inst/ram_reg_3_2
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/vcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_1_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.052%)  route 0.328ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.561    -0.568    BitmapToVga_inst/clk_25
    SLICE_X48Y33         FDRE                                         r  BitmapToVga_inst/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  BitmapToVga_inst/vcount_reg[3]/Q
                         net (fo=19, routed)          0.328    -0.099    BitmapToVga_inst/VgaRam_inst/Q[2]
    RAMB36_X2Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_1_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.870    -0.298    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X2Y6          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_1_1/CLKBWRCLK
                         clock pessimism             -0.195    -0.493    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.310    BitmapToVga_inst/VgaRam_inst/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.669%)  route 0.319ns (69.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.560    -0.569    BitmapToVga_inst/clk_25
    SLICE_X49Y32         FDRE                                         r  BitmapToVga_inst/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  BitmapToVga_inst/vcount_reg[5]/Q
                         net (fo=19, routed)          0.319    -0.110    BitmapToVga_inst/VgaRam_inst/Q[4]
    RAMB36_X1Y7          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.873    -0.295    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X1Y7          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.215    -0.510    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.327    BitmapToVga_inst/VgaRam_inst/ram_reg_2_1
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/VgaRam_inst/ram_reg_2_2/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.669%)  route 0.319ns (69.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.560    -0.569    BitmapToVga_inst/clk_25
    SLICE_X49Y32         FDRE                                         r  BitmapToVga_inst/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  BitmapToVga_inst/vcount_reg[5]/Q
                         net (fo=19, routed)          0.319    -0.110    BitmapToVga_inst/VgaRam_inst/Q[4]
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.863    -0.305    BitmapToVga_inst/VgaRam_inst/clk_25
    RAMB36_X1Y5          RAMB36E1                                     r  BitmapToVga_inst/VgaRam_inst/ram_reg_2_2/CLKBWRCLK
                         clock pessimism             -0.215    -0.520    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.337    BitmapToVga_inst/VgaRam_inst/ram_reg_2_2
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 BitmapToVga_inst/vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BitmapToVga_inst/vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_clk_generator  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_clk_generator rise@0.000ns - clk_25_clk_generator rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.923%)  route 0.147ns (44.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.561    -0.568    BitmapToVga_inst/clk_25
    SLICE_X48Y33         FDRE                                         r  BitmapToVga_inst/vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  BitmapToVga_inst/vcount_reg[6]/Q
                         net (fo=18, routed)          0.147    -0.281    BitmapToVga_inst/vcount_reg[6]
    SLICE_X49Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.236 r  BitmapToVga_inst/vcount[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.236    BitmapToVga_inst/p_0_in__0[9]
    SLICE_X49Y32         FDRE                                         r  BitmapToVga_inst/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_clk_generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator_inst/clk_in1_clk_generator
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator_inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator_inst/clk_25_clk_generator
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator_inst/clkout2_buf/O
                         net (fo=37, routed)          0.828    -0.341    BitmapToVga_inst/clk_25
    SLICE_X49Y32         FDRE                                         r  BitmapToVga_inst/vcount_reg[9]/C
                         clock pessimism             -0.215    -0.555    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.092    -0.463    BitmapToVga_inst/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_clk_generator
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_generator_inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5     BitmapToVga_inst/VgaRam_inst/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y3     BitmapToVga_inst/VgaRam_inst/ram_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4     BitmapToVga_inst/VgaRam_inst/ram_reg_1_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6     BitmapToVga_inst/VgaRam_inst/ram_reg_1_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4     BitmapToVga_inst/VgaRam_inst/ram_reg_1_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7     BitmapToVga_inst/VgaRam_inst/ram_reg_2_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7     BitmapToVga_inst/VgaRam_inst/ram_reg_2_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y5     BitmapToVga_inst/VgaRam_inst/ram_reg_2_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8     BitmapToVga_inst/VgaRam_inst/ram_reg_3_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y8     BitmapToVga_inst/VgaRam_inst/ram_reg_3_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y29    BitmapToVga_inst/VGA_hsync_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y25    BitmapToVga_inst/VgaRam_inst/BitmapToVga_inst/VgaRam_inst/ram_reg_0_0_cooolgate_en_gate_19_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y29    BitmapToVga_inst/hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y29    BitmapToVga_inst/hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y29    BitmapToVga_inst/hcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y29    BitmapToVga_inst/hcount_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y29    BitmapToVga_inst/hcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y29    BitmapToVga_inst/hcount_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y29    BitmapToVga_inst/hcount_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y31    BitmapToVga_inst/VGA_vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y31    BitmapToVga_inst/VGA_vsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X57Y25    BitmapToVga_inst/VgaRam_inst/BitmapToVga_inst/VgaRam_inst/ram_reg_0_0_cooolgate_en_gate_19_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y31    BitmapToVga_inst/VgaRam_inst/ram_reg_mux_sel__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y29    BitmapToVga_inst/VGA_hsync_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X48Y36    BitmapToVga_inst/VgaRam_inst/BitmapToVga_inst/VgaRam_inst/ram_reg_2_0_cooolgate_en_gate_26_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y28    BitmapToVga_inst/hcount_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y29    BitmapToVga_inst/hcount_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y29    BitmapToVga_inst/hcount_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y29    BitmapToVga_inst/hcount_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y29    BitmapToVga_inst/hcount_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator_inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   clk_generator_inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_generator_inst/plle2_adv_inst/CLKFBOUT



