Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun May  5 23:25:28 2024
| Host         : SukithanTDell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NanoProcessor_timing_summary_routed.rpt -pb NanoProcessor_timing_summary_routed.pb -rpx NanoProcessor_timing_summary_routed.rpx -warn_on_violation
| Design       : NanoProcessor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.104        0.000                      0                   27        0.307        0.000                      0                   27        4.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.104        0.000                      0                   27        0.307        0.000                      0                   27        4.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 ProgramCounter/DFF_2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_7/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.249ns (26.141%)  route 3.529ns (73.859%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.627     5.148    ProgramCounter/DFF_2/CLK
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     5.626 r  ProgramCounter/DFF_2/Q_reg/Q
                         net (fo=21, routed)          1.240     6.866    Registerbank/Register_4bit_2/O[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.295     7.161 r  Registerbank/Register_4bit_2/Q[0]_i_3/O
                         net (fo=8, routed)           0.634     7.795    Registerbank/Register_4bit_2/Q_reg[0]_0
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.150     7.945 r  Registerbank/Register_4bit_2/Q[2]_i_4/O
                         net (fo=1, routed)           1.010     8.955    Registerbank/Register_4bit_2/Multiplier2/FA_0_0/HA0_C
    SLICE_X0Y18          LUT6 (Prop_lut6_I2_O)        0.326     9.281 r  Registerbank/Register_4bit_2/Q[2]_i_1/O
                         net (fo=3, routed)           0.645     9.926    Registerbank/Register_4bit_7/D[2]
    SLICE_X1Y17          FDCE                                         r  Registerbank/Register_4bit_7/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.511    14.852    Registerbank/Register_4bit_7/CLK
    SLICE_X1Y17          FDCE                                         r  Registerbank/Register_4bit_7/Q_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.061    15.030    Registerbank/Register_4bit_7/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.926    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 ProgramCounter/DFF_2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_2/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.249ns (26.251%)  route 3.509ns (73.749%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.627     5.148    ProgramCounter/DFF_2/CLK
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     5.626 r  ProgramCounter/DFF_2/Q_reg/Q
                         net (fo=21, routed)          1.240     6.866    Registerbank/Register_4bit_2/O[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.295     7.161 r  Registerbank/Register_4bit_2/Q[0]_i_3/O
                         net (fo=8, routed)           0.634     7.795    Registerbank/Register_4bit_2/Q_reg[0]_0
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.150     7.945 r  Registerbank/Register_4bit_2/Q[2]_i_4/O
                         net (fo=1, routed)           1.010     8.955    Registerbank/Register_4bit_2/Multiplier2/FA_0_0/HA0_C
    SLICE_X0Y18          LUT6 (Prop_lut6_I2_O)        0.326     9.281 r  Registerbank/Register_4bit_2/Q[2]_i_1/O
                         net (fo=3, routed)           0.625     9.906    Registerbank/Register_4bit_2/D[0]
    SLICE_X1Y18          FDCE                                         r  Registerbank/Register_4bit_2/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.509    14.850    Registerbank/Register_4bit_2/CLK
    SLICE_X1Y18          FDCE                                         r  Registerbank/Register_4bit_2/Q_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_D)       -0.061    15.028    Registerbank/Register_4bit_2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -9.906    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 ProgramCounter/DFF_2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_3/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.251ns (27.235%)  route 3.342ns (72.765%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.627     5.148    ProgramCounter/DFF_2/CLK
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     5.626 r  ProgramCounter/DFF_2/Q_reg/Q
                         net (fo=21, routed)          1.240     6.866    Registerbank/Register_4bit_2/O[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.295     7.161 r  Registerbank/Register_4bit_2/Q[0]_i_3/O
                         net (fo=8, routed)           0.857     8.018    Registerbank/Register_4bit_2/Q_reg[0]_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     8.170 r  Registerbank/Register_4bit_2/Zero_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.675     8.846    ProgramCounter/DFF_2/A[0]
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.326     9.172 r  ProgramCounter/DFF_2/Q[1]_i_1/O
                         net (fo=3, routed)           0.570     9.742    Registerbank/Register_4bit_3/D[1]
    SLICE_X2Y17          FDCE                                         r  Registerbank/Register_4bit_3/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.511    14.852    Registerbank/Register_4bit_3/CLK
    SLICE_X2Y17          FDCE                                         r  Registerbank/Register_4bit_3/Q_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)       -0.031    15.060    Registerbank/Register_4bit_3/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 ProgramCounter/DFF_2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_7/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.251ns (27.765%)  route 3.255ns (72.235%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.627     5.148    ProgramCounter/DFF_2/CLK
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     5.626 r  ProgramCounter/DFF_2/Q_reg/Q
                         net (fo=21, routed)          1.240     6.866    Registerbank/Register_4bit_2/O[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.295     7.161 r  Registerbank/Register_4bit_2/Q[0]_i_3/O
                         net (fo=8, routed)           0.857     8.018    Registerbank/Register_4bit_2/Q_reg[0]_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     8.170 r  Registerbank/Register_4bit_2/Zero_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.675     8.846    ProgramCounter/DFF_2/A[0]
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.326     9.172 r  ProgramCounter/DFF_2/Q[1]_i_1/O
                         net (fo=3, routed)           0.482     9.654    Registerbank/Register_4bit_7/D[1]
    SLICE_X1Y17          FDCE                                         r  Registerbank/Register_4bit_7/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.511    14.852    Registerbank/Register_4bit_7/CLK
    SLICE_X1Y17          FDCE                                         r  Registerbank/Register_4bit_7/Q_reg[1]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.081    15.010    Registerbank/Register_4bit_7/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 ProgramCounter/DFF_2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_2/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.415ns  (logic 1.251ns (28.335%)  route 3.164ns (71.665%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.627     5.148    ProgramCounter/DFF_2/CLK
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     5.626 r  ProgramCounter/DFF_2/Q_reg/Q
                         net (fo=21, routed)          1.240     6.866    Registerbank/Register_4bit_2/O[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.295     7.161 r  Registerbank/Register_4bit_2/Q[0]_i_3/O
                         net (fo=8, routed)           0.857     8.018    Registerbank/Register_4bit_2/Q_reg[0]_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.152     8.170 r  Registerbank/Register_4bit_2/Zero_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.675     8.846    ProgramCounter/DFF_2/A[0]
    SLICE_X1Y18          LUT6 (Prop_lut6_I3_O)        0.326     9.172 r  ProgramCounter/DFF_2/Q[1]_i_1/O
                         net (fo=3, routed)           0.392     9.563    Registerbank/Register_4bit_2/Q_reg_1[1]
    SLICE_X1Y18          FDCE                                         r  Registerbank/Register_4bit_2/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.509    14.850    Registerbank/Register_4bit_2/CLK
    SLICE_X1Y18          FDCE                                         r  Registerbank/Register_4bit_2/Q_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_D)       -0.081    15.008    Registerbank/Register_4bit_2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 ProgramCounter/DFF_2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_3/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.021ns (23.719%)  route 3.283ns (76.281%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.627     5.148    ProgramCounter/DFF_2/CLK
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     5.626 r  ProgramCounter/DFF_2/Q_reg/Q
                         net (fo=21, routed)          1.018     6.644    ProgramCounter/DFF_2/Q_reg[1]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.295     6.939 f  ProgramCounter/DFF_2/Q[2]_i_6/O
                         net (fo=2, routed)           1.131     8.070    Registerbank/Register_4bit_2/Load_Select
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  Registerbank/Register_4bit_2/Q[3]_i_3/O
                         net (fo=1, routed)           0.658     8.852    Registerbank/Register_4bit_2/Q[3]_i_3_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.976 r  Registerbank/Register_4bit_2/Q[3]_i_2/O
                         net (fo=3, routed)           0.477     9.453    Registerbank/Register_4bit_3/D[3]
    SLICE_X3Y18          FDCE                                         r  Registerbank/Register_4bit_3/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.509    14.850    Registerbank/Register_4bit_3/CLK
    SLICE_X3Y18          FDCE                                         r  Registerbank/Register_4bit_3/Q_reg[3]/C
                         clock pessimism              0.276    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)       -0.067    15.024    Registerbank/Register_4bit_3/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 ProgramCounter/DFF_2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_7/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 1.021ns (24.481%)  route 3.150ns (75.519%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.627     5.148    ProgramCounter/DFF_2/CLK
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     5.626 r  ProgramCounter/DFF_2/Q_reg/Q
                         net (fo=21, routed)          1.018     6.644    ProgramCounter/DFF_2/Q_reg[1]
    SLICE_X0Y17          LUT3 (Prop_lut3_I0_O)        0.295     6.939 f  ProgramCounter/DFF_2/Q[2]_i_6/O
                         net (fo=2, routed)           1.131     8.070    Registerbank/Register_4bit_2/Load_Select
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.194 r  Registerbank/Register_4bit_2/Q[3]_i_3/O
                         net (fo=1, routed)           0.658     8.852    Registerbank/Register_4bit_2/Q[3]_i_3_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     8.976 r  Registerbank/Register_4bit_2/Q[3]_i_2/O
                         net (fo=3, routed)           0.343     9.319    Registerbank/Register_4bit_7/D[3]
    SLICE_X1Y17          FDCE                                         r  Registerbank/Register_4bit_7/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.511    14.852    Registerbank/Register_4bit_7/CLK
    SLICE_X1Y17          FDCE                                         r  Registerbank/Register_4bit_7/Q_reg[3]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.058    15.033    Registerbank/Register_4bit_7/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 ProgramCounter/DFF_2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_3/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.249ns (30.219%)  route 2.884ns (69.781%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.627     5.148    ProgramCounter/DFF_2/CLK
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     5.626 r  ProgramCounter/DFF_2/Q_reg/Q
                         net (fo=21, routed)          1.240     6.866    Registerbank/Register_4bit_2/O[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I4_O)        0.295     7.161 r  Registerbank/Register_4bit_2/Q[0]_i_3/O
                         net (fo=8, routed)           0.634     7.795    Registerbank/Register_4bit_2/Q_reg[0]_0
    SLICE_X1Y18          LUT4 (Prop_lut4_I2_O)        0.150     7.945 r  Registerbank/Register_4bit_2/Q[2]_i_4/O
                         net (fo=1, routed)           1.010     8.955    Registerbank/Register_4bit_2/Multiplier2/FA_0_0/HA0_C
    SLICE_X0Y18          LUT6 (Prop_lut6_I2_O)        0.326     9.281 r  Registerbank/Register_4bit_2/Q[2]_i_1/O
                         net (fo=3, routed)           0.000     9.281    Registerbank/Register_4bit_3/D[2]
    SLICE_X0Y18          FDCE                                         r  Registerbank/Register_4bit_3/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.509    14.850    Registerbank/Register_4bit_3/CLK
    SLICE_X0Y18          FDCE                                         r  Registerbank/Register_4bit_3/Q_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)        0.031    15.120    Registerbank/Register_4bit_3/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 Registerbank/Register_4bit_7/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProgramCounter/DFF_0/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.856ns (20.628%)  route 3.294ns (79.372%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.629     5.150    Registerbank/Register_4bit_7/CLK
    SLICE_X1Y17          FDCE                                         r  Registerbank/Register_4bit_7/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 f  Registerbank/Register_4bit_7/Q_reg[3]/Q
                         net (fo=10, routed)          1.033     6.639    Registerbank/Register_4bit_2/Q_reg[3]_0[3]
    SLICE_X2Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.763 f  Registerbank/Register_4bit_2/Overflow_OBUF_inst_i_2/O
                         net (fo=4, routed)           1.231     7.994    Registerbank/Register_4bit_2/Y1[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.124     8.118 r  Registerbank/Register_4bit_2/Q_i_2/O
                         net (fo=3, routed)           1.030     9.148    ProgramCounter/DFF_2/Jump_Flag
    SLICE_X0Y17          LUT4 (Prop_lut4_I2_O)        0.152     9.300 r  ProgramCounter/DFF_2/Q_i_1/O
                         net (fo=1, routed)           0.000     9.300    ProgramCounter/DFF_0/b[0]
    SLICE_X0Y17          FDCE                                         r  ProgramCounter/DFF_0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.511    14.852    ProgramCounter/DFF_0/CLK
    SLICE_X0Y17          FDCE                                         r  ProgramCounter/DFF_0/Q_reg/C
                         clock pessimism              0.276    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)        0.047    15.140    ProgramCounter/DFF_0/Q_reg
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.964ns  (required time - arrival time)
  Source:                 ProgramCounter/DFF_2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_7/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 0.925ns (24.976%)  route 2.778ns (75.024%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.627     5.148    ProgramCounter/DFF_2/CLK
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.478     5.626 r  ProgramCounter/DFF_2/Q_reg/Q
                         net (fo=21, routed)          1.038     6.664    Registerbank/Register_4bit_2/O[2]
    SLICE_X1Y17          LUT6 (Prop_lut6_I2_O)        0.295     6.959 r  Registerbank/Register_4bit_2/Q[0]_i_2/O
                         net (fo=7, routed)           1.061     8.020    ProgramCounter/DFF_2/Y2[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.152     8.172 r  ProgramCounter/DFF_2/Q[0]_i_1/O
                         net (fo=3, routed)           0.680     8.852    Registerbank/Register_4bit_7/D[0]
    SLICE_X1Y17          FDCE                                         r  Registerbank/Register_4bit_7/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.511    14.852    Registerbank/Register_4bit_7/CLK
    SLICE_X1Y17          FDCE                                         r  Registerbank/Register_4bit_7/Q_reg[0]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.275    14.816    Registerbank/Register_4bit_7/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.852    
  -------------------------------------------------------------------
                         slack                                  5.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 ProgramCounter/DFF_0/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProgramCounter/DFF_0/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.183ns (44.395%)  route 0.229ns (55.605%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.589     1.472    ProgramCounter/DFF_0/CLK
    SLICE_X0Y17          FDCE                                         r  ProgramCounter/DFF_0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ProgramCounter/DFF_0/Q_reg/Q
                         net (fo=21, routed)          0.229     1.842    ProgramCounter/DFF_2/Q_reg_1
    SLICE_X0Y17          LUT4 (Prop_lut4_I3_O)        0.042     1.884 r  ProgramCounter/DFF_2/Q_i_1/O
                         net (fo=1, routed)           0.000     1.884    ProgramCounter/DFF_0/b[0]
    SLICE_X0Y17          FDCE                                         r  ProgramCounter/DFF_0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.858     1.985    ProgramCounter/DFF_0/CLK
    SLICE_X0Y17          FDCE                                         r  ProgramCounter/DFF_0/Q_reg/C
                         clock pessimism             -0.513     1.472    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    ProgramCounter/DFF_0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 ProgramCounter/DFF_0/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProgramCounter/DFF_2/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.189ns (34.323%)  route 0.362ns (65.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.589     1.472    ProgramCounter/DFF_0/CLK
    SLICE_X0Y17          FDCE                                         r  ProgramCounter/DFF_0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ProgramCounter/DFF_0/Q_reg/Q
                         net (fo=21, routed)          0.362     1.975    ProgramCounter/DFF_0/Q_reg[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.048     2.023 r  ProgramCounter/DFF_0/Q_i_1__1/O
                         net (fo=1, routed)           0.000     2.023    ProgramCounter/DFF_2/Q_reg_0[0]
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.984    ProgramCounter/DFF_2/CLK
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_2/Q_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.131     1.616    ProgramCounter/DFF_2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 ProgramCounter/DFF_0/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ProgramCounter/DFF_1/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.964%)  route 0.362ns (66.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.589     1.472    ProgramCounter/DFF_0/CLK
    SLICE_X0Y17          FDCE                                         r  ProgramCounter/DFF_0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ProgramCounter/DFF_0/Q_reg/Q
                         net (fo=21, routed)          0.362     1.975    ProgramCounter/DFF_0/Q_reg[0]
    SLICE_X2Y18          LUT4 (Prop_lut4_I1_O)        0.045     2.020 r  ProgramCounter/DFF_0/Q_i_1__0/O
                         net (fo=1, routed)           0.000     2.020    ProgramCounter/DFF_1/Q_reg_0[0]
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.984    ProgramCounter/DFF_1/CLK
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_1/Q_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.120     1.605    ProgramCounter/DFF_1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 Registerbank/Register_4bit_7/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.231ns (34.290%)  route 0.443ns (65.710%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.589     1.472    Registerbank/Register_4bit_7/CLK
    SLICE_X1Y17          FDCE                                         r  Registerbank/Register_4bit_7/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  Registerbank/Register_4bit_7/Q_reg[2]/Q
                         net (fo=10, routed)          0.155     1.768    Registerbank/Register_4bit_2/Q_reg[3]_0[2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  Registerbank/Register_4bit_2/Zero_OBUF_inst_i_6/O
                         net (fo=5, routed)           0.288     2.101    Registerbank/Register_4bit_2/AddSub/X[2]
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.045     2.146 r  Registerbank/Register_4bit_2/Q[3]_i_2/O
                         net (fo=3, routed)           0.000     2.146    Registerbank/Register_4bit_2/D[1]
    SLICE_X1Y18          FDCE                                         r  Registerbank/Register_4bit_2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.984    Registerbank/Register_4bit_2/CLK
    SLICE_X1Y18          FDCE                                         r  Registerbank/Register_4bit_2/Q_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y18          FDCE (Hold_fdce_C_D)         0.092     1.577    Registerbank/Register_4bit_2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 ProgramCounter/DFF_1/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_3/Q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.209ns (36.078%)  route 0.370ns (63.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.588     1.471    ProgramCounter/DFF_1/CLK
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164     1.635 f  ProgramCounter/DFF_1/Q_reg/Q
                         net (fo=21, routed)          0.241     1.877    ProgramCounter/DFF_0/Q_reg_2
    SLICE_X2Y17          LUT3 (Prop_lut3_I1_O)        0.045     1.922 r  ProgramCounter/DFF_0/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.129     2.050    Registerbank/Register_4bit_3/Q_reg[0]
    SLICE_X2Y17          FDCE                                         r  Registerbank/Register_4bit_3/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.858     1.985    Registerbank/Register_4bit_3/CLK
    SLICE_X2Y17          FDCE                                         r  Registerbank/Register_4bit_3/Q_reg[1]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y17          FDCE (Hold_fdce_C_CE)       -0.016     1.470    Registerbank/Register_4bit_3/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 ProgramCounter/DFF_0/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_3/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.276ns (37.790%)  route 0.454ns (62.210%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.589     1.472    ProgramCounter/DFF_0/CLK
    SLICE_X0Y17          FDCE                                         r  ProgramCounter/DFF_0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ProgramCounter/DFF_0/Q_reg/Q
                         net (fo=21, routed)          0.142     1.755    Registerbank/Register_4bit_2/O[0]
    SLICE_X1Y17          LUT6 (Prop_lut6_I3_O)        0.045     1.800 r  Registerbank/Register_4bit_2/Q[0]_i_2/O
                         net (fo=7, routed)           0.192     1.993    Registerbank/Register_4bit_2/Q_reg[0]_1
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.045     2.038 r  Registerbank/Register_4bit_2/Zero_OBUF_inst_i_5/O
                         net (fo=5, routed)           0.120     2.157    Registerbank/Register_4bit_2/AddSub/RCA_0/FA1_C
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.045     2.202 r  Registerbank/Register_4bit_2/Q[2]_i_1/O
                         net (fo=3, routed)           0.000     2.202    Registerbank/Register_4bit_3/D[2]
    SLICE_X0Y18          FDCE                                         r  Registerbank/Register_4bit_3/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.984    Registerbank/Register_4bit_3/CLK
    SLICE_X0Y18          FDCE                                         r  Registerbank/Register_4bit_3/Q_reg[2]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.092     1.577    Registerbank/Register_4bit_3/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 ProgramCounter/DFF_0/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_2/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.184ns (28.590%)  route 0.460ns (71.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.589     1.472    ProgramCounter/DFF_0/CLK
    SLICE_X0Y17          FDCE                                         r  ProgramCounter/DFF_0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ProgramCounter/DFF_0/Q_reg/Q
                         net (fo=21, routed)          0.218     1.831    ProgramCounter/DFF_2/Q_reg_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.043     1.874 r  ProgramCounter/DFF_2/Q[0]_i_1/O
                         net (fo=3, routed)           0.241     2.116    Registerbank/Register_4bit_2/Q_reg_1[0]
    SLICE_X1Y18          FDCE                                         r  Registerbank/Register_4bit_2/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.984    Registerbank/Register_4bit_2/CLK
    SLICE_X1Y18          FDCE                                         r  Registerbank/Register_4bit_2/Q_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y18          FDCE (Hold_fdce_C_D)         0.003     1.488    Registerbank/Register_4bit_2/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 ProgramCounter/DFF_2/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_2/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.246ns (33.672%)  route 0.485ns (66.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.588     1.471    ProgramCounter/DFF_2/CLK
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.148     1.619 r  ProgramCounter/DFF_2/Q_reg/Q
                         net (fo=21, routed)          0.356     1.975    ProgramCounter/DFF_2/Q_reg[1]
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.098     2.073 r  ProgramCounter/DFF_2/Q[1]_i_1/O
                         net (fo=3, routed)           0.129     2.202    Registerbank/Register_4bit_2/Q_reg_1[1]
    SLICE_X1Y18          FDCE                                         r  Registerbank/Register_4bit_2/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.984    Registerbank/Register_4bit_2/CLK
    SLICE_X1Y18          FDCE                                         r  Registerbank/Register_4bit_2/Q_reg[1]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X1Y18          FDCE (Hold_fdce_C_D)         0.066     1.551    Registerbank/Register_4bit_2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 ProgramCounter/DFF_0/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_3/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.184ns (27.161%)  route 0.493ns (72.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.589     1.472    ProgramCounter/DFF_0/CLK
    SLICE_X0Y17          FDCE                                         r  ProgramCounter/DFF_0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  ProgramCounter/DFF_0/Q_reg/Q
                         net (fo=21, routed)          0.218     1.831    ProgramCounter/DFF_2/Q_reg_1
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.043     1.874 r  ProgramCounter/DFF_2/Q[0]_i_1/O
                         net (fo=3, routed)           0.275     2.150    Registerbank/Register_4bit_3/D[0]
    SLICE_X0Y18          FDCE                                         r  Registerbank/Register_4bit_3/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.984    Registerbank/Register_4bit_3/CLK
    SLICE_X0Y18          FDCE                                         r  Registerbank/Register_4bit_3/Q_reg[0]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.003     1.488    Registerbank/Register_4bit_3/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 ProgramCounter/DFF_1/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Registerbank/Register_4bit_3/Q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.209ns (32.879%)  route 0.427ns (67.121%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.588     1.471    ProgramCounter/DFF_1/CLK
    SLICE_X2Y18          FDCE                                         r  ProgramCounter/DFF_1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164     1.635 f  ProgramCounter/DFF_1/Q_reg/Q
                         net (fo=21, routed)          0.241     1.877    ProgramCounter/DFF_0/Q_reg_2
    SLICE_X2Y17          LUT3 (Prop_lut3_I1_O)        0.045     1.922 r  ProgramCounter/DFF_0/Q[3]_i_1__0/O
                         net (fo=4, routed)           0.185     2.107    Registerbank/Register_4bit_3/Q_reg[0]
    SLICE_X3Y18          FDCE                                         r  Registerbank/Register_4bit_3/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.857     1.984    Registerbank/Register_4bit_3/CLK
    SLICE_X3Y18          FDCE                                         r  Registerbank/Register_4bit_3/Q_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X3Y18          FDCE (Hold_fdce_C_CE)       -0.039     1.445    Registerbank/Register_4bit_3/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.662    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    ProgramCounter/DFF_0/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    ProgramCounter/DFF_1/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    ProgramCounter/DFF_2/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    Registerbank/Register_4bit_2/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    Registerbank/Register_4bit_2/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    Registerbank/Register_4bit_2/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    Registerbank/Register_4bit_2/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y18    Registerbank/Register_4bit_3/Q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    Registerbank/Register_4bit_3/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    ProgramCounter/DFF_1/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    ProgramCounter/DFF_2/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    Registerbank/Register_4bit_2/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    Registerbank/Register_4bit_2/Q_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    Registerbank/Register_4bit_2/Q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    Registerbank/Register_4bit_2/Q_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    Registerbank/Register_4bit_3/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y18    Registerbank/Register_4bit_3/Q_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y18    Registerbank/Register_4bit_3/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    ProgramCounter/DFF_0/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    ProgramCounter/DFF_0/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    Registerbank/Register_4bit_3/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    Registerbank/Register_4bit_7/Q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    Registerbank/Register_4bit_7/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    Registerbank/Register_4bit_7/Q_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y17    Registerbank/Register_4bit_7/Q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y17    ProgramCounter/DFF_0/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    ProgramCounter/DFF_1/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    ProgramCounter/DFF_2/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    Registerbank/Register_4bit_2/Q_reg[0]/C



