
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126503                       # Number of seconds simulated
sim_ticks                                126503336750                       # Number of ticks simulated
final_tick                               1268138672381                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  85347                       # Simulator instruction rate (inst/s)
host_op_rate                                   109959                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3101553                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912576                       # Number of bytes of host memory used
host_seconds                                 40787.09                       # Real time elapsed on the host
sim_insts                                  3481039044                       # Number of instructions simulated
sim_ops                                    4484918167                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1771904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2320128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2450048                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6546816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1290624                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1290624                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13843                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18126                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        19141                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 51147                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10083                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10083                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14166                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     14006777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10118                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18340449                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13154                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19367458                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                51752121                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10118                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13154                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              37438                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10202292                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10202292                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10202292                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14166                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     14006777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10118                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18340449                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13154                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19367458                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               61954413                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151864751                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22317800                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19558820                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1740840                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11026346                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10772873                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553456                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54344                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117654361                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124032867                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22317800                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12326329                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25237295                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5699696                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2102466                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13410480                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1096733                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148942798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123705503     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270462      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2327419      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1945587      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3566986      2.39%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3863319      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845383      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663937      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10754202      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148942798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146958                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.816732                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116722013                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3225252                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25026652                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25376                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3943497                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399833                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140014563                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3943497                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117192319                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1586836                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       793787                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24570354                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       855998                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139030527                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90282                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       518916                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184660710                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630832895                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630832895                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35764499                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19858                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9937                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2703939                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23139010                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493118                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84004                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1002038                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137414149                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129060180                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103609                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22863336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49102592                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148942798                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866508                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477839                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95218168     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21888174     14.70%     78.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10986690      7.38%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7204336      4.84%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7503377      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3879903      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1744904      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       434797      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82449      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148942798                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323152     59.65%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137935     25.46%     85.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80664     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101894269     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082110      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21612938     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460942      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129060180                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.849836                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             541751                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004198                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407708514                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160297651                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126142341                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129601931                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       243705                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4208939                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139763                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3943497                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1085417                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51962                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137434008                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49310                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23139010                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493118                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34143                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          190                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838330                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1038373                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1876703                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127674232                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21278929                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385944                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25739684                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19665350                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460755                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.840710                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126254920                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126142341                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72860794                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173031944                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.830623                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421083                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23823336                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745605                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144999301                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783532                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659641                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102791914     70.89%     70.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16387983     11.30%     82.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11838082      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2646453      1.83%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013559      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1067171      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4456556      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902008      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1895575      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144999301                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1895575                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280538651                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278813449                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2921953                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.518647                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.518647                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.658481                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.658481                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590606173                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165734494                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146809542                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151864751                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24335174                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20046587                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2030126                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9895960                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9101294                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2555764                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91815                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109746245                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             134518791                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24335174                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11657058                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28553488                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6586915                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5809463                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12713574                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1650992                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148632657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.102250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.544427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       120079169     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2918400      1.96%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2489950      1.68%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2500078      1.68%     86.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2366174      1.59%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1179716      0.79%     88.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          820439      0.55%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2083961      1.40%     90.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14194770      9.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148632657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160242                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.885780                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108511978                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7301000                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28187212                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       115822                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4516641                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3911774                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6822                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     162227669                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        54049                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4516641                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109054453                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4611117                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1460785                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27750708                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1238949                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     160714614                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2530                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        423160                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       656593                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        27760                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    224789344                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    749119630                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    749119630                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176564655                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48224673                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34779                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17978                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4008826                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15992753                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8324477                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       325820                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1780471                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         156649476                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34779                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146198485                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       112585                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26503418                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60075915                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1175                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    148632657                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.983623                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.582076                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88362341     59.45%     59.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24914449     16.76%     76.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12557721      8.45%     84.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8224111      5.53%     90.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7239418      4.87%     95.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2841966      1.91%     96.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3220639      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1171171      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       100841      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148632657                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1024672     74.59%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        163183     11.88%     86.46% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       185944     13.54%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120677319     82.54%     82.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2111848      1.44%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16801      0.01%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15126302     10.35%     94.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8266215      5.65%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146198485                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.962689                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1373799                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009397                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    442516011                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    183188384                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141881878                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147572284                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       211402                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3128000                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1398                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          724                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       165119                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          634                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4516641                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3869223                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       270399                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    156684255                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1238941                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15992753                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8324477                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17977                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        215627                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13850                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          724                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1210876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1139070                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2349946                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143710470                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14866340                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2488015                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23130714                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20256515                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8264374                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.946306                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141888580                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141881878                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85610235                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        232134061                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.934265                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368797                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104999160                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128527913                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28166440                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33604                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2056070                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    144116016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.891836                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.709184                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92575033     64.24%     64.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23627567     16.39%     80.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11341014      7.87%     88.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5050098      3.50%     92.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3949061      2.74%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1623507      1.13%     95.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1644975      1.14%     97.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1153693      0.80%     97.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3151068      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    144116016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104999160                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128527913                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21024108                       # Number of memory references committed
system.switch_cpus1.commit.loads             12864750                       # Number of loads committed
system.switch_cpus1.commit.membars              16802                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18445720                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115637634                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2530673                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3151068                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           297659301                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          317905631                       # The number of ROB writes
system.switch_cpus1.timesIdled                  59966                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3232094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104999160                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128527913                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104999160                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.446343                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.446343                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.691399                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.691399                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       649566673                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195696630                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153261940                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33604                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151864751                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25047327                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20297739                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2171096                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10126906                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9620933                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2678324                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96507                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109237273                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             137861925                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25047327                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12299257                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30123540                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7057024                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3423929                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12748152                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1752546                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    147622288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.140519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.554630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       117498748     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2822764      1.91%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2160975      1.46%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5306776      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1205929      0.82%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1712775      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1293376      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          814450      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14806495     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    147622288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.164932                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.907794                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       107958257                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5094204                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29657375                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       119503                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4792944                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4323387                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        44611                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     166336458                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        84682                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4792944                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       108874763                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1404596                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2129797                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28850377                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1569806                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164605950                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        21300                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        288863                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       645372                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       174923                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    231230964                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    766683098                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    766683098                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    182499749                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        48731211                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40187                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22512                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5337769                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15906600                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7750679                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       128206                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1724106                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         161723656                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40168                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150184042                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       201412                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     29579614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     64140634                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4816                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    147622288                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.017353                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.564778                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84729923     57.40%     57.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26420826     17.90%     75.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12349008      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9057985      6.14%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8053094      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3198798      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3162492      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       491369      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       158793      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    147622288                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         601318     68.53%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        124245     14.16%     82.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       151884     17.31%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126053487     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2257814      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17675      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14179040      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7676026      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150184042                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.988933                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             877447                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005842                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    449069231                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    191343888                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146408561                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151061489                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       368557                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3897201                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1043                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          450                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       240348                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4792944                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         866432                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        98371                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    161763824                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        53370                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15906600                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7750679                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22492                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         85675                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          450                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1179000                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1238893                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2417893                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147484861                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13627055                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2699181                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21301238                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20948890                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7674183                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.971159                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146600048                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146408561                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         87825565                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        243309984                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.964072                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360962                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    106911688                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    131295827                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     30469787                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35352                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2174592                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    142829344                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.919250                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692667                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88976675     62.30%     62.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25199112     17.64%     79.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11100997      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5818934      4.07%     91.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4636201      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1665075      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1416601      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1057858      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2957891      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    142829344                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    106911688                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     131295827                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19519729                       # Number of memory references committed
system.switch_cpus2.commit.loads             12009398                       # Number of loads committed
system.switch_cpus2.commit.membars              17676                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18864235                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        118302326                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2672698                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2957891                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           301637067                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          328324451                       # The number of ROB writes
system.switch_cpus2.timesIdled                  75128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                4242463                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          106911688                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            131295827                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    106911688                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.420469                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.420469                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.703993                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.703993                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       665009389                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203931874                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      155578632                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35352                       # number of misc regfile writes
system.l20.replacements                         13857                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          214955                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24097                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.920405                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.149374                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.876285                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5361.761118                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4673.213223                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019253                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000769                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523609                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456368                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35672                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35672                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9360                       # number of Writeback hits
system.l20.Writeback_hits::total                 9360                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35672                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35672                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35672                       # number of overall hits
system.l20.overall_hits::total                  35672                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13843                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13857                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13843                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13857                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13843                       # number of overall misses
system.l20.overall_misses::total                13857                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4049389                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3993339490                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3997388879                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4049389                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3993339490                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3997388879                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4049389                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3993339490                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3997388879                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49515                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49529                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9360                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9360                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49515                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49529                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49515                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49529                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279572                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279775                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279572                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279775                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279572                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279775                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 288473.559922                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 288474.336364                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 288473.559922                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 288474.336364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 289242.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 288473.559922                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 288474.336364                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2212                       # number of writebacks
system.l20.writebacks::total                     2212                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13843                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13857                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13843                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13857                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13843                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13857                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3135830103                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3139011357                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3135830103                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3139011357                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3181254                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3135830103                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3139011357                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279572                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279775                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279572                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279775                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279572                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279775                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 226528.216644                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 226528.928123                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 226528.216644                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 226528.928123                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 227232.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 226528.216644                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 226528.928123                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18136                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          746501                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28376                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.307478                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.788412                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.253826                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5908.569317                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4313.388444                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001347                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000415                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.577009                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.421229                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        84779                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  84779                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19669                       # number of Writeback hits
system.l21.Writeback_hits::total                19669                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        84779                       # number of demand (read+write) hits
system.l21.demand_hits::total                   84779                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        84779                       # number of overall hits
system.l21.overall_hits::total                  84779                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18126                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18136                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18126                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18136                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18126                       # number of overall misses
system.l21.overall_misses::total                18136                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2441285                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5289221585                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5291662870                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2441285                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5289221585                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5291662870                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2441285                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5289221585                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5291662870                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data       102905                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total             102915                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19669                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19669                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data       102905                       # number of demand (read+write) accesses
system.l21.demand_accesses::total              102915                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data       102905                       # number of overall (read+write) accesses
system.l21.overall_accesses::total             102915                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.176143                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.176223                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.176143                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.176223                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.176143                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.176223                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 244128.500000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 291803.022454                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 291776.735223                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 244128.500000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 291803.022454                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 291776.735223                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 244128.500000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 291803.022454                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 291776.735223                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4399                       # number of writebacks
system.l21.writebacks::total                     4399                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18126                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18136                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18126                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18136                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18126                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18136                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1821393                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4166727141                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4168548534                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1821393                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4166727141                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4168548534                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1821393                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4166727141                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4168548534                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.176143                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.176223                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.176143                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.176223                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.176143                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.176223                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 182139.300000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 229875.711188                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 229849.389832                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 182139.300000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 229875.711188                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 229849.389832                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 182139.300000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 229875.711188                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 229849.389832                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         19154                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          818568                       # Total number of references to valid blocks.
system.l22.sampled_refs                         31442                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.034222                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          377.448063                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.303319                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3963.130159                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7938.118459                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.030717                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000757                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.322520                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.646006                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        59046                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  59046                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           22095                       # number of Writeback hits
system.l22.Writeback_hits::total                22095                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        59046                       # number of demand (read+write) hits
system.l22.demand_hits::total                   59046                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        59046                       # number of overall hits
system.l22.overall_hits::total                  59046                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        19141                       # number of ReadReq misses
system.l22.ReadReq_misses::total                19154                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        19141                       # number of demand (read+write) misses
system.l22.demand_misses::total                 19154                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        19141                       # number of overall misses
system.l22.overall_misses::total                19154                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3495533                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   5468056550                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     5471552083                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3495533                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   5468056550                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      5471552083                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3495533                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   5468056550                       # number of overall miss cycles
system.l22.overall_miss_latency::total     5471552083                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        78187                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              78200                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        22095                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            22095                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        78187                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               78200                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        78187                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              78200                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.244811                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.244936                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.244811                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.244936                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.244811                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.244936                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 268887.153846                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 285672.459642                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 285661.067297                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 268887.153846                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 285672.459642                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 285661.067297                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 268887.153846                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 285672.459642                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 285661.067297                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3472                       # number of writebacks
system.l22.writebacks::total                     3472                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        19141                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           19154                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        19141                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            19154                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        19141                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           19154                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2689269                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   4282525471                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   4285214740                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2689269                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   4282525471                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   4285214740                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2689269                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   4282525471                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   4285214740                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.244811                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.244936                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.244811                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.244936                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.244811                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.244936                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 206866.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 223735.722846                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 223724.273781                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 206866.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 223735.722846                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 223724.273781                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 206866.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 223735.722846                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 223724.273781                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.977894                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013442577                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873276.482440                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.977894                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022400                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866952                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13410463                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13410463                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13410463                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13410463                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13410463                       # number of overall hits
system.cpu0.icache.overall_hits::total       13410463                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5139305                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5139305                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5139305                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5139305                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5139305                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5139305                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13410480                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13410480                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13410480                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13410480                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13410480                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13410480                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 302312.058824                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 302312.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 302312.058824                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 302312.058824                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4165589                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4165589                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4165589                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4165589                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 297542.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 297542.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49515                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245029801                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49771                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4923.144020                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.642929                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.357071                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826730                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173270                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19247035                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19247035                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23580527                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23580527                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23580527                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23580527                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184978                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184978                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184978                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184978                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184978                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184978                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29309489175                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29309489175                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  29309489175                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29309489175                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  29309489175                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29309489175                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19432013                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19432013                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23765505                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23765505                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23765505                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23765505                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009519                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009519                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007783                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007783                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007783                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007783                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 158448.513742                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 158448.513742                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 158448.513742                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 158448.513742                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 158448.513742                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 158448.513742                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9360                       # number of writebacks
system.cpu0.dcache.writebacks::total             9360                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135463                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135463                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       135463                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       135463                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       135463                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       135463                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49515                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49515                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49515                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49515                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49515                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49515                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6432090584                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6432090584                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6432090584                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6432090584                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6432090584                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6432090584                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002548                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 129901.859719                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 129901.859719                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 129901.859719                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 129901.859719                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 129901.859719                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 129901.859719                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.997390                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094883615                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1990697.481818                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.997390                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.016021                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12713564                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12713564                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12713564                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12713564                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12713564                       # number of overall hits
system.cpu1.icache.overall_hits::total       12713564                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.cpu1.icache.overall_misses::total           10                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2629285                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2629285                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2629285                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2629285                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2629285                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2629285                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12713574                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12713574                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12713574                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12713574                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12713574                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12713574                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 262928.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 262928.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 262928.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 262928.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 262928.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 262928.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2524285                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2524285                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2524285                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2524285                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2524285                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2524285                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 252428.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 252428.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 252428.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 252428.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 252428.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 252428.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                102905                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               205336014                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                103161                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1990.442260                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.489893                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.510107                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915976                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084024                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11561477                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11561477                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8125565                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8125565                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17664                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17664                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16802                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16802                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19687042                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19687042                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19687042                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19687042                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       426011                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       426011                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           70                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       426081                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        426081                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       426081                       # number of overall misses
system.cpu1.dcache.overall_misses::total       426081                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  47546837778                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  47546837778                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     10559601                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10559601                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  47557397379                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  47557397379                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  47557397379                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  47557397379                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11987488                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11987488                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8125635                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8125635                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16802                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16802                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20113123                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20113123                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20113123                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20113123                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035538                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035538                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000009                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021184                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021184                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021184                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021184                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111609.413320                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111609.413320                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 150851.442857                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 150851.442857                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111615.860315                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111615.860315                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111615.860315                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111615.860315                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19669                       # number of writebacks
system.cpu1.dcache.writebacks::total            19669                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       323106                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       323106                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           70                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       323176                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       323176                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       323176                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       323176                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       102905                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       102905                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       102905                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       102905                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       102905                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       102905                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11065605055                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11065605055                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11065605055                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11065605055                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11065605055                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11065605055                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008584                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008584                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005116                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005116                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005116                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005116                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107532.239007                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107532.239007                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 107532.239007                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107532.239007                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 107532.239007                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107532.239007                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997010                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099721547                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2217180.538306                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997010                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12748133                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12748133                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12748133                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12748133                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12748133                       # number of overall hits
system.cpu2.icache.overall_hits::total       12748133                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4818876                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4818876                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4818876                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4818876                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4818876                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4818876                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12748152                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12748152                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12748152                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12748152                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12748152                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12748152                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 253625.052632                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 253625.052632                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 253625.052632                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 253625.052632                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 253625.052632                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 253625.052632                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3615633                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3615633                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3615633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3615633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3615633                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3615633                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 278125.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 278125.615385                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 278125.615385                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 278125.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 278125.615385                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 278125.615385                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 78187                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               193974063                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 78443                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2472.802710                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.247702                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.752298                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.899405                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.100595                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10258464                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10258464                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7474980                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7474980                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22259                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22259                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17676                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17676                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17733444                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17733444                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17733444                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17733444                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       190247                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       190247                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       190247                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        190247                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       190247                       # number of overall misses
system.cpu2.dcache.overall_misses::total       190247                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  25314824712                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  25314824712                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  25314824712                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  25314824712                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  25314824712                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  25314824712                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10448711                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10448711                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7474980                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7474980                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17676                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17676                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17923691                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17923691                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17923691                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17923691                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018208                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018208                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010614                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010614                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010614                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010614                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 133062.937718                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 133062.937718                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 133062.937718                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 133062.937718                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 133062.937718                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 133062.937718                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22095                       # number of writebacks
system.cpu2.dcache.writebacks::total            22095                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       112060                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       112060                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       112060                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       112060                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       112060                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       112060                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        78187                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        78187                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        78187                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        78187                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        78187                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        78187                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9488469965                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9488469965                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9488469965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9488469965                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9488469965                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9488469965                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004362                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004362                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004362                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004362                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 121356.107345                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 121356.107345                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 121356.107345                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 121356.107345                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 121356.107345                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 121356.107345                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
