Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Mon Dec  1 10:35:56 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c  -o embeddable/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  

mb-size embeddable/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   1522	    296	   1064	   2882	    b42	embeddable/executable.elf




Done!

At Local date and time: Mon Dec  1 10:59:56 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \

	  

my_sw/embeddable.c:28: warning: conflicting types for ‘delay’

my_sw/embeddable.c:22: warning: previous implicit declaration of ‘delay’ was here

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   1578	    296	   1064	   2938	    b7a	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 11:00:16 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c  -o embeddable/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  

my_sw/embeddable.c:28: warning: conflicting types for ‘fdelay’


my_sw/embeddable.c:22: warning: previous implicit declaration of ‘fdelay’ was here


mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   1578	    296	   1064	   2938	    b7a	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 11:00:39 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \

	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   1578	    296	   1064	   2938	    b7a	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 11:01:41 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c  -o embeddable/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   1546	    296	   1064	   2906	    b5a	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 11:02:42 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \

	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   1554	    296	   1064	   2914	    b62	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 11:03:56 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c  -o embeddable/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   1538	    296	   1064	   2898	    b52	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 13:13:27 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \

	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   1582	    296	   1064	   2942	    b7e	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 13:15:10 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c  -o embeddable/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   1630	    296	   1064	   2990	    bae	embeddable/executable.elf





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Mon Dec  1 16:09:55 2008
 make -f system.make init_bram started...

****************************************************

Creating system netlist for hardware specification..

****************************************************

platgen -p xc5vfx70tff1136-1 -lang vhdl -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/  system.mhs



Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.





Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mhs 



Parse system.mhs ...


Read MPD definitions ...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 272 - tool is overriding PARAMETER C_SPLB1_P2P value to 0

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 5

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 11

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5

INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128

INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 5

INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5

INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 268 - tool is overriding PARAMETER C_SPLB1_DWIDTH value to 128

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 270 - tool is overriding PARAMETER C_SPLB1_NUM_MASTERS value to
   5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 271 - tool is overriding PARAMETER C_SPLB1_MID_WIDTH value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to PLB

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 5
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000

INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5

INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 5

INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:plb_hthread_reset_core_0 INSTANCE:plb_hthread_reset_core -
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/plb
   _hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 5

INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 5

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 5

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000


Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 68 - 5 master(s) : 11 slave(s)

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 309 - 4 master(s) : 5 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 484 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 491 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 551 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 558 - 1 master(s) : 1 slave(s)


Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 384 - floating connection!

WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 387 - floating connection!

WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 289 - floating connection!

WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 355 - floating connection!

WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 381 - floating connection!
WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 382 - floating connection!
WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 390 - floating connection!
WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 415 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!


Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.




Modify defaults ...


Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds


Creating hardware output directories ...


Managing hardware (BBD-specified) netlist files ...

IPNAME:opb_threadCore INSTANCE:thread_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 369 - Copying (BBD-specified) netlist files.


Managing cache ...

IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 50 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 68 - Copying cache implementation netlist

IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 76 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 88 - Copying cache implementation netlist

IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 94 - Copying cache implementation netlist

IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 110 - Copying cache implementation netlist

IPNAME:xps_mch_emc INSTANCE:sram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 123 - Copying cache implementation netlist

IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 152 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:sram_util_bus_split_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 194 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:ddr2_sdram_util_bus_split_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 204 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:ddr2_sdram_util_bus_split_2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 214 - Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 224 - Copying cache implementation netlist

IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 264 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 270 - Copying cache implementation netlist

IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 283 - Copying cache implementation netlist

IPNAME:plbv46_opb_bridge INSTANCE:plbv46_opb_bridge_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 296 - Copying cache implementation netlist

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 309 - Copying cache implementation netlist

IPNAME:opb_bram_if_cntlr INSTANCE:opb_bram_if_cntlr_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 320 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:bram_block_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 329 - Copying cache implementation netlist

IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 336 - Copying cache implementation netlist

IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 349 - Copying cache implementation netlist

IPNAME:opb_threadCore INSTANCE:thread_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 369 - Copying cache implementation netlist

IPNAME:opb_Scheduler_Master INSTANCE:scheduler -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 403 - Copying cache implementation netlist

IPNAME:opb_SynchManager INSTANCE:synch_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 432 - Copying cache implementation netlist

IPNAME:opb_blk_mcvar INSTANCE:cond_vars -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 449 - Copying cache implementation netlist

IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 461 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 484 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 491 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 498 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 507 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 516 - Copying cache implementation netlist

IPNAME:mdm INSTANCE:mdm_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 523 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 551 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 558 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 565 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 574 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 583 - Copying cache implementation netlist


Elaborating instances ...

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 88 - elaborating IP

IPNAME:bram_block INSTANCE:bram_block_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 329 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 516 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 583 - elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 3.00 seconds


Constructing platform-level connectivity ...

Completion time: 1.00 seconds


Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.

INSTANCE:plb_hthread_reset_core_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 349 - Running XST synthesis

INSTANCE:microblaze_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 469 - Running XST synthesis

INSTANCE:microblaze_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 536 - Running XST synthesis


Running NGCBUILD ...


Rebuilding cache ...


Total run time: 257.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent

Running XST synthesis ...

XST completed

Release 10.1.03 - ngcbuild K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/10.1/ISE/data/ngcflow.csf>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild ./system.ngc
../implementation/system.ngc



Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/synthesis/system.ngc" ...


Partition Implementation Status

-------------------------------


  No Partitions were found in this design.


-------------------------------



NGCBUILD Design Results Summary:

  Number of errors:     0

  Number of warnings:   0



Writing NGC file "../implementation/system.ngc" ...



Writing NGCBUILD log file "../implementation/system.blc"...



NGCBUILD done.


*********************************************

Running Xilinx Implementation tools..

*********************************************

xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Using Flow File:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/implementation/fpga.flw 

Using Option File(s): 

 /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/xflow.opt 



Creating Script File ... 


#----------------------------------------------#

# Starting program ngdbuild

# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/system.ngc" -uc system.ucf system.ngd 

#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/system.ngc" ...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/ppc440_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/plb_v46_0_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/sram_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/ddr2_sdram_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/sram_util_bus_split_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/ddr2_sdram_util_bus_split_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/ddr2_sdram_util_bus_split_2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/jtagppc_cntlr_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/plbv46_opb_bridge_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/opb_v20_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/opb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/bram_block_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/xps_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/plb_hthread_reset_core_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/thread_manager_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/scheduler_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/synch_manager_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/cond_vars_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/microblaze_0_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/mb_ilmb_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/mb_dlmb_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/mb_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/mdm_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/microblaze_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/mb_ilmb1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/mb_dlmb1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/ilmb_cntlr1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/dlmb_cntlr1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpm
c/design/implementation/mb_bram1_wrapper.ngc"...
Gathering constraint information from source properties...

Done.


Applying constraints in "system.ucf" to the design...

WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_DCM_
   ADV.DCM_ADV_INST' of type DCM_ADV has been changed from 'VIRTEX4' to
   'VIRTEX5' to correct post-ngdbuild and timing simulation for this primitive. 
   In order for functional simulation to be correct, the value of SIM_DEVICE
   should be changed in this same manner in the source netlist or constraint
   file.
Resolving constraint associations...

Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin /
   1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_" TS_sys_clk_pin /
   1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_" TS_sys_clk_pin /
   1.25 PHASE 2000 ps HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_" TS_sys_clk_pin /
   0.625 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN
   [7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[
   7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S
   _H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FD
   RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_GEN[
   0].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'scheduler/scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_MN
   _ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'scheduler/scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_MN
   _ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/IN
   CLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/IN
   CLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
 
  'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' ha
s unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 205

Writing NGD file "system.ngd" ...


Writing NGDBUILD log file "system.bld"...

NGDBUILD done.





#----------------------------------------------#

# Starting program map

# map -o system_map.ncd -w -pr b -ol high -timing system.ngd system.pcf 

#----------------------------------------------#

Release 10.1.03 - Map K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file </opt/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>

Using target part "5vfx70tff1136-1".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:29384cbc) REAL time: 2 mins 13 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7 (Checksum:29384cbc) REAL time: 2 mins 13 secs 

Phase 3.31
Phase 3.31 (Checksum:293b8c2f) REAL time: 2 mins 13 secs 

Phase 4.33

Phase 4.33 (Checksum:293b8c2f) REAL time: 4 mins 16 secs 

Phase 5.32

Phase 5.32 (Checksum:293b8c2f) REAL time: 4 mins 26 secs 

Phase 6.2





There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use
      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------
------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   4  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  12  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region

|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE 
=
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE 
=
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


.....

Phase 6.2 (Checksum:29477713) REAL time: 4 mins 36 secs 

Phase 7.30
Phase 7.30 (Checksum:29477713) REAL time: 4 mins 36 secs 

Phase 8.3

Phase 8.3 (Checksum:29477713) REAL time: 4 mins 38 secs 

Phase 9.5

Phase 9.5 (Checksum:29477713) REAL time: 4 mins 39 secs 

Phase 10.8

..
...
.
...
..
.
....
...
.
.
..
...
...

..
.......
.........
.........
.....
...

.
........
.......

....
...
.....
..
......
.......
.
......

.
..
.....
......
.

.
......
..
......

.......
.....
...

.
..........
.........
...............
...

Phase 10.8 (Checksum:c2aced5c) REAL time: 7 mins 54 secs 

Phase 11.29
Phase 11.29 (Checksum:c2aced5c) REAL time: 7 mins 54 secs 

Phase 12.5

Phase 12.5 (Checksum:c2aced5c) REAL time: 7 mins 57 secs 

Phase 13.18

Phase 13.18 (Checksum:c3d26d32) REAL time: 12 mins 28 secs 

Phase 14.5

Phase 14.5 (Checksum:c3d26d32) REAL time: 12 mins 31 secs 

Phase 15.34
Phase 15.34 (Checksum:c3d26d32) REAL time: 12 mins 32 secs 


REAL time consumed by placer: 12 mins 34 secs 
CPU  time consumed by placer: 8 mins 28 secs 


Design Summary:
Number of errors:      0
Number of warnings:  160
Slice Logic Utilization:
  Number of Slice Registers:                11,980 out of  44,800   26%
    Number used as Flip Flops:              11,976
    Number used as Latches:                      4
  Number of Slice LUTs:                     12,233 out of  44,800   27%
    Number used as logic:                   11,321 out of  44,800   25%
      Number using O6 output only:          10,052
      Number using O5 output only:             406
      Number using O5 and O6:                  863
    Number used as Memory:                     830 out of  13,120    6%
      Number used as Dual Port RAM:            128
        Number using O5 and O6:                128
      Number used as Shift Register:           702
        Number using O6 output only:           699
        Number using O5 output only:             3
    Number used as exclusive route-thru:        82
  Number of route-thrus:                       509 out of  89,600    1%
    Number using O6 output only:               474
    Number using O5 output only:                22
    Number using O5 and O6:                     13

Slice Logic Distribution:
  Number of occupied Slices:                 6,469 out of  11,200   57%
  Number of LUT Flip Flop pairs used:       17,530
    Number with an unused Flip Flop:         5,550 out of  17,530   31%
    Number with an unused LUT:               5,297 out of  17,530   30%
    Number of fully used LUT-FF pairs:       6,683 out of  17,530   38%
    Number of unique control sets:           1,384
    Number of slice register sites lost
      to control set restrictions:           3,158 out of  44,800    7%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       192 out of     640   30%
    IOB Flip Flops:                            404

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      58 out of     148   39%
    Number using BlockRAM only:                 58
    Total primitives used:
      Number of 36k BlockRAM used:              56
      Number of 18k BlockRAM used:               3
    Total Memory used (KB):                  2,070 out of   5,328   38%
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28%
    Number used as BUFGs:                        9
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of DSP48Es:                             6 out of     128    4%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PPC440s:                             1 out of       1  100%

  Number of RPM macros:           64
Peak Memory Usage:  1685 MB
Total REAL time to MAP completion:  14 mins 49 secs 
Total CPU time to MAP completion:   10 mins 9 secs 


Mapping completed.
See MAP report file "system_map.mrp" for details.





#----------------------------------------------#

# Starting program par

# par -w -ol high system_map.ncd system.ncd system.pcf 

#----------------------------------------------#

Release 10.1.03 - par K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.

Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.


Device speed data version:  "PRODUCTION 1.62 2008-08-19".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                           9 out of 32     28%
   Number of BUFIOs                          8 out of 80     10%
   Number of DCM_ADVs                        1 out of 12      8%
   Number of DSP48Es                         6 out of 128     4%
   Number of IDELAYCTRLs                     3 out of 22     13%
      Number of LOCed IDELAYCTRLs            3 out of 3     100%

   Number of ILOGICs                       106 out of 800    13%
      Number of LOCed ILOGICs                8 out of 106     7%

   Number of External IOBs                 192 out of 640    30%
      Number of LOCed IOBs                 192 out of 192   100%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       186 out of 800    23%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB18X2s                       2 out of 148     1%
   Number of RAMB36_EXPs                    56 out of 148    37%
   Number of Slice Registers             11980 out of 44800  26%
      Number used as Flip Flops          11976
      Number used as Latches                 4
      Number used as LatchThrus              0

   Number of Slice LUTS                  12233 out of 44800  27%
   Number of Slice LUT-Flip Flop pairs   17530 out of 44800  39%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 43 secs 

Finished initial Timing Analysis.  REAL time: 1 mins 45 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no load.  PAR will not
   attempt to route 
this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no load.  PAR will not
   attempt to route this signal.
Starting Router


INFO:Route - One or more directed routing (DIRT) constraints generated for a specific device have been found. Note that
   DIRT strings are guaranteed to work only on the same device they were created for. If the DIRT constraints fail,
   verify that the same connectivity is available in the target device for this implementation. 


# of EXACT MODE DIRECTED ROUTING found:128, SUCCESS:128, FAILED:0


Phase 1: 86949 unrouted;       REAL time: 2 mins 


Phase 2: 73366 unrouted;       REAL time: 2 mins 11 secs 


Phase 3: 29614 unrouted;       REAL time: 2 mins 54 secs 


Phase 4: 29614 unrouted; (256883)      REAL time: 3 mins 1 secs 


Phase 5: 29671 unrouted; (719)      REAL time: 3 mins 15 secs 


Phase 6: 29682 unrouted; (116)      REAL time: 3 mins 16 secs 


Phase 7: 0 unrouted; (87)      REAL time: 4 mins 27 secs 


Updating file: system.ncd with current fully routed design.


Phase 8: 0 unrouted; (87)      REAL time: 4 mins 37 secs 

Phase 9: 0 unrouted; (87)      REAL time: 4 mins 39 secs 


Phase 10: 0 unrouted; (0)      REAL time: 5 mins 20 secs 


Total REAL time to Router completion: 5 mins 27 secs 
Total CPU time to Router completion: 4 mins 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|dlmb_cntlr_BRAM_PORT |              |      |      |            |             |
|          1_BRAM_Clk | BUFGCTRL_X0Y0| No   | 4812 |  0.621     |  2.168      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_MPMC_Clk_ |              |      |      |            |             |
|                Div2 | BUFGCTRL_X0Y8| No   |  465 |  0.293     |  2.057      |
+---------------------+--------------+------+------+------------+-------------+
|thread_manager/threa |              |      |      |            |             |
|d_manager/USER_LOGIC |              |      |      |            |             |
|      _I/control0<0> | BUFGCTRL_X0Y2| No   |   74 |  0.379     |  2.168      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_mpmc_clk_ |              |      |      |            |             |
|                90_s | BUFGCTRL_X0Y3| No   |  163 |  0.260     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_2 | BUFGCTRL_X0Y1| No   |  117 |  0.399     |  1.989      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   18 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   18 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   18 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_
phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   18 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|          proc_clk_s | BUFGCTRL_X0Y7| No   |    6 |  0.079     |  1.818      |
+---------------------+--------------+------+------+------------+-------------+
|        clk_200mhz_s | BUFGCTRL_X0Y5| No   |    3 |  0.077     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_2 |         Local|      |   21 |  2.693     |  4.402      |
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0/plb_v46_0/ |              |      |      |            |             |
|GEN_SHARED.I_PLB_ARB |              |      |      |            |             |
|ITER_LOGIC/I_ARB_ENC |              |      |      |            |             |
|ODER/GTR_ONE_MASTER. |              |      |      |            |             |
|RR_ARB_GEN.I_RR_SELE |              |      |      |            |             |
|CT/new_mstr_index<0> |              |      |      |            |             |
|                     |         Local|      |   39 |  0.181     |  1.007      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_cntlr_0_0_JT |              |      |      |            |             |
|            GC405TCK |         Local|      |    1 |  0.000     |  1.526      |
+---------------------+--------------+------+------+------------+-------------+
|thread_manager/threa |              |      |      |            |             |
|d_manager/USER_LOGIC |              |      |      |            |             |
|_I/i_icon/U0/iUPDATE |              |      |      |            |             |
|                _OUT |         Local|      |    1 |  0.000     |  1.385      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |         |            |  
          |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP   |     0.018ns|     1.882ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD    |     1.020ns|            |       0|           0
     1.9 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.029ns|     7.971ns|       0|           0
  L0_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD    |     0.019ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n | 
        |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.081ns|    15.838ns|       0|           0
  L0_CLK_OUT_4_ = PERIOD TIMEGRP         "c | HOLD    |     0.156ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_4_" TS_sys_clk_pin /         0.625 |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     2.036ns|     5.748ns|       0|           0
  L0_CLK_OUT_2_ = PERIOD TIMEGRP         "c | HOLD    |     0.471ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_2_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  PHASE 2 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP   |     6.642ns|     5.358ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD    |     0.574ns|            |       0|           0
      TIMEGRP "FFS" 12 ns                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     6.643ns|     1.357ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.485ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = 
MAXDELAY FROM TIMEGRP | SETUP   |     6.839ns|     5.161ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD    |     0.110ns|            |       0|           0
     12 ns                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |     8.739ns|     3.261ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD    |     0.081ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP   |    10.068ns|     1.932ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD    |     0.112ns|            |       0|           0
       12 ns                                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |    10.098ns|     1.902ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD    |     0.107ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A     |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |         |            |            |        |            
     TIMEGRP "FFS" 12 ns                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.964ns|            0|            0|            0|       987684|
| TS_clock_generator_0_clock_gen|      8.000ns|      1.357ns|          N/A|            0|            0|            4|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.971ns|          N/A|            0|            0|       969971|            0|
| erator_0_PLL0_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      5.748ns|          N/A|            0|            0|          894|            0|
| erator_0_PLL0_CLK_OUT_2_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     15.838ns|          N/A|            0|            0|        16815|            0|
| erator_0_PLL0_CLK_OUT_4_      |             |             |             |             |             |             |             |
+-------------------------------+-------
------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 68 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.


Loading device for application Rf_Device from file '5vlx50t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

INFO:ParHelpers:197 - Number of "Exact" mode Directed Routing Constraints: 128
INFO:ParHelpers:199 - All "EXACT" mode Directed Routing constrained nets successfully routed. The number of constraints
   found: 128, number successful: 128
Total REAL time to PAR completion: 5 mins 53 secs 
Total CPU time to PAR completion: 4 mins 21 secs 

Peak Memory Usage:  1270 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 70
Number of info messages: 5


Writing design to file system.ncd





PAR done!





#----------------------------------------------#

# Starting program post_par_trce

# trce -e 3 -xml system.twx system.ncd system.pcf 

#----------------------------------------------#

Release 10.1.03 - Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx system.ncd
system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.62 2008-08-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 988287 paths, 16 nets, and 74550 connections

Design statistics:
   Minimum period:  15.838ns (Maximum frequency:  63.139MHz)
   Maximum path delay from/to any node:   5.358ns
   Maximum net delay:   0.838ns


Analysis completed Mon Dec  1 16:41:55 2008
--------------------------------------------------------------------------------

Generating Report ...


Number of warnings: 0
Number of info messages: 3
Total time: 1 mins 44 secs 




xflow done!

touch __xps/system_routed

xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par

Analyzing implementation/system.par

*********************************************

Running Bitgen..

*********************************************

cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1

Opened constraints file system.pcf.


Mon Dec  1 16:42:21 2008



INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X1Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_0' updated to placement 'RAMB36_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_1' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_2' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_3' updated to placement 'RAMB36_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to pla
Running DRC.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Bitstream generation is complete.

cement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X1Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_0' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_1' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_2' updated to placement 'RAMB36_X3Y17' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_3' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X1Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y15' from design.


*********************************************

Creating software libraries...

*********************************************

libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/   system.mss

libgen

Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mss 



Output Directory (-od)		:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/

Part (-p)			: virtex5



Software Specification file	: system.mss

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_1

  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1

  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0


Check platform address map ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 272 - tool is overriding PARAMETER C_SPLB1_P2P value to 0


Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 5

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 11

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 5
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 268 - tool is overriding PARAMETER C_SPLB1_DWIDTH value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 270 - tool is overriding PARAMETER C_SPLB1_NUM_MASTERS value to
   5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 271 - tool is overriding PARAMETER C_SPLB1_MID_WIDTH value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to PLB

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 5
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000

INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5

INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 5

INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 5

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:plb_hthread_reset_core_0 INSTANCE:plb_hthread_reset_core -
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/plb
   _hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 5

INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 5

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 5

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000


Running system level Update ...


Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...


Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 68 - 5 master(s) : 11 slave(s)

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 309 - 4 master(s) : 5 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 484 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 491 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 551 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/system.mhs line 558 - 1 master(s) : 1 slave(s)


Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 384 - floating connection!

WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 387 - floating connection!

WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 289 - floating connection!

WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 355 - floating connection!

WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 381 - floating connection!

WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 382 - floating connection!

WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 390 - floating connection!

WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 415 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

Performing Clock DRCs...


INFO:MDT - List of peripherals addressable from processor instance ppc440_0 : 

  - xps_bram_if_cntlr_1

  - RS232_Uart_1

  - LEDs_8Bit

  - SRAM

  - DDR2_SDRAM

  - xps_intc_0

  - opb_v20_0

WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 309 - No Driver Found for instance opb_v20_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_v20_0


  - opb_bram_if_cntlr_1

WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 320 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1


  - thread_manager

  - scheduler

  - synch_manager

  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 336 - No Driver Found for instance
   xps_bram_if_cntlr_0. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_0
   : 
  - dlmb_cntlr
  - ilmb_cntlr
  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 309 - No Driver Found for instance opb_v20_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 320 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 336 - No Driver Found for instance
   xps_bram_if_cntlr_0. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_1
   : 
  - dlmb_cntlr1
  - ilmb_cntlr1
  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 309 - No Driver Found for instance opb_v20_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 320 - No Driver Found for instance
   opb_bram_if_cntlr_1. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_m
   pmc/design/system.mhs line 336 - No Driver Found for instance
   xps_bram_if_cntlr_0. To avoid seeing this warning, assign the appropriate
   driver or driver "generic 1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0


Building Directory Structure for ppc440_0


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/ppc440_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/ppc440_0/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/ppc440_0/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/ppc440_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/ppc440_0/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/ppc440_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_ppc440_v1_00_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc440_v1_00_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/ppc440_0/libsrc/cpu_ppc440_v1_00_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

powerpc-eabi-ar: 
creating ../../../lib/libxil.a


Compiling lldma

Compiling bsp

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu_ppc440


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/ppc440_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_0


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_0/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_0/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_0/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_0/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_1


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_1/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_1/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_1/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_1/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_1/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_1/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_1/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc
/design/microblaze_1/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


LibGen Done. 

powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \

	  

powerpc-eabi-size TestApp_Memory/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5482	    316	   2084	   7882	   1eca	TestApp_Memory/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Imy_sw/  -L./microblaze_0/lib/  \

	  

mb-size MB_HWT/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   4974	    300	   1064	   6338	   18c2	MB_HWT/executable.elf



mb-gcc -O2 my_sw1/hw_thread.c my_sw1/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_1/include/  -Imy_sw1/  -L./microblaze_1/lib/  \

	  

mb-size MB_HWT1/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   1842	    296	   1064	   3202	    c82	MB_HWT1/executable.elf



*********************************************

Initializing BRAM contents of the bitstream

*********************************************

bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  \

	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_1

  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1

  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0


Initializing Memory...

Checking ELFs associated with PPC440 instance ppc440_0 for overlap...



Analyzing file TestApp_Memory/executable.elf...

Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...



Analyzing file MB_HWT/executable.elf...

Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...



Analyzing file MB_HWT1/executable.elf...

Running Data2Mem with the following command:

data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -o b
implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Mon Dec  1 17:02:47 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \

	  

my_sw/embeddable.c: In function ‘blink_thread’:
my_sw/embeddable.c:48: warning: return makes pointer from integer without a cast

/
tmp
/
ccmfrtMy.o
:
 
In
 
function
 
`
blink_thread
'
:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_with_mb_mpmc/design/my_sw/embeddable.c:47: undefined reference to `get_pvr'
collect2: ld returned 1 exit status
make: *** [embeddable/executable.elf] Error 1



Done!

At Local date and time: Mon Dec  1 17:03:10 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c  -o embeddable/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  

my_sw/embeddable.c: In function ‘blink_thread’:

my_sw/embeddable.c:48: warning: return makes pointer from integer without a cast

mb-size embeddable/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   1586	    296	   1064	   2946	    b82	embeddable/executable.elf




Done!

At Local date and time: Mon Dec  1 17:04:20 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c  -o embeddable/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -L./microblaze_0/lib/  \
	  

my_sw/embeddable.c: In function ‘blink_thread’:


my_sw/embeddable.c:48: warning: return makes pointer from integer without a cast


mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   1586	    296	   1064	   2946	    b82	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 17:12:10 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	  

my_sw/embeddable.c: In function ‘blink_thread’:


my_sw/embeddable.c:53: warning: return makes pointer from integer without a cast


embeddable/proc_hw_thread.c: In function ‘hthread_mutex_lock’:


embeddable/proc_hw_thread.c:109: warning: passing argument 2 of ‘initialize_interface’ makes pointer from integer without a cast


embeddable/proc_hw_thread.c: In function ‘hthread_mutex_unlock’:


embeddable/proc_hw_thread.c:130: error: ‘hwti_base’ undeclared (first use in this function)


embeddable/proc_hw_thread.c:130: error: (Each undeclared identifier is reported only once


embeddable/proc_hw_thread.c:130: error: for each function it appears in.)


embeddable/proc_hw_thread.c:131: error: ‘iface’ undeclared (first use in this function)


embeddable/proc_hw_thread.c:130: error: invalid lvalue in asm output 0


make: 
*** [embeddable/executable.elf] Error 1




Done!

At Local date and time: Mon Dec  1 17:13:11 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	  

my_sw/embeddable.c: In function ‘blink_thread’:


my_sw/embeddable.c:53: warning: return makes pointer from integer without a cast


embeddable/proc_hw_thread.c: In function ‘hthread_mutex_unlock’:


embeddable/proc_hw_thread.c:130: error: ‘hwti_base’ undeclared (first use in this function)


embeddable/proc_hw_thread.c:130: error: (Each undeclared identifier is reported only once


embeddable/proc_hw_thread.c:130: error: for each function it appears in.)


embeddable/proc_hw_thread.c:131: error: ‘iface’ undeclared (first use in this function)


embeddable/proc_hw_thread.c:130: error: invalid lvalue in asm output 0


make: 
*** [embeddable/executable.elf] Error 1




Done!

At Local date and time: Mon Dec  1 17:13:40 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \
	  

my_sw/embeddable.c: In function ‘blink_thread’:
my_sw/embeddable.c:53: warning: return makes pointer from integer without a cast

embeddable/proc_hw_thread.c: In function ‘hthread_mutex_unlock’:


embeddable/proc_hw_thread.c:133: warning: passing argument 2 of ‘initialize_interface’ makes pointer from integer without a cast


mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2158	    296	   1064	   3518	    dbe	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 17:13:58 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	  

my_sw/embeddable.c: In function ‘blink_thread’:


my_sw/embeddable.c:53: warning: return makes pointer from integer without a cast


mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2158	    296	   1064	   3518	    dbe	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 17:14:13 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2158	    296	   1064	   3518	    dbe	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 17:15:39 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2182	    296	   1064	   3542	    dd6	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 17:16:23 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2182	    296	   1064	   3542	    dd6	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 17:16:55 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	  

my_sw/embeddable.c: In function ‘blink_thread’:


my_sw/embeddable.c:38: error: too few arguments to function ‘fdelay’


my_sw/embeddable.c:49: error: too few arguments to function ‘fdelay’


my_sw/embeddable.c:53: error: too few arguments to function ‘fdelay’


make: 
*** [embeddable/executable.elf] Error 1




Done!

At Local date and time: Mon Dec  1 17:17:11 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2218	    296	   1064	   3578	    dfa	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 17:17:50 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2218	    296	   1064	   3578	    dfa	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 17:18:27 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2214	    296	   1064	   3574	    df6	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 17:18:55 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2218	    296	   1064	   3578	    dfa	embeddable/executable.elf





Done!

At Local date and time: Mon Dec  1 17:20:08 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \
	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2218	    296	   1064	   3578	    dfa	embeddable/executable.elf





Done!

At Local date and time: Tue Dec  2 12:28:09 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \
	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2226	    296	   1064	   3586	    e02	embeddable/executable.elf




Done!

At Local date and time: Tue Dec  2 12:29:20 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2218	    296	   1064	   3578	    dfa	embeddable/executable.elf





Done!

At Local date and time: Tue Dec  2 12:31:39 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	  

my_sw/embeddable.c: In function ‘blink_thread’:


my_sw/embeddable.c:47: warning: incompatible implicit declaration of built-in function ‘printf’


mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
  63240	   1352	   1136	  65728	  100c0	embeddable/executable.elf





Done!

At Local date and time: Tue Dec  2 12:31:53 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5278	    300	   1064	   6642	   19f2	embeddable/executable.elf





Done!

At Local date and time: Tue Dec  2 12:33:34 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \
	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5282	    300	   1064	   6646	   19f6	embeddable/executable.elf





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Wed Dec  3 11:03:27 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \
	-fPIC  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5590	    316	   1064	   6970	   1b3a	embeddable/executable.elf




Done!

At Local date and time: Wed Dec  3 14:25:29 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	-fPIC  

collect2: 
ld terminated with signal 11 [Segmentation fault]


/
tmp
/
cc42R41M.o
:
 
In
 
function
 
`
factorial_thread
'
:


/
home
/
jagron
/
uark_research
/
uark_ht_trunk
/
src
/
platforms
/
xilinx
/
ml507_with_mb_mpmc/design/my_sw/embeddable.c:99: undefined reference to `_GLOBAL_OFFSET_TABLE_'
make: *** [embeddable/executable.elf] Error 1



Done!

At Local date and time: Wed Dec  3 14:25:48 2008
 make -f system.make embeddable_program started...

mb-gcc -O2 my_sw/embeddable.c embeddable/proc_hw_thread.c  -o embeddable/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Iembeddable/  -L./microblaze_0/lib/  \

	  

mb-size embeddable/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   2230	    296	   1064	   3590	    e06	embeddable/executable.elf





Done!

At Local date and time: Wed Dec  3 14:37:32 2008
 make -f system.make embeddable_program started...

make: Nothing to be done for `embeddable_program'.



Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

At Local date and time: Fri Dec  5 10:25:06 2008
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/  system.mhs


Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mhs 


Parse system.mhs ...


Read MPD definitions ...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_3a
  (0000000000-0x00003fff) dlmb_cntlr3a	mb_dlmb3a
  (0000000000-0x00003fff) ilmb_cntlr3a	mb_ilmb3a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_4a
  (0000000000-0x00003fff) dlmb_cntlr4a	mb_dlmb4a
  (0000000000-0x00003fff) ilmb_cntlr4a	mb_ilmb4a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 272 - tool is overriding PARAMETER C_SPLB1_P2P value to 0

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 11

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 11

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 4

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 11
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 11
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 4
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 11
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 11
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 268 - tool is overriding PARAMETER C_SPLB1_DWIDTH value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 270 - tool is overriding PARAMETER C_SPLB1_NUM_MASTERS value to
   11
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 271 - tool is overriding PARAMETER C_SPLB1_MID_WIDTH value to 4

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to PLB

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 11
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 4
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000
INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4
INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 11
INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 5
INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 11
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4
INFO:MDT - IPNAME:plb_hthread_reset_core_0 INSTANCE:plb_hthread_reset_core -
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/plb
   _hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 11
INFO:MDT - IPNAME:plb_hthread_reset_core_0 INSTANCE:plb_hthread_reset_core -
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/plb
   _hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 29 -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 46 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 4
INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 11
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 11
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram2a INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb3a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb3a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr3a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr3a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram3a INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb4a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb4a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr4a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr4a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram4a INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000


Running system level Update ...


Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...


Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 68 - 11 master(s) : 11 slave(s)

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 309 - 4 master(s) : 5 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 484 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 491 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 555 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 562 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 610 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 617 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb3a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 665 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb3a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 672 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb4a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 720 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb4a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 727 - 1 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb3a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb3a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb4a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb4a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 384 - floating connection!
WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 387 - floating connection!
WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 289 - floating connection!
WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 355 - floating connection!
WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 381 - floating connection!
WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 382 - floating connection!
WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 390 - floating connection!
WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 415 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb3a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb3a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb4a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb4a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!


Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.



Modify defaults ...

Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds


Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:opb_threadCore INSTANCE:thread_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 369 - Copying (BBD-specified) netlist files.


Managing cache ...

IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 50 - Copying cache implementation netlist

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 68 - Copying cache implementation netlist

IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 76 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 88 - Copying cache implementation netlist

IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 94 - Copying cache implementation netlist

IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 110 - Copying cache implementation netlist

IPNAME:xps_mch_emc INSTANCE:sram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 123 - Copying cache implementation netlist

IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 152 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:sram_util_bus_split_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 194 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:ddr2_sdram_util_bus_split_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 204 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:ddr2_sdram_util_bus_split_2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 214 - Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 224 - Copying cache implementation netlist

IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 264 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 270 - Copying cache implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 283 - Copying cache implementation netlist
IPNAME:plbv46_opb_bridge INSTANCE:plbv46_opb_bridge_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 296 - Copying cache implementation netlist

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 309 - Copying cache implementation netlist

IPNAME:opb_bram_if_cntlr INSTANCE:opb_bram_if_cntlr_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 320 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:bram_block_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 329 - Copying cache implementation netlist

IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 336 - Copying cache implementation netlist

IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 349 - Copying cache implementation netlist

IPNAME:opb_threadCore INSTANCE:thread_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 369 - Copying cache implementation netlist

IPNAME:opb_Scheduler_Master INSTANCE:scheduler -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 403 - Copying cache implementation netlist

IPNAME:opb_SynchManager INSTANCE:synch_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 432 - Copying cache implementation netlist

IPNAME:opb_blk_mcvar INSTANCE:cond_vars -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 449 - Copying cache implementation netlist

IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 461 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 469 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 484 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 491 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 498 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 507 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 516 - Copying cache implementation netlist

IPNAME:mdm INSTANCE:mdm_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 523 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 540 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 555 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 562 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 569 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 578 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 587 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 595 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 610 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 617 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 624 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 633 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 642 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_3a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 650 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:mb_ilmb3a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 665 - Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:mb_dlmb3a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 672 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr3a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 679 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr3a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 688 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:mb_bram3a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 697 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_4a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 705 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb4a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 720 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb4a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 727 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr4a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 734 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr4a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 743 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram4a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 752 - Copying cache implementation netlist


Elaborating instances ...

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 88 - elaborating IP

IPNAME:bram_block INSTANCE:bram_block_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 329 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 516 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 587 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 642 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram3a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 697 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram4a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 752 - elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 2.00 seconds


Constructing platform-level connectivity ...

Completion time: 1.00 seconds


Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:plb_hthread_reset_core_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 349 - Running XST synthesis


Running NGCBUILD ...


Rebuilding cache ...


Total run time: 35.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent

Running XST synthesis ...

XST completed

Release 10.1.03 - ngcbuild K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/10.1/ISE/data/ngcflow.csf>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild ./system.ngc
../implementation/system.ngc



Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/synthesis/system.ngc" ...


Partition Implementation Status

-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../implementation/system.ngc" ...



Writing NGCBUILD log file "../implementation/system.blc"...



NGCBUILD done.


*********************************************

Running Xilinx Implementation tools..

*********************************************

xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Using Flow File:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
implementation/fpga.flw 

Using Option File(s): 

 /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xflow.opt 



Creating Script File ... 


#----------------------------------------------#

# Starting program ngdbuild

# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/system.ngc" -uc system.ucf system.ngd 

#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/system.ngc" ...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ppc440_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/plb_v46_0_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/sram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ddr2_sdram_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/sram_util_bus_split_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ddr2_sdram_util_bus_split_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ddr2_sdram_util_bus_split_2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/jtagppc_cntlr_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/plbv46_opb_bridge_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/opb_v20_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/opb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/bram_block_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/plb_hthread_reset_core_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/thread_manager_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/scheduler_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/synch_manager_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/cond_vars_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_ilmb_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_dlmb_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mdm_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/microblaze_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_ilmb1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_dlmb1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ilmb_cntlr1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/dlmb_cntlr1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_bram1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/microblaze_2a_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_ilmb2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_dlmb2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ilmb_cntlr2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/dlmb_cntlr2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_bram2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/microblaze_3a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_ilmb3a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_dlmb3a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ilmb_cntlr3a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/dlmb_cntlr3a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_bram3a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/microblaze_4a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_ilmb4a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_dlmb4a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ilmb_cntlr4a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/dlmb_cntlr4a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_bram4a_wrapper.ngc"...

Gathering constraint information from source properties...

Done.

Applying constraints in "system.ucf" to the design...

WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_DCM_
   ADV.DCM_ADV_INST' of type DCM_ADV has been changed from 'VIRTEX4' to
   'VIRTEX5' to correct post-ngdbuild and timing simulation for this primitive. 
   In order for functional simulation to be correct, the value of SIM_DEVICE
   should be changed in this same manner in the source netlist or constraint
   file.
Resolving constraint associations...

Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin /
   1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_" TS_sys_clk_pin /
   1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_" TS_sys_clk_pin /
   1.25 PHASE 2000 ps HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_" TS_sys_clk_pin /
   0.625 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN
   [7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[
   7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S
   _H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FD
   RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_GEN[
   0].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'scheduler/scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_MN
   _ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'scheduler/scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_MN
   _ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/IN
   CLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/IN
   CLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_3a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_3a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_3a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_4a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_4a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_4a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 214

Writing NGD file "system.ngd" ...


Writing NGDBUILD log file "system.bld"...

NGDBUILD done.




#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing system.ngd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Map K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file </opt/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:4b3e8591) REAL time: 2 mins 6 secs 


Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7 (Checksum:4b3e8591) REAL time: 2 mins 7 secs 

Phase 3.31
Phase 3.31 (Checksum:4b41c504) REAL time: 2 mins 7 secs 

Phase 4.33

Phase 4.33 (Checksum:4b41c504) REAL time: 3 mins 28 secs 

Phase 5.32

Phase 5.32 (Checksum:4b41c504) REAL time: 3 mins 35 secs 

Phase 6.2





There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   4  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  12  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


.....

Phase 6.2 (Checksum:4b4dafe8) REAL time: 3 mins 47 secs 

Phase 7.30
Phase 7.30 (Checksum:4b4dafe8) REAL time: 3 mins 47 secs 

Phase 8.3
Phase 8.3 (Checksum:4b4dafe8) REAL time: 3 mins 48 secs 

Phase 9.5

Phase 9.5 (Checksum:4b4dafe8) REAL time: 3 mins 50 secs 

Phase 10.8

.
...
...
...
...
..
...
...
...
..
...
.

...
...............
.......
........
.........
..........

..
.........
..........

........
......
...
....
...
.......
....
....
.......
........
.....

..
..
.....
.....
..

.
......
.
........

.......
....
....

.....
.........
............
.............
..............
......

Phase 10.8 (Checksum:1bde9493) REAL time: 6 mins 46 secs 

Phase 11.29
Phase 11.29 (Checksum:1bde9493) REAL time: 6 mins 46 secs 

Phase 12.5

Phase 12.5 (Checksum:1bde9493) REAL time: 6 mins 49 secs 

Phase 13.18

Phase 13.18 (Checksum:1d134dcd) REAL time: 9 mins 31 secs 

Phase 14.5

Phase 14.5 (Checksum:1d134dcd) REAL time: 9 mins 34 secs 

Phase 15.34
Phase 15.34 (Checksum:1d134dcd) REAL time: 9 mins 35 secs 


REAL time consumed by placer: 9 mins 39 secs 
CPU  time consumed by placer: 9 mins 25 secs 


Design Summary:
Number of errors:      0
Number of warnings:  208
Slice Logic Utilization:
  Number of Slice Registers:                15,857 out of  44,800   35%
    Number used as Flip Flops:              15,852
    Number used as Latches:                      5
  Number of Slice LUTs:                     16,794 out of  44,800   37%
    Number used as logic:                   15,609 out of  44,800   34%
      Number using O6 output only:          13,845
      Number using O5 output only:             553
      Number using O5 and O6:                1,211
    Number used as Memory:                   1,094 out of  13,120    8%
      Number used as Dual Port RAM:            320
        Number using O5 and O6:                320
      Number used as Shift Register:           774
        Number using O6 output only:           768
        Number using O5 output only:             6
    Number used as exclusive route-thru:        91
  Number of route-thrus:                       696 out of  89,600    1%
    Number using O6 output only:               612
    Number using O5 output only:                56
    Number using O5 and O6:                     28

Slice Logic Distribution:
  Number of occupied Slices:                 8,124 out of  11,200   72%
  Number of LUT Flip Flop pairs used:       23,547
    Number with an unused Flip Flop:         7,690 out of  23,547   32%
    Number with an unused LUT:               6,753 out of  23,547   28%
    Number of fully used LUT-FF pairs:       9,104 out of  23,547   38%
    Number of unique control sets:           1,593
    Number of slice register sites lost
      to control set restrictions:           3,529 out of  44,800    7%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       192 out of     640   30%
    IOB Flip Flops:                            404

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      70 out of     148   47%
    Number using BlockRAM only:                 70
    Total primitives used:
      Number of 36k BlockRAM used:              68
      Number of 18k BlockRAM used:               3
    Total Memory used (KB):                  2,502 out of   5,328   46%
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28%
    Number used as BUFGs:                        9
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of DSP48Es:                            15 out of     128   11%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PPC440s:                             1 out of       1  100%

  Number of RPM macros:           64
Peak Memory Usage:  1925 MB
Total REAL time to MAP completion:  11 mins 50 secs 
Total CPU time to MAP completion:   11 mins 28 secs 


Mapping completed.
See MAP report file "system_map.mrp" for details.





#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - par K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.

Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.


Device speed data version:  "PRODUCTION 1.62 2008-08-19".




Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                           9 out of 32     28%
   Number of BUFIOs                          8 out of 80     10%
   Number of DCM_ADVs                        1 out of 12      8%
   Number of DSP48Es                        15 out of 128    11%
   Number of IDELAYCTRLs                     3 out of 22     13%
      Number of LOCed IDELAYCTRLs            3 out of 3     100%

   Number of ILOGICs                       106 out of 800    13%
      Number of LOCed ILOGICs                8 out of 106     7%

   Number of External IOBs                 192 out of 640    30%
      Number of LOCed IOBs                 192 out of 192   100%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       186 out of 800    23%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB18X2s                       2 out of 148     1%
   Number of RAMB36_EXPs                    68 out of 148    45%
   Number of Slice Registers             15857 out of 44800  35%
      Number used as Flip Flops          15852
      Number used as Latches                 5
      Number used as LatchThrus              0

   Number of Slice LUTS                  16794 out of 44800  37%
   Number of Slice LUT-Flip Flop pairs   23547 out of 44800  52%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 18 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 19 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<11>
 has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xp
s_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no load.  PAR will not
   attempt to route this signal.

Starting Router

INFO:Route - One or more directed routing (DIRT) constraints generated for a specific device have been found. Note that
   DIRT strings are guaranteed to work only on the same device they were created for. If the DIRT constraints fail,
   verify that the same connectivity is available in the target device for this implementation. 


# of EXACT MODE DIRECTED ROUTING found:128, SUCCESS:128, FAILED:0


Phase 1: 117502 unrouted;       REAL time: 1 mins 29 secs 


Phase 2: 100234 unrouted;       REAL time: 1 mins 38 secs 


Phase 3: 43713 unrouted;       REAL time: 2 mins 22 secs 


Phase 4: 43713 unrouted; (340911)      REAL time: 2 mins 29 secs 


Phase 5: 43820 unrouted; (12951)      REAL time: 2 mins 42 secs 


Phase 6: 43872 unrouted; (59)      REAL time: 2 mins 44 secs 


Phase 7: 0 unrouted; (59)      REAL time: 4 mins 13 secs 


Updating file: system.ncd with current fully routed design.


Phase 8: 0 unrouted; (59)      REAL time: 4 mins 25 secs 


Phase 9: 0 unrouted; (59)      REAL time: 4 mins 27 secs 


Phase 10: 0 unrouted; (0)      REAL time: 5 mins 20 secs 


Total REAL time to Router completion: 5 mins 29 secs 
Total CPU time to Router completion: 5 mins 24 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|dlmb_cntlr_BRAM_PORT |              |      |      |            |             |
|          1_BRAM_Clk | BUFGCTRL_X0Y0| No   | 6141 |  0.569     |  2.115      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_mpmc_clk_ |              |      |      |            |             |
|                90_s | BUFGCTRL_X0Y3| No   |  158 |  0.264     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|thread_manager/threa |              |      |      |            |             |
|d_manager/USER_LOGIC |              |      |      |            |             |
|      _I/control0<0> | BUFGCTRL_X0Y2| No   |   74 |  0.431     |  2.111      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_MPMC_Clk_ |              |      |      |            |             |
|                Div2 | BUFGCTRL_X0Y8| No   |  466 |  0.307     |  2.057      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_5 | BUFGCTRL_X0Y1| No   |  260 |  0.431     |  2.023      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   18 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   18 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   18 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   18 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|          proc_clk_s | BUFGCTRL_X0Y7| No   |    6 |  0.113     |  1.740      |
+---------------------+--------------+------+------+------------+-------------+
|        clk_200mhz_s | BUFGCTRL_X0Y5| No   |    3 |  0.077     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0/plb_v46_0/ |              |      |      |            |             |
|GEN_SHARED.I_PLB_ARB |              |      |      |            |             |
|ITER_LOGIC/I_ARB_ENC |              |      |      |            |             |
|ODER/GTR_ONE_MASTER. |              |      |      |            |             |
|RR_ARB_GEN.I_RR_SELE |              |      |      |            |             |
|CT/new_mstr_index<0> |              |      |      |            |             |
|                     |         Local|      |  161 |  0.303     |  0.983      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_cntlr_0_0_JT |              |      |      |            |             |
|            GC405TCK |         Local|      |    1 |  0.000     |  1.526      |
+---------------------+--------------+------+------+------------+-------------+
|thread_manager/threa |              |      |      |            |             |
|d_manager/USER_LOGIC |              |      |      |            |             |
|_I/i_icon/U0/iUPDATE |              |      |      |            |             |
|                _OUT |         Local|      |    1 |  0.000     |  1.557      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_5 |         Local|      |   34 |  3.645     |  5.171      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |         |            |  
          |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP   |     0.018ns|     1.882ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD    |     1.014ns|            |       0|           0
     1.9 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.028ns|     7.972ns|       0|           0
  L0_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD    |     0.004ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.078ns|     0.522ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     1.412ns|    13.176ns|       0|           0
  L0_CLK_OUT_4_ = PERIOD TIMEGRP         "c | HOLD    |     0.047ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_4_" TS_sys_clk_pin /         0.625 |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     1.976ns|     6.017ns|       0|           0
  L0_CLK_OUT_2_ = PERIOD TIMEGRP         "c | HOLD    |     0.438ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_2_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  PHASE 2 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     6.139ns|     1.861ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.704ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP   |     6.514ns|     5.486ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD    |     0.462ns|            |       0|           0
     12 ns                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP   |     6.686ns|     5.314ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD    |     0.152ns|            |       0|           0
      TIMEGRP "FFS" 12 ns                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |     8.802ns|     3.198ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD    |     0.120ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP   |    10.081ns|     1.919ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD    |     0.229ns|            |       0|           0
       12 ns                                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |    10.135ns|     1.865ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD    |     0.119ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A     |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |         |            |            |        |            
     TIMEGRP "FFS" 12 ns                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.965ns|            0|            0|            0|      2062118|
| TS_clock_generator_0_clock_gen|      8.000ns|      1.861ns|          N/A|            0|            0|            4|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.972ns|          N/A|            0|            0|      2044313|            0|
| erator_0_PLL0_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      6.017ns|          N/A|            0|            0|          894|            0|
| erator_0_PLL0_CLK_OUT_2_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     13.176ns|          N/A|            0|            0|        16907|            0|
| erator_0_PLL0_CLK_OUT_4_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 68 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Loading device for application Rf_Device from file '5vlx50t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

INFO:ParHelpers:197 - Number of "Exact" mode Directed Routing Constraints: 128
INFO:ParHelpers:199 - All "EXACT" mode Directed Routing constrained nets successfully routed. The number of constraints
   found: 128, number successful: 128
Total REAL time to PAR completion: 5 mins 54 secs 
Total CPU time to PAR completion: 5 mins 48 secs 

Peak Memory Usage:  1471 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 70
Number of info messages: 5


Writing design to file system.ncd




PAR done!





#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx system.ncd
system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.62 2008-08-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 2062721 paths, 16 nets, and 100481 connections

Design statistics:
   Minimum period:  13.176ns (Maximum frequency:  75.896MHz)
   Maximum path delay from/to any node:   5.486ns
   Maximum net delay:   0.838ns


Analysis completed Fri Dec  5 10:50:10 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 1 mins 38 secs 




xflow done!

touch __xps/system_routed

xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par

Analyzing implementation/system.par

*********************************************

Running Bitgen..

*********************************************

cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1

Opened constraints file system.pcf.


Fri Dec  5 10:50:30 2008



INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X2Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X0Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X1Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X1Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X2Y25' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y17' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_0' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_1' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_2' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_3' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X2Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to pla
cement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X0Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X1Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X1Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X2Y25' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y17' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_0' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_1' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_2' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_3' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X2Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X0Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X1Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X1Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X2Y25' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y17' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_0' updated to placement 'RAMB36_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_1' updated to placement 'RAMB36_X3Y12' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_2' updated to placement 'RAMB36_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_3' updated to placement 'RAMB36_X3Y11' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X2Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X0Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X1Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X1Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X2Y25' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y17' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram3a/mb_bram3a/ramb36_0' updated to placement 'RAMB36_X3Y10' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram3a/mb_bram3a/ramb36_1' updated to placement 'RAMB36_X2Y10' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram3a/mb_bram3a/ramb36_2' updated to placement 'RAMB36_X3Y9' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram3a/mb_bram3a/ramb36_3' updated to placement 'RAMB36_X3Y8' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X2Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRA
Running DRC.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Bitstream generation is complete.

M 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X0Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X1Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X1Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X2Y25' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y17' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram4a/mb_bram4a/ramb36_0' updated to placement 'RAMB36_X4Y15' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram4a/mb_bram4a/ramb36_1' updated to placement 'RAMB36_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram4a/mb_bram4a/ramb36_2' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram4a/mb_bram4a/ramb36_3' updated to placement 'RAMB36_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X2Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X0Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X1Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X1Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X2Y25' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y17' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y16' from design.


*********************************************

Creating software libraries...

*********************************************

libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/      system.mss

libgen

Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mss 



Output Directory (-od)		:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/

Part (-p)			: virtex5



Software Specification file	: system.mss

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_3a
  (0000000000-0x00003fff) dlmb_cntlr3a	mb_dlmb3a
  (0000000000-0x00003fff) ilmb_cntlr3a	mb_ilmb3a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_4a
  (0000000000-0x00003fff) dlmb_cntlr4a	mb_dlmb4a
  (0000000000-0x00003fff) ilmb_cntlr4a	mb_ilmb4a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 272 - tool is overriding PARAMETER C_SPLB1_P2P value to 0

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 11

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 11

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 4

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 11
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 11
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 4
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 11
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 11
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 268 - tool is overriding PARAMETER C_SPLB1_DWIDTH value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 270 - tool is overriding PARAMETER C_SPLB1_NUM_MASTERS value to
   11
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 271 - tool is overriding PARAMETER C_SPLB1_MID_WIDTH value to 4

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to PLB

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 11
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 4
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000
INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4
INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 11
INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 5
INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 11
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 4
INFO:MDT - IPNAME:plb_hthread_reset_core_0 INSTANCE:plb_hthread_reset_core -
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/plb
   _hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 11
INFO:MDT - IPNAME:plb_hthread_reset_core_0 INSTANCE:plb_hthread_reset_core -
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/plb
   _hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 29 -
   tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 46 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 4
INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 11
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 55 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 4
INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 11
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:ilmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram2a INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb3a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb3a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:ilmb_cntlr3a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr3a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram3a INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb4a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb4a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr4a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr4a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram4a INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000


Running system level Update ...


Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...


Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 68 - 11 master(s) : 11 slave(s)

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 309 - 4 master(s) : 5 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 484 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 491 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 555 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 562 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 610 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 617 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb3a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 665 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb3a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 672 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb4a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 720 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb4a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 727 - 1 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb3a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb3a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb4a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb4a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 384 - floating connection!
WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 387 - floating connection!
WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 289 - floating connection!
WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 355 - floating connection!
WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 381 - floating connection!
WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 382 - floating connection!
WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 390 - floating connection!
WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 415 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb3a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb3a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb4a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb4a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!


Performing Clock DRCs...


WARNING:MDT - No PROCESSOR driver assigned to microblaze_2a in MSS file.
   Assigning cpu 1.11.b driver to processor microblaze_2a ...

WARNING:MDT - No PROCESSOR driver assigned to microblaze_3a in MSS file.
   Assigning cpu 1.11.b driver to processor microblaze_3a ...

WARNING:MDT - No PROCESSOR driver assigned to microblaze_4a in MSS file.
   Assigning cpu 1.11.b driver to processor microblaze_4a ...
INFO:MDT - List of peripherals addressable from processor instance ppc440_0 : 
  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_0
   : 
  - dlmb_cntlr
  - ilmb_cntlr
  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_1
   : 
  - dlmb_cntlr1
  - ilmb_cntlr1
  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_2a
   : 
  - dlmb_cntlr2a
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 633 - No Driver Found for instance dlmb_cntlr2a. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance dlmb_cntlr2a

  - ilmb_cntlr2a
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 624 - No Driver Found for instance ilmb_cntlr2a. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance ilmb_cntlr2a

  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_3a
   : 
  - dlmb_cntlr3a
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 688 - No Driver Found for instance dlmb_cntlr3a. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance dlmb_cntlr3a

  - ilmb_cntlr3a
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 679 - No Driver Found for instance ilmb_cntlr3a. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance ilmb_cntlr3a

  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_4a
   : 
  - dlmb_cntlr4a
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 743 - No Driver Found for instance dlmb_cntlr4a. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance dlmb_cntlr4a

  - ilmb_cntlr4a
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 734 - No Driver Found for instance ilmb_cntlr4a. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance ilmb_cntlr4a

  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0


Building Directory Structure for ppc440_0


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_ppc440_v1_00_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc440_v1_00_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/cpu_ppc440_v1_00_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling lldma

Compiling bsp

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu_ppc440


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_0


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 

Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_1


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:

gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_2a


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 
Copying Library Files ...

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:

gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_3a


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_3a/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_3a/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_3a/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_3a/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_3a/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_3a/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_3a/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 

Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_3a/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_4a


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_4a/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_4a/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_4a/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_4a/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_4a/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_4a/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_4a/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 

Configuring make for target include using:

gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 
Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_4a/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


LibGen Done. 

powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \

	  

powerpc-eabi-size TestApp_Memory/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5482	    316	   2084	   7882	   1eca	TestApp_Memory/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Imy_sw/  -L./microblaze_0/lib/  \

	  

mb-size MB_HWT/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5190	    300	   1064	   6554	   199a	MB_HWT/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_1/include/  -Imy_sw/  -L./microblaze_1/lib/  \

	  

mb-size MB_HWT1/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5190	    300	   1064	   6554	   199a	MB_HWT1/executable.elf


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  \
	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_3a
  (0000000000-0x00003fff) dlmb_cntlr3a	mb_dlmb3a
  (0000000000-0x00003fff) ilmb_cntlr3a	mb_ilmb3a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_4a
  (0000000000-0x00003fff) dlmb_cntlr4a	mb_dlmb4a
  (0000000000-0x00003fff) ilmb_cntlr4a	mb_ilmb4a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Initializing Memory...
Checking ELFs associated with PPC440 instance ppc440_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file MB_HWT/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...


Analyzing file MB_HWT1/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -o b
implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Fri Dec  5 10:54:20 2008
 make -f system.make download started...



*********************************************

Downloading Bitstream onto the target board

*********************************************

impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.

Reusing 78008001 key.

Reusing FC008001 key.

Connecting to cable (Parallel Port - parport0).

 Cannot access /dev/windrvr6 - Permission denied.

Cable connection failed.

Reusing 79008001 key.

Reusing FD008001 key.
Connecting to cable (Parallel Port - parport1).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7A008001 key.
Reusing FE008001 key.
Connecting to cable (Parallel Port - parport2).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7B008001 key.
Reusing FF008001 key.
Connecting to cable (Parallel Port - parport3).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing A0008001 key.
Reusing 24008001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.

File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.

 Using libusb.

 Max current requested during enumeration is 300 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.

File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.

Firmware hex file version = 2401.

PLD file version = 200Dh.

 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

INFO:iMPACT:1777 - 

   Reading /opt/Xilinx/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

I
N
FO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...

I
N
F
O:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
FO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   30.69 C, Min. Reading:   24.78 C, Max.
Reading:   30.69 C

5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V

5: VCCAUX Supply: Current Reading:   2.490 V, Min. Reading:   2.487 V, Max.
Reading:   2.499 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1

DCI matched                                       :         1

End of startup signal from Startup block          :         1

status of GTS_CFG_B                               :         1

status of GWE                                     :         1

status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0

Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

'5': Programmed successfully.

INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =     10 sec.

----------------------------------------------------------------------
----------------------------------------------------------------------

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Fri Dec  5 10:57:37 2008
 make -f system.make init_bram started...

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Imy_sw/  -L./microblaze_0/lib/  \
	  

/
tmp/ccsFiebw.o: In function `delay':
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/my_sw/proc_hw_thread.c:36: multiple definition of `delay'
/tmp/cc4q8CDl.o:/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/my_sw/hw_thread.c:55: first defined here
/opt/Xilinx/10.1/EDK/gnu/microblaze/lin64/bin/../lib/gcc/microblaze-xilinx-elf/4.1.1/../../../../microblaze-xilinx-elf/bin/ld.real: Disabling relaxation: it will not work with multiple definitions
collect2: ld returned 1 exit status
make: *** [MB_HWT/executable.elf] Error 1



Done!

At Local date and time: Fri Dec  5 10:58:19 2008
 make -f system.make init_bram started...

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Imy_sw/  -L./microblaze_0/lib/  \
	  

mb-size MB_HWT/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5286	    300	   1064	   6650	   19fa	MB_HWT/executable.elf


mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_1/include/  -Imy_sw/  -L./microblaze_1/lib/  \
	  

mb-size MB_HWT1/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5286	    300	   1064	   6650	   19fa	MB_HWT1/executable.elf



*********************************************

Initializing BRAM contents of the bitstream

*********************************************

bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  \

	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_3a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_4a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_3a
  (0000000000-0x00003fff) dlmb_cntlr3a	mb_dlmb3a
  (0000000000-0x00003fff) ilmb_cntlr3a	mb_ilmb3a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_4a
  (0000000000-0x00003fff) dlmb_cntlr4a	mb_dlmb4a
  (0000000000-0x00003fff) ilmb_cntlr4a	mb_ilmb4a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Initializing Memory...
Checking ELFs associated with PPC440 instance ppc440_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file MB_HWT/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...


Analyzing file MB_HWT1/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -o b
implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Fri Dec  5 10:58:33 2008
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.
Reusing 78008001 key.
Reusing FC008001 key.
Connecting to cable (Parallel Port - parport0).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 79008001 key.
Reusing FD008001 key.
Connecting to cable (Parallel Port - parport1).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7A008001 key.
Reusing FE008001 key.
Connecting to cable (Parallel Port - parport2).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7B008001 key.
Reusing FF008001 key.
Connecting to cable (Parallel Port - parport3).

 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing A0008001 key.
Reusing 24008001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 300 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.

PLD file version = 200Dh.

 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

I
N
FO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
F
O
:
i
M
P
----------------------------------------------------------------------
----------------------------------------------------------------------

ACT:501 - '1': Added Device xc5vfx70t successfully.

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.



Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------

I
NFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   50.38 C, Min. Reading:   29.21 C, Max.
Reading:   50.87 C

5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V

5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.487 V, Max.
Reading:   2.496 V

'5': Programming device...

 Match_cycle = 2.

done.

'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1

DCI matched                                       :         1

End of startup signal from Startup block          :         1

status of GTS_CFG_B                               :         1

status of GWE                                     :         1

status of GHIGH                                   :         1

value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

I
'5': Programmed successfully.

NFO:iMPACT - '5': Checking done pin....done.

Elapsed time =     11 sec.

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

Project files have changed on disk.

ERROR:MDT - standalone - /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/system.mss line 37 - No Processor instance named microblaze_3a is present in MHS File !

ERROR:MDT - standalone - /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/system.mss line 45 - No Processor instance named microblaze_4a is present in MHS File !

ERROR:MDT - No processor specified for BootLoop

ERROR:MDT - No processor specified for XmdStub

ERROR:MDT - No processor specified for BootLoop

ERROR:MDT - No processor specified for XmdStub

WARNING:UtilitiesC:159 - Message file "usenglish/_SSNAME.msg" wasn't found.

At Local date and time: Fri Dec  5 11:09:35 2008
 make -f system.make init_bram started...

****************************************************
Creating system netlist for hardware specification..

****************************************************

platgen -p xc5vfx70tff1136-1 -lang vhdl -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/  system.mhs



Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.





Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mhs 



Parse system.mhs ...


Read MPD definitions ...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_1

  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1

  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_2a

  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a

  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0


Check platform address map ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 272 - tool is overriding PARAMETER C_SPLB1_P2P value to 0


Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 7

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 11

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128

INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 7

INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 268 - tool is overriding PARAMETER C_SPLB1_DWIDTH value to 128

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 270 - tool is overriding PARAMETER C_SPLB1_NUM_MASTERS value to
   7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 271 - tool is overriding PARAMETER C_SPLB1_MID_WIDTH value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to PLB

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110

INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 7

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000

INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 5

INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:plb_hthread_reset_core_0 INSTANCE:plb_hthread_reset_core -
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/plb
   _hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 7

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram2a INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000


Running system level Update ...


Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...


Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 68 - 7 master(s) : 11 slave(s)

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 309 - 4 master(s) : 5 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 484 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 491 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 553 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 560 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 608 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 615 - 1 master(s) : 1 slave(s)


Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 384 - floating connection!

WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 387 - floating connection!

WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 289 - floating connection!

WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 355 - floating connection!

WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 381 - floating connection!

WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 382 - floating connection!

WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 390 - floating connection!
WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 415 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!


Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.




Modify defaults ...


Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds


Creating hardware output directories ...


Managing hardware (BBD-specified) netlist files ...

IPNAME:opb_threadCore INSTANCE:thread_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 369 - Copying (BBD-specified) netlist files.


Managing cache ...

IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 50 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 88 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:sram_util_bus_split_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 194 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:ddr2_sdram_util_bus_split_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 204 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:ddr2_sdram_util_bus_split_2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 214 - Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 224 - Copying cache implementation netlist

IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 264 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 270 - Copying cache implementation netlist

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 309 - Copying cache implementation netlist

IPNAME:opb_bram_if_cntlr INSTANCE:opb_bram_if_cntlr_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 320 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:bram_block_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 329 - Copying cache implementation netlist

IPNAME:opb_threadCore INSTANCE:thread_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 369 - Copying cache implementation netlist

IPNAME:opb_Scheduler_Master INSTANCE:scheduler -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 403 - Copying cache implementation netlist

IPNAME:opb_SynchManager INSTANCE:synch_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 432 - Copying cache implementation netlist

IPNAME:opb_blk_mcvar INSTANCE:cond_vars -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 449 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 469 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 484 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 491 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 498 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 507 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 516 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 538 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 553 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 560 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 567 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 576 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 585 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 593 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 608 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 615 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 622 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 631 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 640 - Copying cache implementation netlist


Elaborating instances ...

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 88 - elaborating IP

IPNAME:bram_block INSTANCE:bram_block_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 329 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 516 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 585 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 640 - elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 3.00 seconds


Constructing platform-level connectivity ...

Completion time: 0.00 seconds


Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.

INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 68 - Running XST synthesis

INSTANCE:xps_bram_if_cntlr_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 76 - Running XST synthesis

INSTANCE:rs232_uart_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 94 - Running XST synthesis

INSTANCE:leds_8bit -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 110 - Running XST synthesis

INSTANCE:sram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 123 - Running XST synthesis

INSTANCE:ddr2_sdram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 152 - Running XST synthesis

INSTANCE:xps_intc_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 283 - Running XST synthesis

INSTANCE:plbv46_opb_bridge_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 296 - Running XST synthesis

INSTANCE:xps_bram_if_cntlr_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 336 - Running XST synthesis

INSTANCE:plb_hthread_reset_core_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 349 - Running XST synthesis

INSTANCE:xps_timer_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 461 - Running XST synthesis

INSTANCE:mdm_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 523 - Running XST synthesis


Running NGCBUILD ...

IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 94 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc



Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/rs232_uart_1_wrapper/rs232_uart_1_wrapper.ngc" ...


Partition Implementation Status

-------------------------------


  No Partitions were found in this design.


-------------------------------



NGCBUILD Design Results Summary:

  Number of errors:     0

  Number of warnings:   0



Writing NGC file "../rs232_uart_1_wrapper.ngc" ...



Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...



NGCBUILD done.


IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 152 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc



Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ngc" ...



Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...


Partition Implementation Status

-------------------------------


  No Partitions were found in this design.


-------------------------------


NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...



Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...



NGCBUILD done.


IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 283 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc



Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...


Partition Implementation Status

-------------------------------


  No Partitions were found in this design.


-------------------------------



NGCBUILD Design Results Summary:

  Number of errors:     0

  Number of warnings:   0



Writing NGC file "../xps_intc_0_wrapper.ngc" ...



Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...



NGCBUILD done.



Rebuilding cache ...


Total run time: 968.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent

Running XST synthesis ...

XST completed

Release 10.1.03 - ngcbuild K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/10.1/ISE/data/ngcflow.csf>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild ./system.ngc
../implementation/system.ngc



Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/synthesis/system.ngc" ...


Partition Implementation Status

-------------------------------


  No Partitions were found in this design.


-------------------------------



NGCBUILD Design Results Summary:

  Number of errors:     0

  Number of warnings:   0



Writing NGC file "../implementation/system.ngc" ...



Writing NGCBUILD log file "../implementation/system.blc"...



NGCBUILD done.


*********************************************

Running Xilinx Implementation tools..

*********************************************

xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Using Flow File:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
implementation/fpga.flw 

Using Option File(s): 

 /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xflow.opt 



Creating Script File ... 


#----------------------------------------------#

# Starting program ngdbuild

# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/system.ngc" -uc system.ucf system.ngd 

#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/system.ngc" ...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ppc440_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/plb_v46_0_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/sram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ddr2_sdram_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/sram_util_bus_split_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ddr2_sdram_util_bus_split_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ddr2_sdram_util_bus_split_2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/jtagppc_cntlr_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/plbv46_opb_bridge_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/opb_v20_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/opb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/bram_block_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/plb_hthread_reset_core_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/thread_manager_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/scheduler_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/synch_manager_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/cond_vars_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_ilmb_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_dlmb_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mdm_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/microblaze_1_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_ilmb1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_dlmb1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ilmb_cntlr1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/dlmb_cntlr1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_bram1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/microblaze_2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_ilmb2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_dlmb2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ilmb_cntlr2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/dlmb_cntlr2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_bram2a_wrapper.ngc"...
Gathering constraint information from source properties...

Done.


Applying constraints in "system.ucf" to the design...

WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_DCM_
   ADV.DCM_ADV_INST' of type DCM_ADV has been changed from 'VIRTEX4' to
   'VIRTEX5' to correct post-ngdbuild and timing simulation for this primitive. 
   In order for functional simulation to be correct, the value of SIM_DEVICE
   should be changed in this same manner in the source netlist or constraint
   file.
Resolving constraint associations...

Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin /
   1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_" TS_sys_clk_pin /
   1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_" TS_sys_clk_pin /
   1.25 PHASE 2000 ps HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_" TS_sys_clk_pin /
   0.625 HIGH 50%>

Done...
Checking Partitions ...


Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN
   [7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[
   7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S
   _H_REG' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FD
   RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
   ' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRE
SS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_GEN[
   0].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'scheduler/scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_MN
   _ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'scheduler/scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_MN
   _ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/IN
   CLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/IN
   CLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].
REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' ha
s unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "
DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:
NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 208

Writing NGD file "system.ngd" ...


Writing NGDBUILD log file "system.bld"...

NGDBUILD done.





#----------------------------------------------#

# Starting program map

# map -o system_map.ncd -w -pr b -ol high -timing system.ngd system.pcf 

#----------------------------------------------#

Release 10.1.03 - Map K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file </opt/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:33b3ea0e) REAL time: 2 mins 21 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7 (Checksum:33b3ea0e) REAL time: 2 mins 21 secs 

Phase 3.31
Phase 3.31 (Checksum:33b72981) REAL time: 2 mins 21 secs 

Phase 4.33

Phase 4.33 (Checksum:33b72981) REAL time: 4 mins 9 secs 

Phase 5.32

Phase 5.32 (Checksum:33b72981) REAL time: 4 mins 17 secs 

Phase 6.2





There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use
      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   4  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  12  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


.....

Phase 6.2 (Checksum:33c31465) REAL time: 4 mins 28 secs 

Phase 7.30
Phase 7.30 (Checksum:33c31465) REAL time: 4 mins 28 secs 


Phase 8.3
Phase 8.3 (Checksum:33c31465) REAL time: 4 mins 29 secs 

Phase 9.5

Phase 9.5 (Checksum:33c31465) REAL time: 4 mins 31 secs 

Phase 10.8

...
...
...
...
...
....
...
...
...
.

......
.......
.......
........
........
........

.......
........
....

..
........
.....
..
.....
..
.....
..
......
.......

.
.......
........

.
....
...
.....
.......
...

.......
...
.....

..
..........
...........
...............
...............
........

Phase 10.8 (Checksum:daf28db8) REAL time: 7 mins 27 secs 

Phase 11.29
Phase 11.29 (Checksum:daf28db8) REAL time: 7 mins 27 secs 

Phase 12.5

Phase 12.5 (Checksum:daf28db8) REAL time: 7 mins 29 secs 

Phase 13.18

Phase 13.18 (Checksum:dbf6c81e) REAL time: 10 mins 52 secs 

Phase 14.5

Phase 14.5 (Checksum:dbf6c81e) REAL time: 10 mins 54 secs 

Phase 15.34
Phase 15.34 (Checksum:dbf6c81e) REAL time: 10 mins 55 secs 


REAL time consumed by placer: 10 mins 58 secs 
CPU  time consumed by placer: 9 mins 11 secs 


Design Summary:
Number of errors:      0
Number of warnings:  176
Slice Logic Utilization:
  Number of Slice Registers:                13,255 out of  44,800   29%
    Number used as Flip Flops:              13,251
    Number used as Latches:                      4
  Number of Slice LUTs:                     13,818 out of  44,800   30%
    Number used as logic:                   12,816 out of  44,800   28%
      Number using O6 output only:          11,430
      Number using O5 output only:             456
      Number using O5 and O6:                  930
    Number used as Memory:                     918 out of  13,120    6%
      Number used as Dual Port RAM:            192
        Number using O5 and O6:                192
      Number used as Shift Register:           726
        Number using O6 output only:           722
        Number using O5 output only:             4
    Number used as exclusive route-thru:        84
  Number of route-thrus:                       564 out of  89,600    1%
    Number using O6 output only:               521
    Number using O5 output only:                27
    Number using O5 and O6:                     16

Slice Logic Distribution:
  Number of occupied Slices:                 6,957 out of  11,200   62%
  Number of LUT Flip Flop pairs used:       19,599
    Number with an unused Flip Flop:         6,344 out of  19,599   32%
    Number with an unused LUT:               5,781 out of  19,599   29%
    Number of fully used LUT-FF pairs:       7,474 out of  19,599   38%
    Number of unique control sets:           1,445
    Number of slice register sites lost
      to control set restrictions:           3,259 out of  44,800    7%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       192 out of     640   30%
    IOB Flip Flops:                            404

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      62 out of     148   41%
    Number using BlockRAM only:                 62
    Total primitives used:
      Number of 36k BlockRAM used:              60
      Number of 18k BlockRAM used:               3
    Total Memory used (KB):                  2,214 out of   5,328   41%
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28%
    Number used as BUFGs:                        9
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of DSP48Es:                             9 out of     128    7%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PPC440s:                             1 out of       1  100%

  Number of RPM macros:           64
Peak Memory Usage:  1781 MB
Total REAL time to MAP completion:  13 mins 25 secs 
Total CPU time to MAP completion:   11 mins 9 secs 


Mapping completed.
See MAP report file "system_map.mrp" for details.





#----------------------------------------------#

# Starting program par

# par -w -ol high system_map.ncd system.ncd system.pcf 

#----------------------------------------------#

Release 10.1.03 - par K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.

Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.

Device speed data version:  "PRODUCTION 1.62 2008-08-19".




Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                           9 out of 32     28%
   Number of BUFIOs                          8 out of 80     10%
   Number of DCM_ADVs                        1 out of 12      8%
   Number of DSP48Es                         9 out of 128     7%
   Number of IDELAYCTRLs                     3 out of 22     13%
      Number of LOCed IDELAYCTRLs            3 out of 3     100%

   Number of ILOGICs                       106 out of 800    13%
      Number of LOCed ILOGICs                8 out of 106     7%

   Number of External IOBs                 192 out of 640    30%
      Number of LOCed IOBs                 192 out of 192   100%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       186 out of 800    23%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB18X2s                       2 out of 148     1%
   Number of RAMB36_EXPs                    60 out of 148    40%
   Number of Slice Registers             13255 out of 44800  29%
      Number used as Flip Flops          13251
      Number used as Latches                 4
      Number used as LatchThrus              0

   Number of Slice LUTS                  13818 out of 44800  30%
   Number of Slice LUT-Flip Flop pairs   19599 out of 44800  43%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 29 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 30 secs 


WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_b
ram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no load.  PAR will not
   attempt to route t
his signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no load.  PAR will not
   attempt to route this signal.
Starting Router

INFO:Route - One or more directed routing (DIRT) constraints generated for a specific device have been found. Note that
   DIRT strings are guaranteed to work only on the same device they were created for. If the DIRT constraints fail,
   verify that the same connectivity is available in the target device for this implementation. 


# of EXACT MODE DIRECTED ROUTING found:128, SUCCESS:128, FAILED:0


Phase 1: 97059 unrouted;       REAL time: 1 mins 47 secs 


Phase 2: 82368 unrouted;       REAL time: 2 mins 1 secs 


Phase 3: 33751 unrouted;       REAL time: 3 mins 4 secs 


Phase 4: 33751 unrouted; (251533)      REAL time: 3 mins 13 secs 


Phase 5: 33822 unrouted; (76)      REAL time: 3 mins 37 secs 


Phase 6: 33822 unrouted; (76)      REAL time: 3 mins 38 secs 


Phase 7: 0 unrouted; (75)      REAL time: 5 mins 6 secs 


Updating file: system.ncd with current fully routed design.


Phase 8: 0 unrouted; (75)      REAL time: 5 mins 18 secs 


Phase 9: 0 unrouted; (75)      REAL time: 5 mins 20 secs 


Phase 10: 0 unrouted; (0)      REAL time: 6 mins 13 secs 


Total REAL time to Router completion: 6 mins 26 secs 
Total CPU time to Router completion: 4 mins 44 secs 


Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|dlmb_cntlr_BRAM_PORT |              |      |      |            |             |
|          1_BRAM_Clk | BUFGCTRL_X0Y0| No   | 5213 |  0.582     |  2.126      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_MPMC_Clk_ |              |      |      |            |             |
|                Div2 | BUFGCTRL_X0Y8| No   |  450 |  0.290     |  2.057      |
+---------------------+--------------+------+------+------------+-------------+
|thread_manager/threa |              |      |      |            |             |
|d_manager/USER_LOGIC |              |      |      |            |             |
|      _I/control0<0> | BUFGCTRL_X0Y2| No   |   75 |  0.486     |  2.126      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_3 | BUFGCTRL_X0Y1| No   |  159 |  0.328     |  1.980      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_mpmc_clk_ |              |      |      |            |             |
|                90_s | BUFGCTRL_X0Y3| No   |  162 |  0.268     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|          proc_clk_s | BUFGCTRL_X0Y7| No   |    6 |  0.040     |  1.739      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   18 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   18 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   18 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2
_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   18 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|        clk_200mhz_s | BUFGCTRL_X0Y5| No   |    3 |  0.077     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0/plb_v46_0/ |              |      |      |            |             |
|GEN_SHARED.I_PLB_ARB |              |      |      |            |             |
|ITER_LOGIC/I_ARB_ENC |              |      |      |            |             |
|ODER/GTR_ONE_MASTER. |              |      |      |            |             |
|RR_ARB_GEN.I_RR_SELE |              |      |      |            |             |
|CT/new_mstr_index<0> |              |      |      |            |             |
|                     |         Local|      |   75 |  0.176     |  1.183      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_3 |         Local|      |   25 |  4.176     |  6.799      |
+---------------------+--------------+------+------+------------+-------------+
|thread_manager/threa |              |      |      |            |             |
|d_manager/USER_LOGIC |              |      |      |            |             |
|_I/i_icon/U0/iUPDATE |              |      |      |            |             |
|                _OUT |         Local|      |    1 |  0.000     |  1.690      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_cntlr_0_0_JT |              |      |      |            |             |
|            GC405TCK |         Local|      |    1 |  0.000     |  1.526      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
---------------
---------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP   |     0.018ns|     1.882ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD    |     1.014ns|            |       0|           0
     1.9 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.026ns|     7.974ns|       0|           0
  L0_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD    |     0.001ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |    
        
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.546ns|    14.908ns|       0|           0
  L0_CLK_OUT_4_ = PERIOD TIMEGRP         "c | HOLD    |     0.030ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_4_" TS_sys_clk_pin /         0.625 |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     1.925ns|     5.172ns|       0|           0
  L0_CLK_OUT_2_ = PERIOD TIMEGRP         "c | HOLD    |     0.468ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_2_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  PHASE 2 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP   |     5.539ns|     6.461ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD    |     0.352ns|            |       0|           0
     12 ns                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     6.358ns|     1.642ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.466ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP   |     6.910ns|     5.090ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD    |     0.392ns|  
          |       0|           0
      TIMEGRP "FFS" 12 ns                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |     8.656ns|     3.344ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD    |     0.102ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |     9.732ns|     2.268ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD    |     0.321ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP   |    10.063ns|     1.937ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD    |     0.124ns|            |       0|           0
       12 ns                                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A     |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |         |            |            |        |            
     TIMEGRP "FFS" 12 ns                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.967ns|            0|            0|            0|      1325186|
| TS_clock_generator_0_clock_gen|      8.000ns|      1.642ns|          N/A|            0|            0|            4|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.974ns|          N/A|            0|            0|      1307439|            0|
| erator_0_PLL0_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      5.172ns|          N/A|            0|            0|          894|            0|
| erator_0_PLL0_CLK_OUT_2_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     14.908ns|          N/A|            0|            0|        16849|            0|
| erator_0_PLL0_CLK_OUT_4_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries i
n the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 68 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Loading device for application Rf_Device from file '5vlx50t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

INFO:ParHelpers:197 - Number of "Exact" mode Directed Routing Constraints: 128
INFO:ParHelpers:199 - All "EXACT" mode Directed Routing constrained nets successfully routed. The number of constraints
   found: 128, number successful: 128
Total REAL time to PAR completion: 7 mins 5 secs 
Total CPU time to PAR completion: 5 mins 8 secs 

Peak Memory Usage:  1341 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 70
Number of info messages: 5


Writing design to file system.ncd





PAR done!





#----------------------------------------------#

# Starting program post_par_trce

# trce -e 3 -xml system.twx system.ncd system.pcf 

#----------------------------------------------#

Release 10.1.03 - Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx system.ncd
system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.62 2008-08-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 1325789 paths, 16 nets, and 83329 connections

Design statistics:
   Minimum period:  14.908ns (Maximum frequency:  67.078MHz)
   Maximum path delay from/to any node:   6.461ns
   Maximum net delay:   0.838ns


Analysis completed Fri Dec  5 11:54:12 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 2 mins 23 secs 




xflow done!

touch __xps/system_routed

xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par

Analyzing implementation/system.par

*********************************************

Running Bitgen..

*********************************************

cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1

Opened constraints file system.pcf.


Fri Dec  5 11:54:36 2008



INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X2Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X3Y25' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X0Y20' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_0' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_1' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_2' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_3' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X2Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X3Y25' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to pla
cement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X0Y20' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_0' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_1' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_2' updated to placement 'RAMB36_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_3' updated to placement 'RAMB36_X4Y15' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X2Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X3Y25' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X0Y20' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_0' updated to placement 'RAMB36_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_1' updated to placement 'RAMB36_X3Y10' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_2' upd
Running DRC.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.

WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Bitstream generation is complete.

ated to placement 'RAMB36_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_3' updated to placement 'RAMB36_X3Y9' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X2Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X3Y25' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X0Y20' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y13' from design.


*********************************************

Creating software libraries...

*********************************************

libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/    system.mss

libgen

Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mss 



Output Directory (-od)		:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/

Part (-p)			: virtex5



Software Specification file	: system.mss

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 272 - tool is overriding PARAMETER C_SPLB1_P2P value to 0

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 7

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 11

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64

INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128

INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 7

INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 268 - tool is overriding PARAMETER C_SPLB1_DWIDTH value to 128

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 270 - tool is overriding PARAMETER C_SPLB1_NUM_MASTERS value to
   7

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 271 - tool is overriding PARAMETER C_SPLB1_MID_WIDTH value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to PLB
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110

INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 7
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000

INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 5

INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:plb_hthread_reset_core_0 INSTANCE:plb_hthread_reset_core -
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/plb
   _hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 7
INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 7
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram2a INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000


Running system level Update ...


Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...


Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 68 - 7 master(s) : 11 slave(s)

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 309 - 4 master(s) : 5 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 484 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 491 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 553 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 560 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 608 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 615 - 1 master(s) : 1 slave(s)


Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 384 - floating connection!

WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 387 - floating connection!

WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 289 - floating connection!

WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 355 - floating connection!

WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 381 - floating connection!

WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 382 - floating connection!

WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 390 - floating connection!

WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 415 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

Performing Clock DRCs...


WARNING:MDT - No PROCESSOR driver assigned to microblaze_2a in MSS file.
   Assigning cpu 1.11.b driver to processor microblaze_2a ...

INFO:MDT - List of peripherals addressable from processor instance ppc440_0 : 

  - xps_bram_if_cntlr_1

  - RS232_Uart_1

  - LEDs_8Bit

  - SRAM

  - DDR2_SDRAM

  - xps_intc_0

  - opb_v20_0

WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0


  - opb_bram_if_cntlr_1

WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1


  - thread_manager

  - scheduler

  - synch_manager

  - cond_vars

  - xps_bram_if_cntlr_0

WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0


  - plb_hthread_reset_core_0

  - xps_timer_0

  - mdm_0

INFO:MDT - List of peripherals addressable from processor instance microblaze_0
   : 

  - dlmb_cntlr

  - ilmb_cntlr

  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_1
   : 
  - dlmb_cntlr1
  - ilmb_cntlr1
  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
INFO:MDT - List of peripherals addressable from processor instance microblaze_2a
   : 
  - dlmb_cntlr2a
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 631 - No Driver Found for instance dlmb_cntlr2a. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance dlmb_cntlr2a

  - ilmb_cntlr2a
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 622 - No Driver Found for instance ilmb_cntlr2a. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance ilmb_cntlr2a

  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0


Building Directory Structure for ppc440_0


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_ppc440_v1_00_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc440_v1_00_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/cpu_ppc440_v1_00_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 
Compiling common

powerpc-eabi-ar: 
creating ../../../lib/libxil.a


Compiling lldma

Compiling bsp

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu_ppc440


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_0


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_1


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_2a


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


LibGen Done. 

powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \

	  

powerpc-eabi-size TestApp_Memory/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5482	    316	   2084	   7882	   1eca	TestApp_Memory/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Imy_sw/  -L./microblaze_0/lib/  \

	  

mb-size MB_HWT/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5286	    300	   1064	   6650	   19fa	MB_HWT/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_1/include/  -Imy_sw/  -L./microblaze_1/lib/  \

	  

mb-size MB_HWT1/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5286	    300	   1064	   6650	   19fa	MB_HWT1/executable.elf



*********************************************

Initializing BRAM contents of the bitstream

*********************************************

bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  \

	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0


Initializing Memory...

Checking ELFs associated with PPC440 instance ppc440_0 for overlap...



Analyzing file TestApp_Memory/executable.elf...

Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...



Analyzing file MB_HWT/executable.elf...

Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...



Analyzing file MB_HWT1/executable.elf...

Running Data2Mem with the following command:

data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -o b
implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Fri Dec  5 11:58:13 2008
 make -f system.make download started...

cp -f /opt/Xilinx/10.1/EDK/sw/lib/microblaze/mb_bootloop.elf bootloops/microblaze_2a.elf

*********************************************

Initializing BRAM contents of the bitstream

*********************************************

bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  -pe microblaze_2a  bootloops/microblaze_2a.elf  \

	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_1

  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1

  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_2a

  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a

  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0


Initializing Memory...

Checking ELFs associated with PPC440 instance ppc440_0 for overlap...



Analyzing file TestApp_Memory/executable.elf...

Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...



Analyzing file MB_HWT/executable.elf...

Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...



Analyzing file MB_HWT1/executable.elf...

Checking ELFs associated with MICROBLAZE instance microblaze_2a for overlap...



Analyzing file bootloops/microblaze_2a.elf...

Running Data2Mem with the following command:

data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -bd
bootloops/microblaze_2a.elf tag microblaze_2a  -o b implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board

*********************************************

impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             

StartupClock         Auto_Correction     

AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78008001 key.
Reusing FC008001 key.
Connecting to cable (Parallel Port - parport0).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 79008001 key.
Reusing FD008001 key.
Connecting to cable (Parallel Port - parport1).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7A008001 key.
Reusing FE008001 key.
Connecting to cable (Parallel Port - parport2).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7B008001 key.
Reusing FF008001 key.
Connecting to cable (Parallel Port - parport3).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing A0008001 key.
Reusing 24008001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.

File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.

File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.

 Using libusb.

 Max current requested during enumeration is 300 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.

Cable connection established.

Firmware version = 2401.

File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.

Firmware hex file version = 2401.

PLD file version = 200Dh.

 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
R
e
a
d
i
n
g
 
/
o
p
t
/
X
i
l
i
nx/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
1
'
:
 
A
d
d
e
d
 
D
e
v
i
c
e
 
x
c5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

I
N
F
O
:
iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/acecf/data/xccace.bsd...

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
1
'
:
 
A
d
d
e
d
 
D
e
v
i
c
e
 
x
c
c
a
c
e
 
s
----------------------------------------------------------------------
----------------------------------------------------------------------

uccessfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 

   Reading /opt/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
1
'
:
 
A
d
d
e
d
 
D
e
v
i
c
e
 
x
c
9
5
1
4
4
x
l
 
s
u
c
c
e
s
s
f
u
l
l
y
.


----------------------------------------------------------------------

----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
R
e
a
d
i
n
g
 
/
o
p
t
/
X
i
l
i
n
x
/
1
0
.
1
/
I
S
E
/
x
c
f
p
/
d
a
t
a
/
x
c
f
3
2
p
.
b
s
d
.
.
.


I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
1
'
:
 
A
d
d
e
----------------------------------------------------------------------
----------------------------------------------------------------------

d Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
1
'
:
 
A
d
d
e
d
 
D
e
----------------------------------------------------------------------
----------------------------------------------------------------------

vice xcf32p successfully.

done.

Elapsed time =      6 sec.

Elapsed time =      0 sec.

'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
5
'
:
 
A
d
d
e
d
 
D
e
v
i
c
e
 
x
c
5
v
f
x
7
0
t
 
s
u
c
c
e
s
s
f
u
l
l
y
.


----------------------------------------------------------------------

----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   59.73 C, Min. Reading:   53.33 C, Max.
Reading:   59.73 C

5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V

5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.493 V

'5': Programming device...

 Match_cycle = 2.

done.

'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1

DCI matched                                       :         1

End of startup signal from Startup block          :         1

status of GTS_CFG_B                               :         1

status of GWE                                     :         1

status of GHIGH                                   :         1

value of MODE pin M0                              :         1

value of MODE pin M1                              :         0

Value of MODE pin M2                              :         1

Internal signal indicates when housecleaning is completed:         1

Value driver in from INIT pad                     :         1

Internal signal indicates that chip is configured :         1

Value of DONE pin                                 :         1

Indicates when ID value written does not match chip ID:         0

Decryptor error Signal                            :         0

System Monitor Over-Temperature Alarm             :         0

startup_state[18] CFG startup state machine       :         0

startup_state[19] CFG startup state machine       :         0

startup_state[20] CFG startup state machine       :         1

E-fuse program voltage available                  :         0

SPI Flash Type[22] Select                         :         1

SPI Flash Type[23] Select                         :         1

SPI Flash Type[24] Select                         :         1

CFG bus width auto detection result               :         0

CFG bus width auto detection result               :         0

Reserved                                          :         0

BPI address wrap around error                     :         0

IPROG pulsed                                      :         0

read back crc error                               :         0

Indicates that efuse logic is busy                :         0

I
N
F
O
:
i
M
P
A
C
T
:
2
2
1
9
 
-
 
S
t
a
t
u
s
 
r
e
g
i
s
t
e
r
 
v
a
l
u
e
s
:


I
N
F
O
:
i
M
P
A
C
T
 
-
 
0
0
1
1
 
1
1
1
1
 
1
0
 Match_cycle = 2.

11 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

I
N
F
O
:
i
M
P
A
C
T
 
-
 
'
5
'
:
 
C
h
'5': Programmed successfully.

ecking done pin....done.

Elapsed time =     19 sec.

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------



Done!

At Local date and time: Fri Dec  5 12:13:57 2008
 make -f system.make download started...

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT2/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_2a/include/  -Imy_sw/  -L./microblaze_2a/lib/  \

	  

mb-size MB_HWT2/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5286	    300	   1064	   6650	   19fa	MB_HWT2/executable.elf



*********************************************

Initializing BRAM contents of the bitstream

*********************************************

bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  -pe microblaze_2a MB_HWT2/executable.elf  \

	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Initializing Memory...
Checking ELFs associated with PPC440 instance ppc440_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file MB_HWT/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...


Analyzing file MB_HWT1/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_2a for overlap...


Analyzing file MB_HWT2/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -bd
MB_HWT2/executable.elf tag microblaze_2a  -o b implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board

*********************************************

impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             

StartupClock         Auto_Correction     

AutoSignature        False               

KeepSVF              False               

ConcurrentMode       False               

UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78008001 key.
Reusing FC008001 key.
Connecting to cable (Parallel Port - parport0).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 79008001 key.
Reusing FD008001 key.
Connecting to cable (Parallel Port - parport1).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7A008001 key.
Reusing FE008001 key.
Connecting to cable (Parallel Port - parport2).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7B008001 key.
Reusing FF008001 key.
Connecting to cable (Parallel Port - parport3).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing A0008001 key.
Reusing 24008001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 300 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.

Cable connection established.

Firmware version = 2401.

File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.

Firmware hex file version = 2401.

PLD file version = 200Dh.

 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
R
e
a
ding /opt/Xilinx/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
1
'
:
 
A
dded Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

I
N
F
O
:
i
M
PACT:1777 - 


 
 
 
R
e
a
d
i
n
g
 
/
o
p
t
/
X
i
l
i
n
x
/
1
0
.
1
/
I
----------------------------------------------------------------------
----------------------------------------------------------------------

SE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
R
e
a
d
ing /opt/Xilinx/10.1/I
S
E
/
x
c
9
5
0
0
x
l
/
d
a
t
a
/
x
c
9
5
144xl.bsd...

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
1
'
:
----------------------------------------------------------------------
----------------------------------------------------------------------

 Added Device xc95144xl successfully.

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
F
O
----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------

:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.

Elapsed time =      4 sec.

Elapsed time =      0 sec.

'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------

I
N
F
O
:
i
MPACT:501 - '5': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   60.71 C, Min. Reading:   55.30 C, Max.
Reading:   61.20 C

5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V

5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.484 V, Max.
Reading:   2.493 V

'5': Programming device...

 Match_cycle = 2.

done.

'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1

DCI matched                                       :         1

End of startup signal from Startup block          :         1

status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

I
N
F
O
:
i
M
P
A
C
T
 
-
 
'
5
'
:
 
C
h
e
c
k
i
n
g
 
d
o
n
e
 
p
i
n
.
.
.
.
d
o
n
e
.


'5': Programmed successfully.

Elapsed time =     17 sec.

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------



Done!

At Local date and time: Fri Dec  5 12:16:05 2008
 make -f system.make download started...

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Imy_sw/  -L./microblaze_0/lib/  \

	  

mb-size MB_HWT/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5290	    300	   1064	   6654	   19fe	MB_HWT/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_1/include/  -Imy_sw/  -L./microblaze_1/lib/  \

	  

mb-size MB_HWT1/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5290	    300	   1064	   6654	   19fe	MB_HWT1/executable.elf


mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT2/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_2a/include/  -Imy_sw/  -L./microblaze_2a/lib/  \
	  

mb-size MB_HWT2/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5290	    300	   1064	   6654	   19fe	MB_HWT2/executable.elf



*********************************************

Initializing BRAM contents of the bitstream

*********************************************

bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  -pe microblaze_2a MB_HWT2/executable.elf  \

	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Initializing Memory...
Checking ELFs associated with PPC440 instance ppc440_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file MB_HWT/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...


Analyzing file MB_HWT1/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_2a for overlap...


Analyzing file MB_HWT2/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -bd
MB_HWT2/executable.elf tag microblaze_2a  -o b implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board

*********************************************

impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             

StartupClock         Auto_Correction     

AutoSignature        False               

KeepSVF              False               

ConcurrentMode       False               

UseHighz             False               

ConfigOnFailure      Stop                

UserLevel            Novice              

MessageLevel         Detailed            

svfUseTime           false               

SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.

Reusing 78008001 key.

Reusing FC008001 key.

Connecting to cable (Parallel Port - parport0).

 Cannot access /dev/windrvr6 - Permission denied.

Cable connection failed.

Reusing 79008001 key.
Reusing FD008001 key.
Connecting to cable (Parallel Port - parport1).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7A008001 key.
Reusing FE008001 key.
Connecting to cable (Parallel Port - parport2).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7B008001 key.
Reusing FF008001 key.
Connecting to cable (Parallel Port - parport3).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing A0008001 key.
Reusing 24008001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.
 Using libusb.
 Max current requested during enumeration is 300 mA.
Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.

Cable connection established.

Firmware version = 2401.

File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.

Firmware hex file version = 2401.

PLD file version = 200Dh.

 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
R
e
a
d
i
n
g
 
/
o
p
t
/
X
i
l
i
n
x/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
F
O
:
i
M
P
A
C
T:501 - '1': Added Device xc5vfx70t succ
e
s
s
f
u
l
l
y
.


----------------------------------------------------------------------

----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


   Reading /opt/Xilinx/10.1/ISE/acecf/data/xccace.bsd...

I
NFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

I
N
F
O
:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
1
'
:
 
A
d
d
e
d
 
D
e
v
i
c
e
 
x
c
9
5
1
4
4
x
l
 
s
u
c
c
e
ssfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
R
e
a
d
i
n
g
 
/
o
p
t
/
X
i
l
i
n
x
/
1
0
.
1
/ISE/xcfp/data/xcf32p.bsd...

I
N
F
O
----------------------------------------------------------------------
----------------------------------------------------------------------

:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
FO:iMPACT:50
1
 
-
 
'
1
'
:
 
A
d
ded Device xcf32p successfully.


----------------------------------------------------------------------

----------------------------------------------------------------------

done.

Elapsed time =      6 sec.

Elapsed time =      0 sec.

'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------

I
NFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   59.73 C, Min. Reading:   56.28 C, Max.
Reading:   60.71 C

5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V

5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.493 V

'5': Programming device...

 Match_cycle = 2.

done.

'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1

DCI matched                                       :         1

End of startup signal from Startup block          :         1

status of GTS_CFG_B                               :         1

status of GWE                                     :         1

status of GHIGH                                   :         1

value of MODE pin M0                              :         1

value of MODE pin M1                              :         0

Value of MODE pin M2                              :         1

Internal signal indicates when housecleaning is completed:         1

Value driver in from INIT pad                     :         1

Internal signal indicates that chip is configured :         1

Value of DONE pin                                 :         1

Indicates when ID value written does not match chip ID:         0

Decryptor error Signal                            :         0

System Monitor Over-Temperature Alarm             :         0

startup_state[18] CFG startup state machine       :         0

startup_state[19] CFG startup state machine       :         0

startup_state[20] CFG startup state machine       :         1

E-fuse program voltage available                  :         0

SPI Flash Type[22] Select                         :         1

SPI Flash Type[23] Select                         :         1

SPI Flash Type[24] Select                         :         1

CFG bus width auto detection result               :         0

CFG bus width auto detection result               :         0

Reserved                                          :         0

BPI address wrap around error                     :         0

IPROG pulsed                                      :         0

read back crc error                               :         0

Indicates that efuse logic is busy                :         0

I
N
F
O
:
i
M
P
A
C
T
:
2
2
1
9
 
-
 
S
t
a
t
u
s
 register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

 Match_cycle = 2.

I
N
F
O
:
i
M
P
A
C
T
 
-
 
'
5
'
:
 
C
h
e
c
k
i
n
g
 
d
o
n
e
 
p
i
n
.
.
.
.
d
o
n
e
.


'5': Programmed successfully.

Elapsed time =     16 sec.

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------



Done!

At Local date and time: Fri Dec  5 12:19:59 2008
 make -f system.make download started...

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Imy_sw/  -L./microblaze_0/lib/  \

	  

mb-size MB_HWT/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5330	    300	   1064	   6694	   1a26	MB_HWT/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_1/include/  -Imy_sw/  -L./microblaze_1/lib/  \

	  

mb-size MB_HWT1/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5330	    300	   1064	   6694	   1a26	MB_HWT1/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT2/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_2a/include/  -Imy_sw/  -L./microblaze_2a/lib/  \

	  

mb-size MB_HWT2/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5330	    300	   1064	   6694	   1a26	MB_HWT2/executable.elf



*********************************************

Initializing BRAM contents of the bitstream

*********************************************

bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  -pe microblaze_2a MB_HWT2/executable.elf  \

	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_1

  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1

  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Initializing Memory...
Checking ELFs associated with PPC440 instance ppc440_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file MB_HWT/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...


Analyzing file MB_HWT1/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_2a for overlap...


Analyzing file MB_HWT2/executable.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -bd
MB_HWT2/executable.elf tag microblaze_2a  -o b implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board

*********************************************

impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             

StartupClock         Auto_Correction     

AutoSignature        False               

KeepSVF              False               

ConcurrentMode       False               

UseHighz             False               

ConfigOnFailure      Stop                

UserLevel            Novice              

MessageLevel         Detailed            

svfUseTime           false               

SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.

Reusing 78008001 key.

Reusing FC008001 key.
Connecting to cable (Parallel Port - parport0).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 79008001 key.
Reusing FD008001 key.
Connecting to cable (Parallel Port - parport1).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7A008001 key.
Reusing FE008001 key.
Connecting to cable (Parallel Port - parport2).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7B008001 key.
Reusing FF008001 key.
Connecting to cable (Parallel Port - parport3).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing A0008001 key.
Reusing 24008001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 300 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.

Cable connection established.

Firmware version = 2401.

File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.

Firmware hex file version = 2401.

PLD file version = 200Dh.

 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

I
N
F
O
:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
F
O
:
i
----------------------------------------------------------------------
----------------------------------------------------------------------

MPACT:501 - '1': Added Device xc5vfx70t successfully.

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
- 
   Reading /opt/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
R
eading /opt/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
1
'
:
 
A
d
d
e
d
 
D
e
----------------------------------------------------------------------
----------------------------------------------------------------------

vice xc95144xl successfully.

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
R
e
a
d
i
n
g
 
/
o
p
t
/
X
i
linx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
----------------------------------------------------------------------
----------------------------------------------------------------------

- '1': Added Device xcf32p successfully.

done.

Elapsed time =      5 sec.

Elapsed time =      0 sec.

'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------

I
N
F
O
:
i
M
P
A
C
T
:
501 - '5': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   59.73 C, Min. Reading:   55.79 C, Max.
Reading:   60.22 C

5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V

5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.484 V, Max.
Reading:   2.493 V

'5': Programming device...

 Match_cycle = 2.

done.

'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1

DCI matched                                       :         1

End of startup signal from Startup block          :         1

status of GTS_CFG_B                               :         1

status of GWE                                     :         1

status of GHIGH                                   :         1

value of MODE pin M0                              :         1

value of MODE pin M1                              :         0

Value of MODE pin M2                              :         1

Internal signal indicates when housecleaning is completed:         1

Value driver in from INIT pad                     :         1

Internal signal indicates that chip is configured :         1

Value of DONE pin                                 :         1

Indicates when ID value written does not match chip ID:         0

Decryptor error Signal                            :         0

System Monitor Over-Temperature Alarm             :         0

startup_state[18] CFG startup state machine       :         0

startup_state[19] CFG startup state machine       :         0

startup_state[20] CFG startup state machine       :         1

E-fuse program voltage available                  :         0

SPI Flash Type[22] Select                         :         1

SPI Flash Type[23] Select                         :         1

SPI Flash Type[24] Select                         :         1

CFG bus width auto detection result               :         0

CFG bus width auto detection result               :         0

Reserved                                          :         0

BPI address wrap around error                     :         0

IPROG pulsed                                      :         0

read back crc error                               :         0

Indicates that efuse logic is busy                :         0

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

 Match_cycle = 2.

I
N
F
O
:
iMPACT - '5': Checking done pin....do
n
e
.


'5': Programmed successfully.

Elapsed time =     16 sec.

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------



Done!

At Local date and time: Fri Dec  5 12:21:30 2008
 make -f system.make download started...

*********************************************

Initializing BRAM contents of the bitstream

*********************************************

bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  -pe microblaze_2a  bootloops/microblaze_2a.elf  \

	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Initializing Memory...
Checking ELFs associated with PPC440 instance ppc440_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file MB_HWT/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...


Analyzing file MB_HWT1/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_2a for overlap...


Analyzing file bootloops/microblaze_2a.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -bd
bootloops/microblaze_2a.elf tag microblaze_2a  -o b implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board

*********************************************

impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             

StartupClock         Auto_Correction     

AutoSignature        False               

KeepSVF              False               

ConcurrentMode       False               

UseHighz             False               

ConfigOnFailure      Stop                

UserLevel            Novice              

MessageLevel         Detailed            

svfUseTime           false               

SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.

Reusing 78008001 key.

Reusing FC008001 key.

Connecting to cable (Parallel Port - parport0).

 Cannot access /dev/windrvr6 - Permission denied.

Cable connection failed.

Reusing 79008001 key.

Reusing FD008001 key.

Connecting to cable (Parallel Port - parport1).

 Cannot access /dev/windrvr6 - Permission denied.

Cable connection failed.

Reusing 7A008001 key.

Reusing FE008001 key.

Connecting to cable (Parallel Port - parport2).

 Cannot access /dev/windrvr6 - Permission denied.

Cable connection failed.

Reusing 7B008001 key.

Reusing FF008001 key.

Connecting to cable (Parallel Port - parport3).

 Cannot access /dev/windrvr6 - Permission denied.

Cable connection failed.

Reusing A0008001 key.

Reusing 24008001 key.

 Using libusb.

Connecting to cable (Usb Port - USB21).

Checking cable driver.

File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.

File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.

 Using libusb.

 Max current requested during enumeration is 300 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.

Cable connection established.

Firmware version = 2401.

File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.

Firmware hex file version = 2401.

PLD file version = 200Dh.

 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

I
N
F
O
:
i
M
P
ACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
F
O
:
i
M
P
A
C
T
:501 - '1': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
R
e
a
d
i
n
g
 
/
opt/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
R
e
a
d
i
n
g
 
/opt/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
F
O
:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...

I
N
F
O
:
----------------------------------------------------------------------
----------------------------------------------------------------------

iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      4 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
5
'
:
 
A
d
d
e
d
 
D
e
v
i
c
e
 
x
c
5
v
f
x
7
0
t
 
s
u
c
c
e
s
s
f
u
l
ly.

----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   59.23 C, Min. Reading:   55.79 C, Max.
Reading:   59.73 C

5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V

5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.493 V

'5': Programming device...

 Match_cycle = 2.

done.

'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1
DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

I
N
F
O
:
i
M
P
A
C
T
'5': Programmed successfully.

 - '5': Checking done pin....done.

Elapsed time =     16 sec.

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------



Done!

At Local date and time: Fri Dec  5 12:31:03 2008
 make -f system.make download started...

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Imy_sw/  -L./microblaze_0/lib/  \

	  

mb-size MB_HWT/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5330	    300	   1064	   6694	   1a26	MB_HWT/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_1/include/  -Imy_sw/  -L./microblaze_1/lib/  \

	  

mb-size MB_HWT1/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5330	    300	   1064	   6694	   1a26	MB_HWT1/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT2/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_2a/include/  -Imy_sw/  -L./microblaze_2a/lib/  \

	  

mb-size MB_HWT2/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5330	    300	   1064	   6694	   1a26	MB_HWT2/executable.elf



*********************************************

Initializing BRAM contents of the bitstream

*********************************************

bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  -pe microblaze_2a MB_HWT2/executable.elf  \

	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0


Initializing Memory...

Checking ELFs associated with PPC440 instance ppc440_0 for overlap...



Analyzing file TestApp_Memory/executable.elf...

Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...



Analyzing file MB_HWT/executable.elf...

Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...



Analyzing file MB_HWT1/executable.elf...

Checking ELFs associated with MICROBLAZE instance microblaze_2a for overlap...



Analyzing file MB_HWT2/executable.elf...

Running Data2Mem with the following command:

data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -bd
MB_HWT2/executable.elf tag microblaze_2a  -o b implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board

*********************************************

impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             

StartupClock         Auto_Correction     

AutoSignature        False               

KeepSVF              False               

ConcurrentMode       False               

UseHighz             False               

ConfigOnFailure      Stop                

UserLevel            Novice              

MessageLevel         Detailed            

svfUseTime           false               

SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.

Reusing 78008001 key.

Reusing FC008001 key.

Connecting to cable (Parallel Port - parport0).

 Cannot access /dev/windrvr6 - Permission denied.

Cable connection failed.
Reusing 79008001 key.
Reusing FD008001 key.
Connecting to cable (Parallel Port - parport1).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7A008001 key.
Reusing FE008001 key.
Connecting to cable (Parallel Port - parport2).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7B008001 key.
Reusing FF008001 key.
Connecting to cable (Parallel Port - parport3).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing A0008001 key.
Reusing 24008001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 300 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.

Cable connection established.

Firmware version = 2401.

File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.

Firmware hex file version = 2401.

PLD file version = 200Dh.

 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 

   Reading /opt/Xilinx/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
- '1': Added Device xc5vfx70t successfu
l
l
y
.


----------------------------------------------------------------------

----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

I
N
F
O
:
iMPACT:1777 - 


 
 
 
R
e
a
d
ing /opt/Xilinx/10.1/ISE/acec
f
/
d
----------------------------------------------------------------------
----------------------------------------------------------------------

ata/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

I
N
F
O
:
iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
1
'
:
 
A
d
d
e
d
 
D
e
v
i
----------------------------------------------------------------------
----------------------------------------------------------------------

ce xc95144xl successfully.

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
R
eading /opt/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------

----------------------------------------------------------------------

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
F
O
:
i
M
P
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      4 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

ACT:501 - '1': Added Device xcf32p successfully.

done.

----------------------------------------------------------------------

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
5
'
:
 
A
d
d
e
d
 
D
e
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.

vice xc5vfx70t successfully.

5: Device Temperature: Current Reading:   60.22 C, Min. Reading:   54.81 C, Max.
Reading:   61.20 C

5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V

5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.493 V

'5': Programming device...

 Match_cycle = 2.

done.

'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1

DCI matched                                       :         1

End of startup signal from Startup block          :         1

status of GTS_CFG_B                               :         1

status of GWE                                     :         1

status of GHIGH                                   :         1

value of MODE pin M0                              :         1

value of MODE pin M1                              :         0

Value of MODE pin M2                              :         1

Internal signal indicates when housecleaning is completed:         1

Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

I
N
F
O
:
i
M
P
A
C
T
 
-
 
'
5
'
:
 
C
h
e
c
k
i
n
g
 
d
one pin....done.

'5': Programmed successfully.

Elapsed time =     15 sec.

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------



Done!

Assigned Driver bram 1.00.a for instance xps_bram_if_cntlr_2

xps_bram_if_cntlr_2 has been added to the project

bram_block_1 has been added to the project

At Local date and time: Fri Dec  5 12:39:54 2008
 make -f system.make init_bram started...

****************************************************

Creating system netlist for hardware specification..

****************************************************

platgen -p xc5vfx70tff1136-1 -lang vhdl -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/  system.mhs



Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.





Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mhs 



Parse system.mhs ...


Read MPD definitions ...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_1

  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 272 - tool is overriding PARAMETER C_SPLB1_P2P value to 0


Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 7

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 12

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 7
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 268 - tool is overriding PARAMETER C_SPLB1_DWIDTH value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 270 - tool is overriding PARAMETER C_SPLB1_NUM_MASTERS value to
   7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 271 - tool is overriding PARAMETER C_SPLB1_MID_WIDTH value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to PLB

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 7
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000

INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 5

INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:plb_hthread_reset_core_0 INSTANCE:plb_hthread_reset_core -
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/plb
   _hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 7

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 7
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1

INFO:MDT - IPNAME:mb_ilmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:mb_dlmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram2a INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7

INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:hw_thread_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x2000

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...


Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 68 - 7 master(s) : 12 slave(s)

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 309 - 4 master(s) : 5 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 484 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 491 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 553 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 560 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 608 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 615 - 1 master(s) : 1 slave(s)


Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 384 - floating connection!

WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 387 - floating connection!

WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 289 - floating connection!

WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 355 - floating connection!

WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 381 - floating connection!

WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 382 - floating connection!

WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 390 - floating connection!

WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 415 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!

WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!

WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!

WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!

WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!

WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!

WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!

WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!

WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!

WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!


Performing Clock DRCs...



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.




Modify defaults ...


Creating stub ...


Processing licensed instances ...

Completion time: 0.00 seconds


Creating hardware output directories ...


Managing hardware (BBD-specified) netlist files ...

IPNAME:opb_threadCore INSTANCE:thread_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 369 - Copying (BBD-specified) netlist files.


Managing cache ...

IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 50 - Copying cache implementation netlist

IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 76 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 88 - Copying cache implementation netlist

IPNAME:xps_uartlite INSTANCE:rs232_uart_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 94 - Copying cache implementation netlist

IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 110 - Copying cache implementation netlist

IPNAME:xps_mch_emc INSTANCE:sram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 123 - Copying cache implementation netlist

IPNAME:mpmc INSTANCE:ddr2_sdram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 152 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:sram_util_bus_split_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 194 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:ddr2_sdram_util_bus_split_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 204 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:ddr2_sdram_util_bus_split_2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 214 - Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 224 - Copying cache implementation netlist

IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 264 - Copying cache implementation netlist

IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 270 - Copying cache implementation netlist

IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 283 - Copying cache implementation netlist

IPNAME:plbv46_opb_bridge INSTANCE:plbv46_opb_bridge_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 296 - Copying cache implementation netlist

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 309 - Copying cache implementation netlist

IPNAME:opb_bram_if_cntlr INSTANCE:opb_bram_if_cntlr_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 320 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:bram_block_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 329 - Copying cache implementation netlist

IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 336 - Copying cache implementation netlist

IPNAME:plb_hthread_reset_core INSTANCE:plb_hthread_reset_core_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 349 - Copying cache implementation netlist

IPNAME:opb_threadCore INSTANCE:thread_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 369 - Copying cache implementation netlist

IPNAME:opb_Scheduler_Master INSTANCE:scheduler -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 403 - Copying cache implementation netlist

IPNAME:opb_SynchManager INSTANCE:synch_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 432 - Copying cache implementation netlist

IPNAME:opb_blk_mcvar INSTANCE:cond_vars -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 449 - Copying cache implementation netlist

IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 461 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 484 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 491 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 498 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 507 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 516 - Copying cache implementation netlist

IPNAME:mdm INSTANCE:mdm_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 523 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 553 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 560 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 567 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 576 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 585 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 608 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 615 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 622 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 631 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 640 - Copying cache implementation netlist


Elaborating instances ...

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 88 - elaborating IP

IPNAME:bram_block INSTANCE:bram_block_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 329 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 516 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 585 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 640 - elaborating IP

IPNAME:bram_block INSTANCE:hw_thread_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 657 - elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 3.00 seconds


Constructing platform-level connectivity ...

Completion time: 1.00 seconds


Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.

INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 68 - Running XST synthesis

INSTANCE:plb_hthread_reset_core_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 349 - Running XST synthesis

INSTANCE:microblaze_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 469 - Running XST synthesis

INSTANCE:microblaze_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 538 - Running XST synthesis

INSTANCE:microblaze_2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 593 - Running XST synthesis

INSTANCE:xps_hw_thread_bram_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 647 - Running XST synthesis

INSTANCE:hw_thread_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 657 - Running XST synthesis


Running NGCBUILD ...


Rebuilding cache ...


Total run time: 524.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent

Running XST synthesis ...

XST completed

Release 10.1.03 - ngcbuild K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/10.1/ISE/data/ngcflow.csf>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild ./system.ngc
../implementation/system.ngc



Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/synthesis/system.ngc" ...


Partition Implementation Status

-------------------------------


  No Partitions were found in this design.


-------------------------------



NGCBUILD Design Results Summary:

  Number of errors:     0

  Number of warnings:   0


Writing NGC file "../implementation/system.ngc" ...



Writing NGCBUILD log file "../implementation/system.blc"...



NGCBUILD done.


*********************************************

Running Xilinx Implementation tools..

*********************************************

xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Using Flow File:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
implementation/fpga.flw 

Using Option File(s): 

 /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xflow.opt 



Creating Script File ... 


#----------------------------------------------#

# Starting program ngdbuild

# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/system.ngc" -uc system.ucf system.ngd 

#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/system.ngc" ...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ppc440_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/plb_v46_0_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/sram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ddr2_sdram_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/sram_util_bus_split_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ddr2_sdram_util_bus_split_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ddr2_sdram_util_bus_split_2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/jtagppc_cntlr_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/plbv46_opb_bridge_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/opb_v20_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/opb_bram_if_cntlr_1_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/bram_block_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/plb_hthread_reset_core_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/thread_manager_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/scheduler_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/synch_manager_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/cond_vars_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/microblaze_0_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_ilmb_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_dlmb_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mdm_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/microblaze_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_ilmb1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_dlmb1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ilmb_cntlr1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/dlmb_cntlr1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_bram1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/microblaze_2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_ilmb2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_dlmb2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ilmb_cntlr2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/dlmb_cntlr2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_bram2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_hw_thread_bram_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/hw_thread_bram_wrapper.ngc"...

Gathering constraint information from source properties...

Done.


Applying constraints in "system.ucf" to the design...

WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_DCM_
   ADV.DCM_ADV_INST' of type DCM_ADV has been changed from 'VIRTEX4' to
   'VIRTEX5' to correct post-ngdbuild and timing simulation for this primitive. 
   In order for functional simulation to be correct, the value of SIM_DEVICE
   should be changed in this same manner in the source netlist or constraint
   file.
Resolving constraint associations...

Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin /
   1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_" TS_sys_clk_pin /
   1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_" TS_sys_clk_pin /
   1.25 PHASE 2000 ps HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_" TS_sys_clk_pin /
   0.625 HIGH 50%>

Done...
Checking Partitions ...

Processing BMM file ...

Checking expanded design ...

WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN
   [7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[
   7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S
   _H_REG' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FD
   RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_GEN[
   0].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'scheduler/scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_MN
   _ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'scheduler/scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_MN
   _ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/IN
   CLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/IN
   CLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_hw_thread_bram_cntlr/xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SL
   AVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4
   ].FDRE_I' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver

WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 209

Writing NGD file "system.ngd" ...


Writing NGDBUILD log file "system.bld"...

NGDBUILD done.





#----------------------------------------------#
# Starting program map

# map -o system_map.ncd -w -pr b -ol high -timing system.ngd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Map K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file </opt/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:351990bf) REAL time: 2 mins 14 secs 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7 (Checksum:351990bf) REAL time: 2 mins 15 secs 

Phase 3.31
Phase 3.31 (Checksum:351cd032) REAL time: 2 mins 15 secs 

Phase 4.33

Phase 4.33 (Checksum:351cd032) 
REAL time: 3 mins 54 secs 

Phase 5.32

Phase 5.32 (Checksum:351cd032) REAL time: 4 mins 2 secs 

Phase 6.2





There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use
      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   4  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  12  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


.....

Phase 6.2 (Checksum:3528bb16) REAL time: 4 mins 18 secs 

Phase 7.30
Phase 7.30 (Checksum:3528bb16) REAL time: 4 mins 18 secs 

Phase 8.3

Phase 8.3 (Checksum:3528bb16) REAL time: 4 mins 19 secs 

Phase 9.5
Phase 9.5 (Checksum:3528bb16) REAL time: 4 mins 20 secs 

Phase 10.8

..
..
...
...
...
...
...
..
...
...
.

...
........
.......
.......
......
.......
........
........
.........
.....

.
.......
........

.....
.......
.....
...
.......
....
...
....
...
........
.......
...

.
.
......
..
......

.
......
..
.......

......
..
.......

...
.........
...........
...............
....

Phase 10.8 (Checksum:e4345c85) REAL time: 7 mins 25 secs 

Phase 11.29
Phase 11.29 (Checksum:e4345c85) REAL time: 7 mins 25 secs 

Phase 12.5

Phase 12.5 (Checksum:e4345c85) REAL time: 7 mins 27 secs 

Phase 13.18

Phase 13.18 (Checksum:e5db7c4e) REAL time: 11 mins 47 secs 

Phase 14.5

Phase 14.5 (Checksum:e5db7c4e) REAL time: 11 mins 50 secs 

Phase 15.34

Phase 15.34 (Checksum:e5db7c4e) REAL time: 11 mins 53 secs 


REAL time consumed by placer: 11 mins 56 secs 
CPU  time consumed by placer: 9 mins 59 secs 


Design Summary:
Number of errors:      0
Number of warnings:  182
Slice Logic Utilization:
  Number of Slice Registers:                13,414 out of  44,800   29%
    Number used as Flip Flops:              13,410
    Number used as Latches:                      4
  Number of Slice LUTs:                     14,014 out of  44,800   31%
    Number used as logic:                   13,013 out of  44,800   29%
      Number using O6 output only:          11,595
      Number using O5 output only:             487
      Number using O5 and O6:                  931
    Number used as Memory:                     918 out of  13,120    6%
      Number used as Dual Port RAM:            192
        Number using O5 and O6:                192
      Number used as Shift Register:           726
        Number using O6 output only:           722
        Number using O5 output only:             4
    Number used as exclusive route-thru:        83
  Number of route-thrus:                       593 out of  89,600    1%
    Number using O6 output only:               554
    Number using O5 output only:                26
    Number using O5 and O6:                     13

Slice Logic Distribution:
  Number of occupied Slices:                 7,188 out of  11,200   64%
  Number of LUT Flip Flop pairs used:       19,837
    Number with an unused Flip Flop:         6,423 out of  19,837   32%
    Number with an unused LUT:               5,823 out of  19,837   29%
    Number of fully used LUT-FF pairs:       7,591 out of  19,837   38%
    Number of unique control sets:           1,471
    Number of slice register sites lost
      to control set restrictions:           3,316 out of  44,800    7%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       192 out of     640   30%
    IOB Flip Flops:                            404

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      64 out of     148   43%
    Number using BlockRAM only:                 64
    Total primitives used:
      Number of 36k BlockRAM used:              62
      Number of 18k BlockRAM used:               3
    Total Memory used (KB):                  2,286 out of   5,328   42%
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28%
    Number used as BUFGs:                        9
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of DSP48Es:                             9 out of     128    7%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PPC440s:                             1 out of       1  100%

  Number of RPM macros:           64
Peak Memory Usage:  1780 MB
Total REAL time to MAP completion:  14 mins 17 secs 
Total CPU time to MAP completion:   11 mins 51 secs 


Mapping completed.
See MAP report file "system_map.mrp" for details.





#----------------------------------------------#

# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - par K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.

Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.


Device speed data version:  "PRODUCTION 1.62 2008-08-19".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                           9 out of 32     28%
   Number of BUFIOs                          8 out of 80     10%
   Number of DCM_ADVs                        1 out of 12      8%
   Number of DSP48Es                         9 out of 128     7%
   Number of IDELAYCTRLs                     3 out of 22     13%
      Number of LOCed IDELAYCTRLs            3 out of 3     100%

   Number of ILOGICs                       106 out of 800    13%
      Number of LOCed ILOGICs                8 out of 106     7%

   Number of External IOBs                 192 out of 640    30%
      Number of LOCed IOBs                 192 out of 192   100%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       186 out of 800    23%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB18X2s                       2 out of 148     1%
   Number of RAMB36_EXPs                    62 out of 148    41%
   Number of Slice Registers             13414 out of 44800  29%
      Number used as Flip Flops          13410
      Number used as Latches                 4
      Number used as LatchThrus              0

   Number of Slice LUTS                  14014 out of 44800  31%
   Number of Slice LUT-Flip Flop pairs   19837 out of 44800  44%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 22 secs 

Finished initial Timing Analysis.  REAL time: 1 mins 24 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<1> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<2> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<3> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<4> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<5> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<6> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<7> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<8> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<9> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<10> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<11> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<12> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<13> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<14> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<15> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<16> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<17> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<18> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<19> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<20> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<21> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<22> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<23> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<24> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<25> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<26> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<27> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<28> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<29> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router

INFO:Route - One or more directed routing (DIRT) constraints generated for a specific device have been found. Note that
   DIRT strings are guaranteed to work only on the same device they were created for. If the DIRT constraints fail,
   verify that the same connectivity is available in the target device for this implementation. 


# of EXACT MODE DIRECTED ROUTING found:128, SUCCESS:128, FAILED:0


Phase 1: 98985 unrouted;       REAL time: 1 mins 36 secs 


Phase 2: 83827 unrouted;       REAL time: 1 mins 45 secs 


Phase 3: 34422 unrouted;       REAL time: 2 mins 31 secs 


Phase 4: 34422 unrouted; (872986)      REAL time: 2 mins 38 secs 


Phase 5: 34644 unrouted; (2779)      REAL time: 2 mins 57 secs 


Phase 6: 34661 unrouted; (100)      REAL time: 2 mins 59 secs 


Phase 7: 0 unrouted; (99)      REAL time: 4 mins 29 secs 


Updating file: system.ncd with current fully routed design.


Phase 8: 0 unrouted; (99)      REAL time: 4 mins 40 secs 


Phase 9: 0 unrouted; (99)      REAL time: 4 mins 42 secs 


Phase 10: 0 unrouted; (0)      REAL time: 5 mins 29 secs 


Total REAL time to Router completion: 5 mins 37 secs 
Total CPU time to Router completion: 4 mins 48 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|dlmb_cntlr_BRAM_PORT |              |      |      |            |             |
|          1_BRAM_Clk | BUFGCTRL_X0Y0| No   | 5498 |  0.578     |  2.123      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_mpmc_clk_ |              |      |      |            |             |
|                90_s | BUFGCTRL_X0Y3| No   |  163 |  0.276     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_3 | BUFGCTRL_X0Y1| No   |  161 |  0.341     |  1.933      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_MPMC_Clk_ |              |      |      |            |             |
|                Div2 | BUFGCTRL_X0Y8| No   |  453 |  0.312     |  2.057      |
+---------------------+--------------+------+------+------------+-------------+
|thread_manager/threa |              |      |      |            |             |
|d_manager/USER_LOGIC |              |      |      |            |             |
|      _I/control0<0> | BUFGCTRL_X0Y2| No   |   72 |  0.351     |  2.123      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   18 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   18 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   18 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   18 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|          proc_clk_s | BUFGCTRL_X0Y7| No   |    6 |  0.029     |  1.739      |
+---------------------+--------------+------+------+------------+-------------+
|        clk_200mhz_s | BUFGCTRL_X0Y5| No   |    3 |  0.077     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_3 |         Local|      |   25 |  1.828     |  3.875      |
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0/plb_v46_0/ |              |      |      |            |             |
|GEN_SHARED.I_PLB_ARB |              |      |      |            |             |
|ITER_LOGIC/I_ARB_ENC |              |      |      |            |             |
|ODER/GTR_ONE_MASTER. |              |      |      |            |             |
|RR_ARB_GEN.I_RR_SELE |              |      |      |            |             |
|CT/new_mstr_index<0> |              |      |      |            |             |
|                     |         Local|      |   75 |  1.131     |  2.365      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_cntlr_0_0_JT |              |      |      |            |             |
|            GC405TCK |         Local|      |    1 |  0.000     |  1.526      |
+---------------------+--------------+------+------+------------+-------------+
|thread_manager/threa |              |      |      |            |             |
|d_manager/USER_LOGIC |              |      |      |            |             |
|_I/i_icon/U0/iUPDATE |              |      |      |            |             |
|                _OUT |         Local|      |    1 |  0.000     |  2.805      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |         |            |  
          |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP   |     0.018ns|     1.882ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD    |     1.020ns|            |       0|           0
     1.9 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.040ns|     7.960ns|       0|           0
  L0_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD    |     0.000ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.069ns|     0.531ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     1.466ns|    13.068ns|       0|           0
  L0_CLK_OUT_4_ = PERIOD TIMEGRP         "c | HOLD    |     0.021ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_4_" TS_sys_clk_pin /         0.625 |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     1.737ns|     6.263ns|       0|           0
  L0_CLK_OUT_2_ = PERIOD TIMEGRP         "c | HOLD    |     0.476ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_2_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  PHASE 2 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP   |     6.123ns|     5.877ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD    |     0.489ns|            |       0|           0
     12 ns                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP   |     6.307ns|     5.693ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD    |     0.282ns|            |       0|           0
      TIMEGRP "FFS" 12 ns                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     6.836ns|     1.164ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.464ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |     8.535ns|     3.465ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD    |     0.003ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |    10.095ns|     1.905ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD    |     0.222ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP   |    10.110ns|     1.890ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD    |     0.001ns|            |       0|           0
       12 ns                                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A     |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |         |            |            |        |            
     TIMEGRP "FFS" 12 ns                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.950ns|            0|            0|            0|      1329093|
| TS_clock_generator_0_clock_gen|      8.000ns|      1.164ns|          N/A|            0|            0|            4|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.960ns|          N/A|            0|            0|      1311346|            0|
| erator_0_PLL0_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      6.263ns|          N/A|            0|            0|          894|            0|
| erator_0_PLL0_CLK_OUT_2_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     13.068ns|          N/A|            0|            0|        16849|            0|
| erator_0_PLL0_CLK_OUT_4_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 102 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.


Loading device for application Rf_Device from file '5vlx50t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

INFO:ParHelpers:197 - Number of "Exact" mode Directed Routing Constraints: 128
INFO:ParHelpers:199 - All "EXACT" mode Directed Routing constrained nets successfully routed. The number of constraints
   found: 128, number successful: 128
Total REAL time to PAR completion: 6 mins 4 secs 
Total CPU time to PAR completion: 5 mins 11 secs 

Peak Memory Usage:  1364 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 104
Number of info messages: 5


Writing design to file system.ncd




PAR done!




#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx system.ncd
system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.62 2008-08-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 1329696 paths, 16 nets, and 85057 connections

Design statistics:
   Minimum period:  13.068ns (Maximum frequency:  76.523MHz)
   Maximum path delay from/to any node:   5.877ns
   Maximum net delay:   0.838ns


Analysis completed Fri Dec  5 13:16:14 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 1 mins 39 secs 




xflow done!

touch __xps/system_routed

xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par

Analyzing implementation/system.par

*********************************************

Running Bitgen..
*********************************************

cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1

Opened constraints file system.pcf.


Fri Dec  5 13:16:36 2008



INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X5Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X1Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y25' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X3Y25' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y17' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X4Y15' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_0' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_1' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_2' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_3' updated to placement 'RAMB36_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X5Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X1Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' 
updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y25' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X3Y25' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y17' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X4Y15' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_0' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_1' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_2' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_3' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X5Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X1Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y25' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X3Y25' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y1Running DRC.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<31>> is incomplete. The signal does
   not drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<30>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Bitstream generation is complete.

7' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X4Y15' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_0' updated to placement 'RAMB36_X3Y10' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_1' updated to placement 'RAMB36_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_2' updated to placement 'RAMB36_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_3' updated to placement 'RAMB36_X3Y9' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X5Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X1Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X1Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X1Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X1Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y25' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X3Y25' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y17' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X4Y15' from design.


*********************************************

Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/    system.mss

libgen

Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mss 


Output Directory (-od)		:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
Part (-p)			: virtex5

Software Specification file	: system.mss

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 272 - tool is overriding PARAMETER C_SPLB1_P2P value to 0

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 7
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 12
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 7
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 268 - tool is overriding PARAMETER C_SPLB1_DWIDTH value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 270 - tool is overriding PARAMETER C_SPLB1_NUM_MASTERS value to
   7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 271 - tool is overriding PARAMETER C_SPLB1_MID_WIDTH value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to PLB

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 7
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000
INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7
INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 5
INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:plb_hthread_reset_core_0 INSTANCE:plb_hthread_reset_core -
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/plb
   _hthread_reset_core_v1_00_a/data/plb_hthread_reset_core_v2_1_0.mpd line 28 -
   tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 7
INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 47 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 7
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 56 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 7
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:ilmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:dlmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:mb_bram2a INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 7
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:hw_thread_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x2000

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 68 - 7 master(s) : 12 slave(s)
IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 309 - 4 master(s) : 5 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 484 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 491 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 553 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 560 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 608 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 615 - 1 master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 384 - floating connection!
WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 387 - floating connection!
WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 289 - floating connection!
WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 355 - floating connection!
WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 381 - floating connection!
WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 382 - floating connection!
WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 390 - floating connection!
WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 415 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

Performing Clock DRCs...


WARNING:MDT - No PROCESSOR driver assigned to microblaze_2a in MSS file.
   Assigning cpu 1.11.b driver to processor microblaze_2a ...

INFO:MDT - List of peripherals addressable from processor instance ppc440_0 : 

  - xps_bram_if_cntlr_1

  - RS232_Uart_1

  - LEDs_8Bit

  - SRAM

  - DDR2_SDRAM

  - xps_intc_0

  - opb_v20_0

WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0


  - opb_bram_if_cntlr_1

WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
  - xps_hw_thread_bram_cntlr
INFO:MDT - List of peripherals addressable from processor instance microblaze_0
   : 
  - dlmb_cntlr
  - ilmb_cntlr
  - xps_bram_if_cntlr_1
  - RS232_Uart_1

  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
  - xps_hw_thread_bram_cntlr
INFO:MDT - List of peripherals addressable from processor instance microblaze_1
   : 
  - dlmb_cntlr1
  - ilmb_cntlr1
  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
  - xps_hw_thread_bram_cntlr
INFO:MDT - List of peripherals addressable from processor instance microblaze_2a
   : 
  - dlmb_cntlr2a
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 631 - No Driver Found for instance dlmb_cntlr2a. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance dlmb_cntlr2a

  - ilmb_cntlr2a
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 622 - No Driver Found for instance ilmb_cntlr2a. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance ilmb_cntlr2a

  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
  - xps_hw_thread_bram_cntlr

Building Directory Structure for ppc440_0


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_ppc440_v1_00_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc440_v1_00_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/cpu_ppc440_v1_00_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

powerpc-eabi-ar: 
creating ../../../lib/libxil.a


Compiling lldma

Compiling bsp

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu_ppc440


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for microblaze_0


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 
Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_1


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_2a


Generating platform libraries and device drivers ...


Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/intc_v1_11_a/ ...

Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/cpu_v1_11_b/ ...

Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


LibGen Done. 

powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \

	  

powerpc-eabi-size TestApp_Memory/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5482	    316	   2084	   7882	   1eca	TestApp_Memory/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Imy_sw/  -L./microblaze_0/lib/  \

	  

mb-size MB_HWT/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5330	    300	   1064	   6694	   1a26	MB_HWT/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_1/include/  -Imy_sw/  -L./microblaze_1/lib/  \

	  

mb-size MB_HWT1/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5330	    300	   1064	   6694	   1a26	MB_HWT1/executable.elf



*********************************************

Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  -pe microblaze_2a  bootloops/microblaze_2a.elf  \
	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Initializing Memory...
Checking ELFs associated with PPC440 instance ppc440_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file MB_HWT/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...


Analyzing file MB_HWT1/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_2a for overlap...



Analyzing file bootloops/microblaze_2a.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -bd
bootloops/microblaze_2a.elf tag microblaze_2a  -o b implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Fri Dec  5 13:55:43 2008
 make -f system.make download started...



*********************************************

Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78008001 key.
Reusing FC008001 key.
Connecting to cable (Parallel Port - parport0).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 79008001 key.
Reusing FD008001 key.
Connecting to cable (Parallel Port - parport1).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7A008001 key.
Reusing FE008001 key.
Connecting to cable (Parallel Port - parport2).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7B008001 key.
Reusing FF008001 key.
Connecting to cable (Parallel Port - parport3).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing A0008001 key.
Reusing 24008001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.

File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.

File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.

 Using libusb.

 Max current requested during enumeration is 300 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.

Cable connection established.

Firmware version = 2401.

File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.

PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

I
----------------------------------------------------------------------
----------------------------------------------------------------------

NFO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

I
N
FO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

I
N
F
O
:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
FO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

done.

Elapsed time =      1 sec.

Elapsed time =      0 sec.

'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   60.22 C, Min. Reading:   56.28 C, Max.
Reading:   60.71 C

5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V

5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.493 V

'5': Programming device...

 Match_cycle = 2.

done.

'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1

DCI matched                                       :         1

End of startup signal from Startup block          :         1

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

I
N
'5': Programmed successfully.

FO:iMPACT - '5': Checking done pin....done.

Elapsed time =     14 sec.

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------



Done!

At Local date and time: Fri Dec  5 14:08:40 2008
 make -f system.make download started...

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Imy_sw/  -L./microblaze_0/lib/  \

	  

mb-size MB_HWT/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5282	    300	   1064	   6646	   19f6	MB_HWT/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_1/include/  -Imy_sw/  -L./microblaze_1/lib/  \

	  

mb-size MB_HWT1/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5282	    300	   1064	   6646	   19f6	MB_HWT1/executable.elf



*********************************************

Initializing BRAM contents of the bitstream

*********************************************

bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  -pe microblaze_2a  bootloops/microblaze_2a.elf  \

	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0


Initializing Memory...

Checking ELFs associated with PPC440 instance ppc440_0 for overlap...



Analyzing file TestApp_Memory/executable.elf...

Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...



Analyzing file MB_HWT/executable.elf...

Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...



Analyzing file MB_HWT1/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_2a for overlap...


Analyzing file bootloops/microblaze_2a.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -bd
bootloops/microblaze_2a.elf tag microblaze_2a  -o b implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board

*********************************************

impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             

StartupClock         Auto_Correction     

AutoSignature        False               

KeepSVF              False               

ConcurrentMode       False               

UseHighz             False               

ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing 78008001 key.
Reusing FC008001 key.
Connecting to cable (Parallel Port - parport0).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 79008001 key.
Reusing FD008001 key.
Connecting to cable (Parallel Port - parport1).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7A008001 key.
Reusing FE008001 key.
Connecting to cable (Parallel Port - parport2).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7B008001 key.
Reusing FF008001 key.
Connecting to cable (Parallel Port - parport3).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing A0008001 key.
Reusing 24008001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 300 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.

Cable connection established.

Firmware version = 2401.

File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.

Firmware hex file version = 2401.

PLD file version = 200Dh.

 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
Reading /opt/Xilinx/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
1
'
:
 
A
d
d
e
d
 
D
e
v
i
c
----------------------------------------------------------------------
----------------------------------------------------------------------

e xc5vfx70t successfully.

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
R
e
a
d
ing /opt/Xilinx/10.1/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
----------------------------------------------------------------------
----------------------------------------------------------------------

7 - 
   Reading /opt/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
F
O
:
i
M
P
A
C
T
:
1
----------------------------------------------------------------------
----------------------------------------------------------------------
'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

777 - 
   Reading /opt/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

done.

Elapsed time =      4 sec.

Elapsed time =      0 sec.

'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
----------------------------------------------------------------------
----------------------------------------------------------------------

- '5': Added Device xc5vfx70t successfully.

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   60.71 C, Min. Reading:   56.28 C, Max.
Reading:   61.20 C

5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V

5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.493 V

'5': Programming device...

 Match_cycle = 2.

done.

'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1

DCI matched                                       :         1

End of startup signal from Startup block          :         1

status of GTS_CFG_B                               :         1

status of GWE                                     :         1

status of GHIGH                                   :         1

value of MODE pin M0                              :         1

value of MODE pin M1                              :         0

Value of MODE pin M2                              :         1

Internal signal indicates when housecleaning is completed:         1

Value driver in from INIT pad                     :         1

Internal signal indicates that chip is configured :         1

Value of DONE pin                                 :         1

Indicates when ID value written does not match chip ID:         0

Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

I
N
F
O
:
i
M
P
A
C
T
 
-
 
'
5
'
:
 
Checking done pin....done.

'5': Programmed successfully.

Elapsed time =     17 sec.

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------



Done!

Assigned Driver generic 1.00.a for instance opb_plbv46_bridge_0

opb_plbv46_bridge_0 has been added to the project

ERROR:MDT - short length caused truncation

ERROR:MDT - short length caused truncation

Project files have changed on disk.

At Local date and time: Fri Dec  5 14:17:06 2008
 make -f system.make init_bram started...

****************************************************

Creating system netlist for hardware specification..

****************************************************

platgen -p xc5vfx70tff1136-1 -lang vhdl -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/  system.mhs



Release Xilinx EDK 10.1.03 - platgen EDK_K_SP3.6

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.





Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mhs 



Parse system.mhs ...


Read MPD definitions ...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_1

  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1

  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0


Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 272 - tool is overriding PARAMETER C_SPLB1_P2P value to 0

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 8
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 12
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 268 - tool is overriding PARAMETER C_SPLB1_DWIDTH value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 270 - tool is overriding PARAMETER C_SPLB1_NUM_MASTERS value to
   8
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 271 - tool is overriding PARAMETER C_SPLB1_MID_WIDTH value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to PLB
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000
INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 6
INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:ilmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:dlmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:mb_bram2a INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:hw_thread_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x2000
INFO:MDT - IPNAME:opb_plbv46_bridge_0 INSTANCE:opb_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_plbv46_bridge_v1_00_a
   /data/opb_plbv46_bridge_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 128

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Check platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 68 - 8 master(s) : 12 slave(s)
IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 309 - 4 master(s) : 6 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 484 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 491 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 553 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 560 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_ilmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 608 - 1 master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:mb_dlmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 615 - 1 master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 384 - floating connection!
WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 387 - floating connection!
WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 289 - floating connection!
WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 355 - floating connection!
WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 381 - floating connection!
WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 382 - floating connection!
WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 390 - floating connection!
WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 415 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:opb_threadCore INSTANCE:thread_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 369 - Copying (BBD-specified) netlist files.


Managing cache ...

IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 50 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 88 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:sram_util_bus_split_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 194 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:ddr2_sdram_util_bus_split_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 204 - Copying cache implementation netlist

IPNAME:util_bus_split INSTANCE:ddr2_sdram_util_bus_split_2 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 214 - Copying cache implementation netlist

IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 224 - Copying cache implementation netlist

IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 264 - Copying cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 270 - Copying cache implementation netlist
IPNAME:opb_bram_if_cntlr INSTANCE:opb_bram_if_cntlr_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 320 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:bram_block_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 329 - Copying cache implementation netlist
IPNAME:opb_threadCore INSTANCE:thread_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 369 - Copying cache implementation netlist

IPNAME:opb_Scheduler_Master INSTANCE:scheduler -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 403 - Copying cache implementation netlist

IPNAME:opb_SynchManager INSTANCE:synch_manager -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 432 - Copying cache implementation netlist

IPNAME:opb_blk_mcvar INSTANCE:cond_vars -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 449 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 469 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 484 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 491 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 498 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 507 - Copying cache implementation netlist

IPNAME:bram_block INSTANCE:mb_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 516 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 538 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 553 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 560 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 567 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 576 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:mb_bram1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 585 - Copying cache implementation netlist

IPNAME:microblaze INSTANCE:microblaze_2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 593 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_ilmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 608 - Copying cache implementation netlist

IPNAME:lmb_v10 INSTANCE:mb_dlmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 615 - Copying cache implementation netlist

IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 622 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 631 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:mb_bram2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 640 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:hw_thread_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 657 - Copying cache implementation netlist


Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 88 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 329 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 516 - elaborating IP
IPNAME:bram_block INSTANCE:mb_bram1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 585 - elaborating IP

IPNAME:bram_block INSTANCE:mb_bram2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 640 - elaborating IP

IPNAME:bram_block INSTANCE:hw_thread_bram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 657 - elaborating IP


Writing HDL for elaborated instances ...


Inserting wrapper level ...

Completion time: 3.00 seconds


Constructing platform-level connectivity ...

Completion time: 1.00 seconds


Writing (top-level) BMM ...


Writing (top-level and wrappers) HDL ...


Generating synthesis project file ...


Running XST synthesis ...

INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 68 - Running XST synthesis

INSTANCE:xps_bram_if_cntlr_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 76 - Running XST synthesis

INSTANCE:rs232_uart_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 94 - Running XST synthesis

INSTANCE:leds_8bit -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 110 - Running XST synthesis

INSTANCE:sram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 123 - Running XST synthesis

INSTANCE:ddr2_sdram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 152 - Running XST synthesis

INSTANCE:xps_intc_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 283 - Running XST synthesis

INSTANCE:plbv46_opb_bridge_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 296 - Running XST synthesis

INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 309 - Running XST synthesis

INSTANCE:xps_bram_if_cntlr_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 336 - Running XST synthesis

INSTANCE:plb_hthread_reset_core_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 349 - Running XST synthesis

INSTANCE:xps_timer_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 461 - Running XST synthesis

INSTANCE:mdm_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 523 - Running XST synthesis

INSTANCE:xps_hw_thread_bram_cntlr -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 647 - Running XST synthesis

INSTANCE:opb_plbv46_bridge_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 663 - Running XST synthesis


Running NGCBUILD ...

IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 94 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -sd .. rs232_uart_1_wrapper.ngc
../rs232_uart_1_wrapper.ngc


Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/rs232_uart_1_wrapper/rs232_uart_1_wrapper.ngc" ...


Partition Implementation Status

-------------------------------


  No Partitions were found in this design.


-------------------------------



NGCBUILD Design Results Summary:

  Number of errors:     0

  Number of warnings:   0



Writing NGC file "../rs232_uart_1_wrapper.ngc" ...



Writing NGCBUILD log file "../rs232_uart_1_wrapper.blc"...



NGCBUILD done.


IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 152 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc



Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ngc" ...



Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...


Partition Implementation Status

-------------------------------


  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:

  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../ddr2_sdram_wrapper.ngc" ...



Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...



NGCBUILD done.


IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 283 - Running NGCBUILD

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc



Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_intc_0_wrapper/xps_intc_0_wrapper.ngc" ...


Partition Implementation Status

-------------------------------


  No Partitions were found in this design.


-------------------------------



NGCBUILD Design Results Summary:

  Number of errors:     0

  Number of warnings:   0



Writing NGC file "../xps_intc_0_wrapper.ngc" ...



Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...



NGCBUILD done.



Rebuilding cache ...


Total run time: 1043.00 seconds

Running synthesis...

bash -c "cd synthesis; ./synthesis.sh"

xst -ifn system_xst.scr -intstyle silent

Running XST synthesis ...

XST completed

Release 10.1.03 - ngcbuild K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/10.1/ISE/data/ngcflow.csf>



Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngcbuild ./system.ngc
../implementation/system.ngc



Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/synthesis/system.ngc" ...


Partition Implementation Status

-------------------------------


  No Partitions were found in this design.


-------------------------------



NGCBUILD Design Results Summary:

  Number of errors:     0

  Number of warnings:   0



Writing NGC file "../implementation/system.ngc" ...



Writing NGCBUILD log file "../implementation/system.blc"...



NGCBUILD done.


*********************************************

Running Xilinx Implementation tools..

*********************************************

xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/manage_fastruntime_opt.pl -reduce_fanout no

xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc

Release 10.1.03 - Xflow K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt system.ngc  

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Using Flow File:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
implementation/fpga.flw 

Using Option File(s): 

 /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xflow.opt 



Creating Script File ... 


#----------------------------------------------#

# Starting program ngdbuild

# ngdbuild -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/system.ngc" -uc system.ucf system.ngd 

#----------------------------------------------#

Release 10.1.03 - ngdbuild K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>


Command Line: /opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/ngdbuild -p
xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/system.ngc" ...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ppc440_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/plb_v46_0_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/leds_8bit_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/sram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ddr2_sdram_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/sram_util_bus_split_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ddr2_sdram_util_bus_split_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ddr2_sdram_util_bus_split_2_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/clock_generator_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/jtagppc_cntlr_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_intc_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/plbv46_opb_bridge_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/opb_v20_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/opb_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/bram_block_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_bram_if_cntlr_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/plb_hthread_reset_core_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/thread_manager_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/scheduler_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/synch_manager_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/cond_vars_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_timer_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/microblaze_0_wrapper.ngc"...

Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_ilmb_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_dlmb_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mdm_0_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/microblaze_1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_ilmb1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_dlmb1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ilmb_cntlr1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/dlmb_cntlr1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_bram1_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/microblaze_2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_ilmb2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_dlmb2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/ilmb_cntlr2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/dlmb_cntlr2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/mb_bram2a_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/xps_hw_thread_bram_cntlr_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/hw_thread_bram_wrapper.ngc"...
Loading design module
"/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design
/implementation/opb_plbv46_bridge_0_wrapper.ngc"...

Gathering constraint information from source properties...

Done.

Applying constraints in "system.ucf" to the design...

WARNING:NgdBuild:931 - The value of SIM_DEVICE on instance
   'clock_generator_0/clock_generator_0/Using_DCM0.DCM0_INST/DCM_INST/Using_DCM_
   ADV.DCM_ADV_INST' of type DCM_ADV has been changed from 'VIRTEX4' to
   'VIRTEX5' to correct post-ngdbuild and timing simulation for this primitive. 
   In order for functional simulation to be correct, the value of SIM_DEVICE
   should be changed in this same manner in the source netlist or constraint
   file.
Resolving constraint associations...

Checking Constraint Associations...
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin /
   1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_" TS_sys_clk_pin /
   1.25 HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_" TS_sys_clk_pin /
   1.25 PHASE 2000 ps HIGH 50%>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_" TS_sys_clk_pin /
   0.625 HIGH 50%>

Done...
Checking Partitions ...


Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[2].DQT_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_
   REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN
   [7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[
   7].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_
   BE0to3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H
   _REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'SRAM/SRAM/MCH_PLB_IPIF_I/INCLUDE_PLB_IPIF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_A
   TTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S
   _H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u
   _phy_calib_0/gen_rden[7].u_calib_rden_r' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FD
   RE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDR
   E_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plbv46_opb_bridge_0/plbv46_opb_bridge_0/x_plbv46_slave_burst/I_SLAVE_ATTACHM
   ENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_0/xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'thread_manager/thread_manager/opb_ipif_imp/I_ADDRESS_DECODER/REGISTER_OUTPUT
   S.REGCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ
   _32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36" of type "RAMB36_EXP".
    This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCE_GEN[
   0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_SIZE
   _GEN[0].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'scheduler/scheduler/OPB_IPIF_I/I_ADDRESS_DECODER/REGISTER_OUTPUTS.REGCS_GEN[
   0].REGCS_FF_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'scheduler/scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_MN
   _ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'scheduler/scheduler/OPB_IPIF_I/INCLUDE_MASTER.I_MASTER_ATTACHMENT/INCLUDE_MN
   _ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/IN
   CLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[31].FDE_I' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'synch_manager/synch_manager/opb_ipif_i/INCLUDE_MASTER.I_MASTER_ATTACHMENT/IN
   CLUDE_MN_ABUS_SHADOW.MN_ABUS_SHADOW_GEN[30].FDE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[6].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[5].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[4].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[3].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[2].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[1].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGWRCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGRDCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCE_GEN[0].REGCE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[2].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[1].REGCS_SIZE_FF_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'synch_manager/synch_manager/opb_ipif_i/I_ADDRESS_DECODER/REGISTER_OUTPUTS.RE
   GCS_SIZE_GEN[0].REGCS_SIZE_FF_I' has unconnected output pin

WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_1/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Archi
   tectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.No_MUL64.dsp_module_I3/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.No_MUL64.dsp_module_I2/Using_Virtex5.DSP48E_I1" of type "DSP48E". 
   This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_MODE" is not allowed on symbol
   "microblaze_2a/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Arch
   itectures.dsp_module_I1/Using_Virtex5.DSP48E_I1" of type "DSP48E".  This
   attribute will be ignored.

WARNING:NgdBuild:443 - SFF primitive
   'xps_hw_thread_bram_cntlr/xps_hw_thread_bram_cntlr/INCLUDE_BURST_SUPPORT.I_SL
   AVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4
   ].FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_plbv46_bridge_0/opb_plbv46_bridge_0/x_plbv46_master_burst/I_RD_WR_CONTRO
   L/I_RDSOP_REG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N122' has no driver
WARNING:NgdBuild:452 - logical net 'N123' has no driver
WARNING:NgdBuild:452 - logical net 'N124' has no driver
WARNING:NgdBuild:452 - logical net 'N125' has no driver
WARNING:NgdBuild:452 - logical net 'N126' has no driver
WARNING:NgdBuild:452 - logical net 'N127' has no driver
WARNING:NgdBuild:452 - logical net 'N128' has no driver
WARNING:NgdBuild:452 - logical net 'N129' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no drive
r
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:478 - clock net mdm_0/bscan_drck1 with clock driver
   mdm_0/mdm_0/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------


NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 210

Writing NGD file "system.ngd" ...


Writing NGDBUILD log file "system.bld"...

NGDBUILD done.





#----------------------------------------------#

# Starting program map

# map -o system_map.ncd -w -pr b -ol high -timing system.ngd system.pcf 

#----------------------------------------------#

Release 10.1.03 - Map K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/Xdh_PrimTypeLib.xda>
with local file </opt/Xilinx/10.1/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".

Mapping design into LUTs...

Writing file system_map.ngm...

Running directed packing...

Running delay-based LUT packing...

INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven packing...


Phase 1.1

Phase 1.1 (Checksum:3930174e) REAL time: 2 mins 

Phase 2.7
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18


WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<31>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<30>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<29>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<28>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<27>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<26>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<25>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<24>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<23>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<22>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<21>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<20>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<19>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<18>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<17>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<16>   IOSTANDARD = LVDCI_33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<15>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<14>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<13>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<12>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<11>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<4>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<3>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<2>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<1>   IOSTANDARD = LVCMOS33
   	 Comp: fpga_0_SRAM_Mem_DQ_pin<0>   IOSTANDARD = LVCMOS33


Phase 2.7 (Checksum:3930174e) REAL time: 2 mins 1 secs 

Phase 3.31
Phase 3.31 (Checksum:393356c1) REAL time: 2 mins 1 secs 

Phase 4.33

Phase 4.33 (Checksum:393356c1) REAL time: 3 mins 30 secs 

Phase 5.32

Phase 5.32 (Checksum:393356c1) REAL time: 3 mins 37 secs 


Phase 6.2




There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|


Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   4  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------


Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  12  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  12  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  12  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------




######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################

# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" driven by
"BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" driven by
"BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" driven by
"BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" driven by
"BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" driven by
"BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" driven by
"BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" driven by
"BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;


# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" driven by
"BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;


...
..

Phase 6.2 (Checksum:393f41a5) REAL time: 3 mins 47 secs 

Phase 7.30
Phase 7.30 (Checksum:393f41a5) REAL time: 3 mins 47 secs 

Phase 8.3

Phase 8.3 (Checksum:393f41a5) REAL time: 3 mins 48 secs 

Phase 9.5
Phase 9.5 (Checksum:393f41a5) REAL time: 3 mins 49 secs 

Phase 10.8

..
...
....
...
...
....
...
...
...
.

.....
.......
........
........
........
..........
........

...
.........
.......

.....
....
....
...
......
......
..
......
........
.
.......
....

.
......
.
........

.
......
..
.......

.......
......
..

..
..........
.............
...

Phase 10.8 (Checksum:ef72d636) REAL time: 6 mins 33 secs 

Phase 11.29
Phase 11.29 (Checksum:ef72d636) REAL time: 6 mins 33 secs 

Phase 12.5

Phase 12.5 (Checksum:ef72d636) REAL time: 6 mins 35 secs 

Phase 13.18

Phase 13.18 (Checksum:f1c225cb) REAL time: 11 mins 12 secs 

Phase 14.5

Phase 14.5 (Checksum:f1c225cb) REAL time: 11 mins 14 secs 

Phase 15.34

Phase 15.34 (Checksum:f1c225cb) REAL time: 11 mins 15 secs 


REAL time consumed by placer: 11 mins 18 secs 
CPU  time consumed by placer: 10 mins 22 secs 


Design Summary:
Number of errors:      0
Number of warnings:  182
Slice Logic Utilization:
  Number of Slice Registers:                13,886 out of  44,800   30%
    Number used as Flip Flops:              13,882
    Number used as Latches:                      4
  Number of Slice LUTs:                     14,615 out of  44,800   32%
    Number used as logic:                   13,541 out of  44,800   30%
      Number using O6 output only:          11,939
      Number using O5 output only:             539
      Number using O5 and O6:                1,063
    Number used as Memory:                     983 out of  13,120    7%
      Number used as Dual Port RAM:            192
        Number using O5 and O6:                192
      Number used as Shift Register:           791
        Number using O6 output only:           787
        Number using O5 output only:             4
    Number used as exclusive route-thru:        91
  Number of route-thrus:                       665 out of  89,600    1%
    Number using O6 output only:               611
    Number using O5 output only:                36
    Number using O5 and O6:                     18

Slice Logic Distribution:
  Number of occupied Slices:                 7,742 out of  11,200   69%
  Number of LUT Flip Flop pairs used:       20,785
    Number with an unused Flip Flop:         6,899 out of  20,785   33%
    Number with an unused LUT:               6,170 out of  20,785   29%
    Number of fully used LUT-FF pairs:       7,716 out of  20,785   37%
    Number of unique control sets:           1,530
    Number of slice register sites lost
      to control set restrictions:           3,447 out of  44,800    7%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       192 out of     640   30%
    IOB Flip Flops:                            404

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      64 out of     148   43%
    Number using BlockRAM only:                 64
    Total primitives used:
      Number of 36k BlockRAM used:              62
      Number of 18k BlockRAM used:               3
    Total Memory used (KB):                  2,286 out of   5,328   42%
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28%
    Number used as BUFGs:                        9
  Number of BSCANs:                              2 out of       4   50%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of DSP48Es:                             9 out of     128    7%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PPC440s:                             1 out of       1  100%

  Number of RPM macros:           64
Peak Memory Usage:  1808 MB
Total REAL time to MAP completion:  13 mins 25 secs 
Total CPU time to MAP completion:   12 mins 16 secs 


Mapping completed.
See MAP report file "system_map.mrp" for details.





#----------------------------------------------#

# Starting program par

# par -w -ol high system_map.ncd system.ncd system.pcf 

#----------------------------------------------#

Release 10.1.03 - par K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/10.1/ISE/data/parBmgr.acd>



Constraints file: system.pcf.

Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1


Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.

Device speed data version:  "PRODUCTION 1.62 2008-08-19".




Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                           9 out of 32     28%
   Number of BUFIOs                          8 out of 80     10%
   Number of DCM_ADVs                        1 out of 12      8%
   Number of DSP48Es                         9 out of 128     7%
   Number of IDELAYCTRLs                     3 out of 22     13%
      Number of LOCed IDELAYCTRLs            3 out of 3     100%

   Number of ILOGICs                       106 out of 800    13%
      Number of LOCed ILOGICs                8 out of 106     7%

   Number of External IOBs                 192 out of 640    30%
      Number of LOCed IOBs                 192 out of 192   100%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       186 out of 800    23%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB18X2s                       2 out of 148     1%
   Number of RAMB36_EXPs                    62 out of 148    41%
   Number of Slice Registers             13886 out of 44800  30%
      Number used as Flip Flops          13882
      Number used as Latches                 4
      Number used as LatchThrus              0

   Number of Slice LUTS                  14615 out of 44800  32%
   Number of Slice LUT-Flip Flop pairs   20785 out of 44800  46%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 mins 14 secs 
Finished initial Timing Analysis.  REAL time: 1 mins 15 secs 


WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<
21> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<0> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<1> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<2> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<3> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<4> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<5> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<6> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<7> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<8> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<9> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<10> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<11> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<12> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<13> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<14> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<15> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<16> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<17> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<18> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<19> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<20> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<21> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<22> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<23> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<24> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<25> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<26> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<27> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<28> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<29> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<30> has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal hw_thread_bram/hw_thread_bram/BRAM_Din_A<31> has no load.  PAR will not attempt to route
   this signal.
Starting Router

INFO:Route - One or more directed routing (DIRT) constraints generated for a specific device have been found. Note that
   DIRT strings are guaranteed to work only on the same device they were created for. If the DIRT constraints fail,
   verify that the same connectivity is available in the target device for this implementation. 


# of EXACT MODE DIRECTED ROUTING found:128, SUCCESS:128, FAILED:0


Phase 1: 102980 unrouted;       REAL time: 1 mins 26 secs 


Phase 2: 87146 unrouted;       REAL time: 1 mins 34 secs 


Phase 3: 35409 unrouted;       REAL time: 2 mins 19 secs 


Phase 4: 35409 unrouted; (632340)      REAL time: 2 mins 25 secs 


Phase 5: 35600 unrouted; (1005)      REAL time: 2 mins 53 secs 


Phase 6: 35613 unrouted; (233)      REAL time: 2 mins 55 secs 


Phase 7: 0 unrouted; (233)      REAL time: 4 mins 8 secs 


Updating file: system.ncd with current fully routed design.


Phase 8: 0 unrouted; (233)      REAL time: 4 mins 18 secs 


Phase 9: 0 unrouted; (233)      REAL time: 4 mins 20 secs 


Phase 10: 0 unrouted; (0)      REAL time: 5 mins 


Total REAL time to Router completion: 5 mins 8 secs 
Total CPU time to Router completion: 4 mins 54 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.


**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|dlmb_cntlr_BRAM_PORT |              |      |      |            |             |
|          1_BRAM_Clk | BUFGCTRL_X0Y0| No   | 5846 |  0.622     |  2.168      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_MPMC_Clk_ |              |      |      |            |             |
|                Div2 | BUFGCTRL_X0Y8| No   |  473 |  0.342     |  2.057      |
+---------------------+--------------+------+------+------------+-------------+
|     mdm_0/Dbg_Clk_3 | BUFGCTRL_X0Y1| No   |  166 |  0.443     |  2.020      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM_mpmc_clk_ |              |      |      |            |             |
|                90_s | BUFGCTRL_X0Y3| No   |  158 |  0.264     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|thread_manager/threa |              |      |      |            |             |
|d_manager/USER_LOGIC |              |      |      |            |             |
|      _I/control0<0> | BUFGCTRL_X0Y2| No   |   75 |  0.403     |  2.168      |
+---------------------+--------------+------+------+------------+-------------+
|          proc_clk_s | BUFGCTRL_X0Y7| No   |    6 |  0.063     |  1.802      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<0> |        IO Clk| No   |   18 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<1> |        IO Clk| No   |   18 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<2> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<3> |        IO Clk| No   |   18 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<5> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<4> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<6> |        IO Clk| No   |   18 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/mpmc_core_0/gen_v5 |              |      |      |            |             |
|_ddr2_phy.mpmc_phy_i |              |      |      |            |             |
|f_0/u_phy_io_0/delay |              |      |      |            |             |
|           ed_dqs<7> |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|        clk_200mhz_s | BUFGCTRL_X0Y5| No   |    3 |  0.077     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
|  mdm_0/Dbg_Update_3 |         Local|      |   25 |  1.837     |  3.788      |
+---------------------+--------------+------+------+------------+-------------+
|plb_v46_0/plb_v46_0/ |              |      |      |            |             |
|GEN_SHARED.I_PLB_ARB |              |      |      |            |             |
|ITER_LOGIC/I_ARB_ENC |              |      |      |            |             |
|ODER/GTR_ONE_MASTER. |              |      |      |            |             |
|RR_ARB_GEN.I_RR_SELE |              |      |      |            |             |
|CT/new_mstr_index<0> |              |      |      |            |             |
|                     |         Local|      |   84 |  0.438     |  1.685      |
+---------------------+--------------+------+------+------------+-------------+
|thread_manager/threa |              |      |      |            |             |
|d_manager/USER_LOGIC |              |      |      |            |             |
|_I/i_icon/U0/iUPDATE |              |      |      |            |             |
|                _OUT |         Local|      |    1 |  0.000     |  3.308      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_cntlr_0_0_JT |              |      |      |            |             |
|            GC405TCK |         Local|      |    1 |  0.000     |  1.699      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0


INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[7].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[6].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[4].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[3].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[2].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[5].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[0].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/gen_dqs[1].u_iob_dqs/en_dqs_sync"   |         |            |            |        |            
         MAXDELAY = 0.85 ns                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP   |     0.018ns|     1.882ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD    |     1.014ns|            |       0|           0
     1.9 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     0.039ns|     7.961ns|       0|           0
  L0_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD    |     0.006ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<6>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<3>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<0>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<1>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<2>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<4>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<5>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/mpmc_c | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  ore_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy |         |            |            |        |            
  _io_0/en_dqs<7>"         MAXDELAY = 0.6 n |         |            |            |        |            
  s                                         |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     1.243ns|    13.514ns|       0|           0
  L0_CLK_OUT_4_ = PERIOD TIMEGRP         "c | HOLD    |     0.003ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_4_" TS_sys_clk_pin /         0.625 |         |            |            |        |            
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     1.558ns|     6.442ns|       0|           0
  L0_CLK_OUT_2_ = PERIOD TIMEGRP         "c | HOLD    |     0.470ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_2_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  PHASE 2 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP   |     6.654ns|     1.346ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD    |     0.468ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |         |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin /         1.25  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP   |     7.278ns|     4.722ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD    |     0.039ns|            |       0|           0
      TIMEGRP "FFS" 12 ns                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP   |     7.414ns|     4.586ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD    |     0.124ns|            |       0|           0
     12 ns                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |     8.095ns|     3.905ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD    |     0.356ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP   |    10.069ns|     1.931ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD    |     0.219ns|            |       0|           0
       12 ns                                |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |    10.099ns|     1.901ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS" 12 ns       | HOLD    |     0.245ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A     |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |         |            |            |        |            
     TIMEGRP "FFS" 12 ns                    |         |            |            |        |            
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|      9.951ns|            0|            0|            0|      1381531|
| TS_clock_generator_0_clock_gen|      8.000ns|      1.346ns|          N/A|            0|            0|            4|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      7.961ns|          N/A|            0|            0|      1363739|            0|
| erator_0_PLL0_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      8.000ns|      6.442ns|          N/A|            0|            0|          894|            0|
| erator_0_PLL0_CLK_OUT_2_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     16.000ns|     13.514ns|          N/A|            0|            0|        16894|            0|
| erator_0_PLL0_CLK_OUT_4_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.


All signals are completely routed.

WARNING:Par:283 - There are 102 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Loading device for application Rf_Device from file '5vlx50t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

INFO:ParHelpers:197 - Number of "Exact" mode Directed Routing Constraints: 128
INFO:ParHelpers:199 - All "EXACT" mode Directed Routing constrained nets successfully routed. The number of constraints
   found: 128, number successful: 128
Total REAL time to PAR completion: 5 mins 31 secs 
Total CPU time to PAR completion: 5 mins 16 secs 

Peak Memory Usage:  1390 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 104
Number of info messages: 5


Writing design to file system.ncd





PAR done!




#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#

Release 10.1.03 - Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1

INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.

--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/10.1/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx system.ncd
system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.62 2008-08-19, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 1382134 paths, 16 nets, and 88653 connections

Design statistics:
   Minimum period:  13.514ns (Maximum frequency:  73.997MHz)
   Maximum path delay from/to any node:   4.722ns
   Maximum net delay:   0.838ns


Analysis completed Fri Dec  5 14:59:55 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 3
Total time: 1 mins 35 secs 




xflow done!

touch __xps/system_routed

xilperl /opt/Xilinx/10.1/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par

Analyzing implementation/system.par

*********************************************

Running Bitgen..

*********************************************

cd implementation; bitgen -w -f bitgen.ut system

Release 10.1.03 - Bitgen K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

PMSPEC -- Overriding Xilinx file </opt/Xilinx/10.1/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/10.1/ISE/virtex5/data/virtex5.acd>

Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/10.1/ISE:/opt/Xilinx/10.1/EDK.

   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1

Opened constraints file system.pcf.


Fri Dec  5 15:00:19 2008



INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X3Y11' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y12' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_0' updated to placement 'RAMB36_X4Y13' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_1' updated to placement 'RAMB36_X4Y11' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_2' updated to placement 'RAMB36_X4Y14' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram/mb_bram/ramb36_3' updated to placement 'RAMB36_X4Y10' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X3Y11' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' 
updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y12' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_0' updated to placement 'RAMB36_X4Y18' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_1' updated to placement 'RAMB36_X4Y16' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_2' updated to placement 'RAMB36_X3Y16' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram1/mb_bram1/ramb36_3' updated to placement 'RAMB36_X4Y17' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X3Y11' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y1
Running DRC.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.

WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<31>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_hw_thread_bram_cntlr_PORTA_BRAM_Addr<30>> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output pin of
   IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_
   io_0/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is used for
   the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
DRC detected 0 errors and 22 warnings.  Please see the previously displayed
individual error or warning messages for more details.

Creating bit map...

Saving bit stream in "system.bit".

Bitstream generation is complete.

2' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y15' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_0' updated to placement 'RAMB36_X3Y8' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_1' updated to placement 'RAMB36_X3Y6' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_2' updated to placement 'RAMB36_X3Y9' from design.


INFO:Data2MEM:100 - BRAM 'mb_bram2a/mb_bram2a/ramb36_3' updated to placement 'RAMB36_X3Y7' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_0' updated to placement 'RAMB36_X4Y12' from design.


INFO:Data2MEM:100 - BRAM 'hw_thread_bram/hw_thread_bram/ramb36_1' updated to placement 'RAMB36_X3Y11' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_0' updated to placement 'RAMB36_X3Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_1' updated to placement 'RAMB36_X3Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_2' updated to placement 'RAMB36_X4Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_3' updated to placement 'RAMB36_X3Y18' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_4' updated to placement 'RAMB36_X3Y19' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_5' updated to placement 'RAMB36_X4Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_6' updated to placement 'RAMB36_X4Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_7' updated to placement 'RAMB36_X4Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_8' updated to placement 'RAMB36_X2Y21' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_9' updated to placement 'RAMB36_X2Y20' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_10' updated to placement 'RAMB36_X2Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_11' updated to placement 'RAMB36_X2Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_12' updated to placement 'RAMB36_X3Y22' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_13' updated to placement 'RAMB36_X3Y23' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_14' updated to placement 'RAMB36_X4Y24' from design.


INFO:Data2MEM:100 - BRAM 'bram_block_0/bram_block_0/ramb36_15' updated to placement 'RAMB36_X3Y24' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y12' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X3Y14' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y13' from design.


INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X3Y15' from design.


*********************************************

Creating software libraries...

*********************************************

libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/    system.mss

libgen

Xilinx EDK 10.1.03 Build EDK_K_SP3.6
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -lp
/home/jagron/uark_research/uark_ht_trunk/src/hardware/ system.mss 


Output Directory (-od)		:
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/

Part (-p)			: virtex5



Software Specification file	: system.mss

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Check platform address map ...
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 272 - tool is overriding PARAMETER C_SPLB1_P2P value to 0

Computing clock values...


Overriding system level properties ...

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 91 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0xA0000000

INFO:MDT - IPNAME:ppc440_0 INSTANCE:ppc440_virtex5 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 92 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0xAFFFFFFF

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 34 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 8

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 35 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 12

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 3

INFO:MDT - IPNAME:plb_v46_0 INSTANCE:plb_v46 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_03_a/data/plb_
   v46_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_bram_if_cntlr_1 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:MDT - IPNAME:xps_bram_if_cntlr_1_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 44 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:RS232_Uart_1 INSTANCE:xps_uartlite -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_uartlite_v1_00_a/data
   /xps_uartlite_v2_1_0.mpd line 45 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 38 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 40 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:LEDs_8Bit INSTANCE:xps_gpio -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v1_00_a/data/xps
   _gpio_v2_1_0.mpd line 41 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 46 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:SRAM INSTANCE:xps_mch_emc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v2_00_a/data/
   xps_mch_emc_v2_1_0.mpd line 49 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 268 - tool is overriding PARAMETER C_SPLB1_DWIDTH value to 128
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 270 - tool is overriding PARAMETER C_SPLB1_NUM_MASTERS value to
   8
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 271 - tool is overriding PARAMETER C_SPLB1_MID_WIDTH value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 216 - tcl is overriding PARAMETER C_PIM0_SUBTYPE value to
   PPC440MC

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 263 - tcl is overriding PARAMETER C_PIM1_SUBTYPE value to PLB

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 602 - tcl is overriding PARAMETER
   C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 0xc

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 604 - tcl is overriding PARAMETER
   C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 0x4

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 605 - tcl is overriding PARAMETER
   C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 612 - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 0x5

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 613 - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 0x0

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 614 - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 615 - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 617 - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 618 - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 619 - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 623 - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 624 - tcl is overriding PARAMETER C_CTRL_Q18_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 625 - tcl is overriding PARAMETER C_CTRL_Q19_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 626 - tcl is overriding PARAMETER C_CTRL_Q20_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 627 - tcl is overriding PARAMETER C_CTRL_Q21_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 628 - tcl is overriding PARAMETER C_CTRL_Q22_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 629 - tcl is overriding PARAMETER C_CTRL_Q23_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 630 - tcl is overriding PARAMETER C_CTRL_Q24_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 631 - tcl is overriding PARAMETER C_CTRL_Q25_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 632 - tcl is overriding PARAMETER C_CTRL_Q26_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 633 - tcl is overriding PARAMETER C_CTRL_Q27_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 634 - tcl is overriding PARAMETER C_CTRL_Q28_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 635 - tcl is overriding PARAMETER C_CTRL_Q29_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 636 - tcl is overriding PARAMETER C_CTRL_Q30_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 637 - tcl is overriding PARAMETER C_CTRL_Q31_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 638 - tcl is overriding PARAMETER C_CTRL_Q32_DELAY value to 0x2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 639 - tcl is overriding PARAMETER C_CTRL_Q33_DELAY value to 0x1
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 640 - tcl is overriding PARAMETER C_CTRL_Q34_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 641 - tcl is overriding PARAMETER C_CTRL_Q35_DELAY value to 0x0
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 642 - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 643 - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 644 - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 645 - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 646 - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 647 - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 648 - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 651 - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 653 - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to
   0x00b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 654 - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to
   0x00c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 655 - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to
   0x013
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 656 - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to
   0x014
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 657 - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to
   0x01f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 658 - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to
   0x020
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 659 - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to
   0x027
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 660 - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to
   0x028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 661 - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to
   0x033
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 662 - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to
   0x034
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 663 - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to
   0x03b
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 664 - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to
   0x03c
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 665 - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to
   0x047
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 666 - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to
   0x048
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 667 - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to
   0x04f
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 668 - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to
   0x050
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 669 - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to
   0x05d
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 670 - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to
   0x05e
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 671 - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to
   0x066
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 672 - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to
   0x067
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 673 - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to
   0x078
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 674 - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to
   0x079
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 675 - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to
   0x085
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 676 - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to
   0x086
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 677 - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to
   0x097
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 678 - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to
   0x098
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 679 - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to
   0x0a4
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 680 - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to
   0x0a5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 681 - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to
   0x0b5
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 682 - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to
   0x0b6
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 683 - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to
   0x0b7
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 722 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 723 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 724 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to
   0x000002FC000002FC000002FC000002FC000002FC000002FC000002FC000002FC
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 725 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C0000003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 726 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to
   0x0000003C0000003C0000003C0000003C0000003C0000003C0000003C00000030
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 727 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to
   0x0000003C0000003C000040280000003C0000003C000040280000003C00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 728 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to
   0x0000243D000004340000243C000004340000243C000004340000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 729 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 730 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to
   0x0001003C000101240001213C000101240001213C000101240001213C00010124
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 731 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to
   0x0001913C000180380000003C0000003C000040280000003C000004340000243D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 732 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to
   0x000004340000243C000004340000243C000004340000943C000080380001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 733 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to
   0x0001003C0001003C000140280001003C0001003D0001003C0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 734 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to
   0x000101240001213C000101240001213C000101240001213C000101240001913C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 735 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to
   0x000180380000003C0000003C000040280000003C000004340000243D00000434
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 736 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to
   0x0000943C000080380001003C0001003C0001003C000140280001003C0001003D
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 737 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to
   0x0001003C0001003C0001003C000101240001213C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 738 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to
   0x0000003C0000003C000040280000003C0000003C000004350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 739 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 740 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 741 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 742 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 743 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to
   0x0000003C0000003C000040280000003C0000003C000000350000943C00008038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 744 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to
   0x0001003C0001003C0001003C000140280001003C0001003D0001003C0001003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 745 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to
   0x0001003C000101240001913C000180380000003C0000003C000040280000003C
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 746 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to
   0x0000003C000000350000943C000080380001003C0001003C0001003C00014028
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 747 - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to
   0x0001003C0001003D0001003C0001003C0001003C000101240001913C00018038
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 753 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to
   0x0000000000000000000000000000000000000000000000000000000000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 754 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to
   0x0000000000000000000000000000000000002000000000111100002000000000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 755 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to
   0x0002000000000111100002000000000000000000111100000000000000000011
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 756 - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to
   0x1100000000000000001111100000000000000011111000000000000000111110
INFO:MDT - IPNAME:jtagppc_cntlr_0 INSTANCE:jtagppc_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 36 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 42 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 8
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 45 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 3
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 48 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 1
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 49 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b00000000000000000000000000000001
INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 50 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b00000000000000000000000000000001

INFO:MDT - IPNAME:xps_intc_0 INSTANCE:xps_intc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v1_00_a/data/xps
   _intc_v2_1_0.mpd line 51 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b00000000000000000000000000000000
INFO:MDT - IPNAME:plbv46_opb_bridge_0 INSTANCE:plbv46_opb_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_opb_bridge_v1_00_a
   /data/plbv46_opb_bridge_v2_1_0.mpd line 48 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:opb_v20_0 INSTANCE:opb_v20 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_
   v20_v2_1_0.mpd line 39 - tool is overriding PARAMETER C_NUM_SLAVES value to 6
INFO:MDT - IPNAME:bram_block_0 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8
INFO:MDT - IPNAME:xps_bram_if_cntlr_0 INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3
INFO:MDT - IPNAME:xps_timer_0 INSTANCE:xps_timer -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_00_a/data/xp
   s_timer_v2_1_0.mpd line 44 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1

INFO:MDT - IPNAME:ilmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:dlmb_cntlr INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000
INFO:MDT - IPNAME:mb_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000
INFO:MDT - IPNAME:mdm_0 INSTANCE:mdm -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 53 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 128
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb1 INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:ilmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr1 INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram1 INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 117 - tool is overriding PARAMETER C_DPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 121 - tool is overriding PARAMETER C_IPLB_DWIDTH
   value to 128

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 125 - tcl is overriding PARAMETER C_D_PLB value to
   1

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 126 - tcl is overriding PARAMETER C_D_OPB value to
   0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 128 - tcl is overriding PARAMETER C_I_PLB value to
   1
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 129 - tcl is overriding PARAMETER C_I_OPB value to
   0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 184 - tcl is overriding PARAMETER C_USE_EXT_BRK
   value to 1
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 185 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK
   value to 1
INFO:MDT - IPNAME:mb_ilmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:mb_dlmb2a INSTANCE:lmb_v10 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_
   v10_v2_1_0.mpd line 37 - tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT - IPNAME:ilmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:dlmb_cntlr2a INSTANCE:lmb_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_10_a
   /data/lmb_bram_if_cntlr_v2_1_0.mpd line 43 - tcl is overriding PARAMETER
   C_MASK value to 0xb0000000

INFO:MDT - IPNAME:mb_bram2a INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x4000

INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 41 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128

INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 42 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 8

INFO:MDT - IPNAME:xps_hw_thread_bram_cntlr INSTANCE:xps_bram_if_cntlr -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_a
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 43 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 3

INFO:MDT - IPNAME:hw_thread_bram INSTANCE:bram_block -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 36 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x2000

INFO:MDT - IPNAME:opb_plbv46_bridge_0 INSTANCE:opb_plbv46_bridge -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/opb_plbv46_bridge_v1_00_a
   /data/opb_plbv46_bridge_v2_1_0.mpd line 47 - tool is overriding PARAMETER
   C_MPLB_DWIDTH value to 128

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


Check platform configuration ...

IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 68 - 8 master(s) : 12 slave(s)

IPNAME:opb_v20 INSTANCE:opb_v20_0 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 309 - 4 master(s) : 6 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 484 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 491 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 553 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb1 -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 560 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_ilmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 608 - 1 master(s) : 1 slave(s)

IPNAME:lmb_v10 INSTANCE:mb_dlmb2a -
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
system.mhs line 615 - 1 master(s) : 1 slave(s)

Check port drivers...

WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!

WARNING:MDT - PORT:bscan_tdo1 CONNECTOR:bscan_tdo1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 197 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb1_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:IWAIT CONNECTOR:mb_ilmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 199 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:DWAIT CONNECTOR:mb_dlmb2a_LMB_Wait -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 235 - No driver found. Port will be driven to GND!
WARNING:MDT - PORT:Semaphore_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 384 - floating connection!
WARNING:MDT - PORT:SpinLock_Reset CONNECTOR:net_gnd -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 387 - floating connection!
WARNING:MDT - PORT:Irq CONNECTOR:main_interrupt -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 289 - floating connection!
WARNING:MDT - PORT:reset_port0 CONNECTOR:hthread_rst_tm -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 355 - floating connection!
WARNING:MDT - PORT:Access_Intr CONNECTOR:access_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 381 - floating connection!
WARNING:MDT - PORT:Scheduler_Reset CONNECTOR:sched_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 382 - floating connection!
WARNING:MDT - PORT:User_IP_Reset CONNECTOR:user_rst -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 390 - floating connection!
WARNING:MDT - PORT:Preemption_Interrupt CONNECTOR:sched_intr -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 415 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:bscan_tdi CONNECTOR:bscan_tdi -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 190 - floating connection!
WARNING:MDT - PORT:bscan_reset CONNECTOR:bscan_reset -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 191 - floating connection!
WARNING:MDT - PORT:bscan_shift CONNECTOR:bscan_shift -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 192 - floating connection!
WARNING:MDT - PORT:bscan_update CONNECTOR:bscan_update -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 193 - floating connection!
WARNING:MDT - PORT:bscan_capture CONNECTOR:bscan_capture -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 194 - floating connection!
WARNING:MDT - PORT:bscan_sel1 CONNECTOR:bscan_sel1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 195 - floating connection!
WARNING:MDT - PORT:bscan_drck1 CONNECTOR:bscan_drck1 -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v1_00_d/data/mdm_v2_1
   _0.mpd line 196 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb1_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!
WARNING:MDT - PORT:I_ADDRTAG CONNECTOR:mb_ilmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 197 - floating connection!
WARNING:MDT - PORT:D_ADDRTAG CONNECTOR:mb_dlmb2a_M_ADDRTAG -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 238 - floating connection!


Performing Clock DRCs...


WARNING:MDT - No PROCESSOR driver assigned to microblaze_2a in MSS file.
   Assigning cpu 1.11.b driver to processor microblaze_2a ...

INFO:MDT - List of peripherals addressable from processor instance ppc440_0 : 
  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM

  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
  - xps_hw_thread_bram_cntlr
INFO:MDT - List of peripherals addressable from processor instance microblaze_0
   : 
  - dlmb_cntlr
  - ilmb_cntlr
  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
  - xps_hw_thread_bram_cntlr
INFO:MDT - List of peripherals addressable from processor instance microblaze_1
   : 
  - dlmb_cntlr1
  - ilmb_cntlr1
  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
  - xps_hw_thread_bram_cntlr
INFO:MDT - List of peripherals addressable from processor instance microblaze_2a
   : 
  - dlmb_cntlr2a
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 631 - No Driver Found for instance dlmb_cntlr2a. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance dlmb_cntlr2a

  - ilmb_cntlr2a
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 622 - No Driver Found for instance ilmb_cntlr2a. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance ilmb_cntlr2a

  - xps_bram_if_cntlr_1
  - RS232_Uart_1
  - LEDs_8Bit
  - SRAM
  - DDR2_SDRAM
  - xps_intc_0
  - opb_v20_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 309 - No Driver Found for instance opb_v20_0. To avoid
   seeing this warning, assign the appropriate driver or driver "generic 1.00.a
   " to instance opb_v20_0

  - opb_bram_if_cntlr_1
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 320 - No Driver Found for instance opb_bram_if_cntlr_1. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance opb_bram_if_cntlr_1

  - thread_manager
  - scheduler
  - synch_manager
  - cond_vars
  - xps_bram_if_cntlr_0
WARNING:MDT -
   /home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/desi
   gn/system.mhs line 336 - No Driver Found for instance xps_bram_if_cntlr_0. To
   avoid seeing this warning, assign the appropriate driver or driver "generic
   1.00.a " to instance xps_bram_if_cntlr_0

  - plb_hthread_reset_core_0
  - xps_timer_0
  - mdm_0
  - xps_hw_thread_bram_cntlr


Building Directory Structure for ppc440_0


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_ppc440_v1_00_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc440_v1_00_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/libsrc/cpu_ppc440_v1_00_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 


Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS=-mcpu=440  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Compiling common

powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling lldma

Compiling bsp

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu_ppc440


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
ppc440_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_0


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 


Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_0/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_1


Generating platform libraries and device drivers ...


Running CopyFiles ...

Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/gpio_v2_12_a/ ...

Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/mpmc_v2_00_a/ ...

Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/intc_v1_11_a/ ...

Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/tmrctr_v1_10_b/ ...

Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/libsrc/cpu_v1_11_b/ ...

Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 
Copying Library Files ...

Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 

Configuring make for target include using:

gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_1/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


Building Directory Structure for microblaze_2a


Generating platform libraries and device drivers ...

Running CopyFiles ...


Copying files for os standalone_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/lib/bsp/standalone_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/standalone_v2_00_a/ ...


Copying files for driver uartlite_v1_13_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_13_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/uartlite_v1_13_a/ ...


Copying files for driver gpio_v2_12_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/gpio_v2_12_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/gpio_v2_12_a/ ...


Copying files for driver mpmc_v2_00_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/mpmc_v2_00_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/mpmc_v2_00_a/ ...


Copying files for driver intc_v1_11_a from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_11_a/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/intc_v1_11_a/ ...


Copying files for driver tmrctr_v1_10_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/tmrctr_v1_10_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/tmrctr_v1_10_b/ ...


Copying files for driver cpu_v1_11_b from
/opt/Xilinx/10.1/EDK/sw/XilinxProcessorIPLib/drivers/cpu_v1_11_b/src/ to
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/libsrc/cpu_v1_11_b/ ...


Running DRCs for OSes, Drivers and Libraries ... 


Running generate for OS'es, Drivers and Libraries ... 

Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 


Running make for Drivers and Libraries ... 

Configuring make for target include using:


gmake -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 


Configuring make for target libs using:


gmake -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g" 

Compiling common

Compiling lldma

Compiling Standalone BSP

Compiling uartlite

Compiling gpio

Compiling mpmc

Compiling intc

Compiling tmrctr

Compiling cpu


Libraries generated in
/home/jagron/uark_research/uark_ht_trunk/src/platforms/xilinx/ml507_cell/design/
microblaze_2a/lib/ directory


Running execs_generate for OS'es, Drivers and Libraries ... 


LibGen Done. 

powerpc-eabi-gcc -O2 TestApp_Memory/src/TestApp_Memory.c  -o TestApp_Memory/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \

	  

powerpc-eabi-size TestApp_Memory/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5482	    316	   2084	   7882	   1eca	TestApp_Memory/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_0/include/  -Imy_sw/  -L./microblaze_0/lib/  \

	  

mb-size MB_HWT/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5282	    300	   1064	   6646	   19f6	MB_HWT/executable.elf



mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT1/executable.elf \
	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_1/include/  -Imy_sw/  -L./microblaze_1/lib/  \

	  

mb-size MB_HWT1/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5282	    300	   1064	   6646	   19f6	MB_HWT1/executable.elf



*********************************************

Initializing BRAM contents of the bitstream

*********************************************

bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  -pe microblaze_2a  bootloops/microblaze_2a.elf  \

	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266
INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0
INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb
  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_1
  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1
  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
Address Map for Processor microblaze_2a
  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a
  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a
  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0
  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0
  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0
  (0x81210000-0x812100ff) mdm_0	plb_v46_0
  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0
  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0
  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0
  (0xffe00000-0xffefffff) SRAM	plb_v46_0
  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0
  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Initializing Memory...
Checking ELFs associated with PPC440 instance ppc440_0 for overlap...


Analyzing file TestApp_Memory/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file MB_HWT/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...


Analyzing file MB_HWT1/executable.elf...
Checking ELFs associated with MICROBLAZE instance microblaze_2a for overlap...


Analyzing file bootloops/microblaze_2a.elf...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -bd
bootloops/microblaze_2a.elf tag microblaze_2a  -o b implementation/download.bit 

Memory Initialization completed successfully.




Done!

At Local date and time: Fri Dec  5 15:03:04 2008
 make -f system.make download started...



*********************************************

Downloading Bitstream onto the target board

*********************************************

impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.

Reusing 78008001 key.

Reusing FC008001 key.

Connecting to cable (Parallel Port - parport0).

 Cannot access /dev/windrvr6 - Permission denied.

Cable connection failed.

Reusing 79008001 key.
Reusing FD008001 key.
Connecting to cable (Parallel Port - parport1).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7A008001 key.
Reusing FE008001 key.
Connecting to cable (Parallel Port - parport2).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing 7B008001 key.
Reusing FF008001 key.
Connecting to cable (Parallel Port - parport3).
 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing A0008001 key.
Reusing 24008001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.
 Using libusb.

 Max current requested during enumeration is 300 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.

Cable connection established.

Firmware version = 2401.

File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.

Firmware hex file version = 2401.

PLD file version = 200Dh.

 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

INFO:iMPACT:1777 - 

   Reading /opt/Xilinx/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/acecf/data/xccace.bsd...

I
----------------------------------------------------------------------
----------------------------------------------------------------------

NFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

I
N
FO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...

I
NFO:iMPA
CT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...

I
----------------------------------------------------------------------
----------------------------------------------------------------------

NFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...

NFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.

----------------------------------------------------------------------

I
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.

NFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

5: Device Temperature: Current Reading:   60.71 C, Min. Reading:   56.28 C, Max.
Reading:   61.20 C

5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V
5: VCCAUX Supply: Current Reading:   2.484 V, Min. Reading:   2.484 V, Max.
Reading:   2.493 V

'5': Programming device...

 Match_cycle = 2.

done.
'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1

DCI matched                                       :         1
End of startup signal from Startup block          :         1
status of GTS_CFG_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.



Done!

At Local date and time: Fri Dec  5 15:05:23 2008
 make -f system.make download started...

mb-gcc -O2 my_sw/hw_thread.c my_sw/proc_hw_thread.c  -o MB_HWT2/executable.elf \

	    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v7.10.d   -g    -I./microblaze_2a/include/  -Imy_sw/  -L./microblaze_2a/lib/  \

	  

mb-size MB_HWT2/executable.elf 

   text	   data	    bss	    dec	    hex	filename
   5282	    300	   1064	   6646	   19f6	MB_HWT2/executable.elf



*********************************************

Initializing BRAM contents of the bitstream

*********************************************

bitinit system.mhs -lp /home/jagron/uark_research/uark_ht_trunk/src/hardware/ -pe ppc440_0 TestApp_Memory/executable.elf  -pe microblaze_0 MB_HWT/executable.elf  -pe microblaze_1 MB_HWT1/executable.elf  -pe microblaze_2a MB_HWT2/executable.elf  \

	-bt implementation/system.bit -o implementation/download.bit


bitinit version Xilinx EDK 10.1.03 Build EDK_K_SP3.6

Copyright (c) Xilinx Inc. 2002.


Parsing MHS File system.mhs...

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _Scheduler_Master_v1_00_a/data/opb_Scheduler_Master_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 

WARNING:MDT - Option "CORE_STATE" in
   /home/jagron/uark_research/uark_ht_trunk/src/hardware/MyRepository/pcores/opb
   _SynchManager_v1_00_c/data/opb_SynchManager_v2_1_0.mpd line 22  is
   deprecated. Please use Option ARCH_SUPPORT_MAP instead. 


Overriding IP level properties ...

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 153 - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value
   to 32

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 154 - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value
   to 16

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 157 - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value
   to 10

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 158 - tcl is overriding PARAMETER C_MEM_PART_TRAS value to
   40000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 159 - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to
   70000000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 160 - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 161 - tcl is overriding PARAMETER C_MEM_PART_TRCD value to
   15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 163 - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 164 - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 165 - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 166 - tcl is overriding PARAMETER C_MEM_PART_TRRD value to
   10000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 167 - tcl is overriding PARAMETER C_MEM_PART_TRFC value to
   105000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 168 - tcl is overriding PARAMETER C_MEM_PART_TREFI value to
   7800000

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 170 - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 171 - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 173 - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value
   to 200

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 174 - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 175 - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value
   to 266

INFO:MDT - IPNAME:DDR2_SDRAM INSTANCE:mpmc -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v4_03_a/data/mpmc_v2
   _1_0.mpd line 176 - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_0 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_1 INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 164 - tcl is overriding PARAMETER C_ADDR_TAG_BITS
   value to 0

INFO:MDT - IPNAME:microblaze_2a INSTANCE:microblaze -
   /opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/data/m
   icroblaze_v2_1_0.mpd line 173 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG
   value to 0


Performing IP level DRCs on properties...


Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

Address Map for Processor ppc440_0

  (0b0000000000-0b0011111111) ppc440_0	

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	ppc440_0_PPC440MC0

  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_0

  (0000000000-0x00003fff) dlmb_cntlr	mb_dlmb

  (0000000000-0x00003fff) ilmb_cntlr	mb_ilmb

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_1

  (0000000000-0x00003fff) dlmb_cntlr1	mb_dlmb1

  (0000000000-0x00003fff) ilmb_cntlr1	mb_ilmb1

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0

Address Map for Processor microblaze_2a

  (0000000000-0x00003fff) dlmb_cntlr2a	mb_dlmb2a

  (0000000000-0x00003fff) ilmb_cntlr2a	mb_ilmb2a

  (0x10000000-0x1000ffff)
opb_bram_if_cntlr_1	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11000000-0x1103ffff)
thread_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x11100000-0x1117ffff) cond_vars	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x12000000-0x12ffffff) scheduler	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x13000000-0x13ffffff)
synch_manager	plb_v46_0->plbv46_opb_bridge_0->opb_v20_0

  (0x20400000-0x204000ff) xps_timer_0	plb_v46_0

  (0x81200000-0x812001ff) plb_hthread_reset_core_0	plb_v46_0

  (0x81210000-0x812100ff) mdm_0	plb_v46_0

  (0x81400000-0x8140ffff) LEDs_8Bit	plb_v46_0

  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0

  (0x84000000-0x8400ffff) RS232_Uart_1	plb_v46_0

  (0xa0000000-0xafffffff) DDR2_SDRAM	plb_v46_0

  (0xb0000000-0xb0001fff) xps_hw_thread_bram_cntlr	plb_v46_0

  (0xffe00000-0xffefffff) SRAM	plb_v46_0

  (0xfff80000-0xfff8ffff) xps_bram_if_cntlr_0	plb_v46_0

  (0xffffc000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0


Initializing Memory...

Checking ELFs associated with PPC440 instance ppc440_0 for overlap...



Analyzing file TestApp_Memory/executable.elf...

Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...



Analyzing file MB_HWT/executable.elf...

Checking ELFs associated with MICROBLAZE instance microblaze_1 for overlap...



Analyzing file MB_HWT1/executable.elf...

Checking ELFs associated with MICROBLAZE instance microblaze_2a for overlap...



Analyzing file MB_HWT2/executable.elf...

Running Data2Mem with the following command:

data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
TestApp_Memory/executable.elf tag ppc440_0  -bd MB_HWT/executable.elf tag
microblaze_0  -bd MB_HWT1/executable.elf tag microblaze_1  -bd
MB_HWT2/executable.elf tag microblaze_2a  -o b implementation/download.bit 

Memory Initialization completed successfully.




*********************************************

Downloading Bitstream onto the target board

*********************************************

impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             

StartupClock         Auto_Correction     

AutoSignature        False               

KeepSVF              False               

ConcurrentMode       False               

UseHighz             False               

ConfigOnFailure      Stop                

UserLevel            Novice              

MessageLevel         Detailed            

svfUseTime           false               

SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.

Reusing 78008001 key.

Reusing FC008001 key.

Connecting to cable (Parallel Port - parport0).

 Cannot access /dev/windrvr6 - Permission denied.

Cable connection failed.

Reusing 79008001 key.

Reusing FD008001 key.

Connecting to cable (Parallel Port - parport1).

 Cannot access /dev/windrvr6 - Permission denied.

Cable connection failed.

Reusing 7A008001 key.

Reusing FE008001 key.

Connecting to cable (Parallel Port - parport2).

 Cannot access /dev/windrvr6 - Permission denied.

Cable connection failed.

Reusing 7B008001 key.

Reusing FF008001 key.

Connecting to cable (Parallel Port - parport3).

 Cannot access /dev/windrvr6 - Permission denied.

Cable connection failed.

Reusing A0008001 key.

Reusing 24008001 key.

 Using libusb.

Connecting to cable (Usb Port - USB21).

Checking cable driver.

File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.

File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.

 Using libusb.

 Max current requested during enumeration is 300 mA.

Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.

Cable connection established.

Firmware version = 2401.

File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.

Firmware hex file version = 2401.

PLD file version = 200Dh.

 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

I
N
F
O
:
i
M
P
A
C
T
:
1
777 - 
   Reading /opt/Xilinx/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
1
'
:
 
A
d
d
e
d
 
D
e
v
i
c
e
 
x
c
5
v
f
x
7
0
t
 
s
u
c
c
e
s
s
f
u
lly.

----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 - 
   Reading /opt/Xilinx/10.1/ISE/acecf/data/xccace.bsd...

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
----------------------------------------------------------------------
----------------------------------------------------------------------

 '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 


 
 
 
R
e
a
d
i
n
g
 
/
o
p
t
/
X
i
l
i
n
x
/
1
0
.
1
/
I
S
E
/
x
c
9
5
0
0
x
l
/
d
a
t
a
/
x
c
9
5
1
4
4
x
l
.
b
s
d
.
.
.


I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
1
'
:
 
A
d
d
e
d
 
D
e
v
i
c
e
 xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
F
O
:
i
M
P
A
C
T
:
1
7
7
7
 
-
 

   Reading /opt/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
F
O
:
i
M
P
A
C
----------------------------------------------------------------------
----------------------------------------------------------------------

T:501 - '1': Added Device xcf32p successfully.

done.

Elapsed time =      6 sec.

Elapsed time =      0 sec.

'5': Loading file 'implementation/download.bit' ...

done.

----------------------------------------------------------------------

I
N
F
O
:
i
M
P
A
C
T
:
5
0
1
 
-
 
'
5
'
:
 
A
d
d
e
d
 
D
e
v
i
c
e
 
x
c
5
v
f
x
7
0
t
 successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...

Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   60.71 C, Min. Reading:   57.27 C, Max.
Reading:   60.71 C

5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   0.999 V

5: VCCAUX Supply: Current Reading:   2.487 V, Min. Reading:   2.484 V, Max.
Reading:   2.493 V

'5': Programming device...

 Match_cycle = 2.

done.

'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1

DCI matched                                       :         1

End of startup signal from Startup block          :         1

status of GTS_CFG_B                               :         1

status of GWE                                     :         1

status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0

INFO:iMPACT:2219 - Status register values:

I
N
F
 Match_cycle = 2.

O:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.

I
N
F
O
:
i
M
P
A
C
T
 
-
 
'
5
'
:
 
C
h
e
c
k
i
n
g
 
d
o
n
e
 
p
i
n
.
.
.
.
d
one.

'5': Programmed successfully.

Elapsed time =     12 sec.

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------

----------------------------------------------------------------------



Done!

At Local date and time: Mon Dec  8 10:38:55 2008
 make -f system.make download started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd

Release 10.1.03 - iMPACT K.39 (lin64)

Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

Preference Table

Name                 Setting             

StartupClock         Auto_Correction     

AutoSignature        False               

KeepSVF              False               

ConcurrentMode       False               

UseHighz             False               

ConfigOnFailure      Stop                

UserLevel            Novice              

MessageLevel         Detailed            

svfUseTime           false               

SpiByteSwap          Auto_Correction     

AutoDetecting cable. Please wait.

Reusing 78008001 key.

Reusing FC008001 key.

Connecting to cable (Parallel Port - parport0).

 Cannot access /dev/windrvr6 - Permission denied.

Cable connection failed.

Reusing 79008001 key.

Reusing FD008001 key.

Connecting to cable (Parallel Port - parport1).

 Cannot access /dev/windrvr6 - Permission denied.

Cable connection failed.

Reusing 7A008001 key.

Reusing FE008001 key.

Connecting to cable (Parallel Port - parport2).

 Cannot access /dev/windrvr6 - Permission denied.

Cable connection failed.

Reusing 7B008001 key.

Reusing FF008001 key.

Connecting to cable (Parallel Port - parport3).

 Cannot access /dev/windrvr6 - Permission denied.
Cable connection failed.
Reusing A0008001 key.
Reusing 24008001 key.
 Using libusb.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/10.1/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /etc/hotplug/usb/xusbdfwu.fw/xusbdfwu.hex = 1030.
 Using libusb.
 Max current requested during enumeration is 300 mA.
Type = 0x0005.

 Cable Type = 3, Revision = 0.

 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /opt/Xilinx/10.1/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.

Identifying chain contents ....
'1': : Manufacturer's ID =Xilinx xc5vfx70t, Version : 6

I
N
F
O
:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/virtex5/data/xc5vfx70t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.


----------------------------------------------------------------------
----------------------------------------------------------------------

'2': : Manufacturer's ID =Xilinx xccace, Version : 0

I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xccace successfully.

'3': : Manufacturer's ID =Xilinx xc95144xl, Version : 5

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------



'4': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
N
FO:iMPACT:1777 - 
   Reading /opt/Xilinx/10.1/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'5': : Manufacturer's ID =Xilinx xcf32p, Version : 15

I
NFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------

done.

Elapsed time =      1 sec.

Elapsed time =      0 sec.

'5': Loading file 'implementation/download.bit' ...

done.

INFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

Maximum TCK operating frequency for this device chain: 10000000.

Validating chain...
Boundary-scan chain validated successfully.

5: Device Temperature: Current Reading:   31.67 C, Min. Reading:   24.29 C, Max.
Reading:   32.16 C

5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.996 V, Max.
Reading:   0.999 V

5: VCCAUX Supply: Current Reading:   2.490 V, Min. Reading:   2.487 V, Max.
Reading:   2.499 V

'5': Programming device...

 Match_cycle = 2.

done.

'5': Reading status register contents...

CRC error                                         :         0

Decryptor security set                            :         0

DCM locked                                        :         1

DCI matched                                       :         1

End of startup signal from Startup block          :         1

status of GTS_CFG_B                               :         1

status of GWE                                     :         1

status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
Value of MODE pin M2                              :         1
Internal signal indicates when housecleaning is completed:         1
Value driver in from INIT pad                     :         1
Internal signal indicates that chip is configured :         1
Value of DONE pin                                 :         1
Indicates when ID value written does not match chip ID:         0
Decryptor error Signal                            :         0
System Monitor Over-Temperature Alarm             :         0
startup_state[18] CFG startup state machine       :         0
startup_state[19] CFG startup state machine       :         0
startup_state[20] CFG startup state machine       :         1
E-fuse program voltage available                  :         0
SPI Flash Type[22] Select                         :         1
SPI Flash Type[23] Select                         :         1
SPI Flash Type[24] Select                         :         1
CFG bus width auto detection result               :         0
CFG bus width auto detection result               :         0
Reserved                                          :         0
BPI address wrap around error                     :         0
IPROG pulsed                                      :         0
read back crc error                               :         0
Indicates that efuse logic is busy                :         0
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------

INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Checking done pin....done.



Done!

