
Dashboard.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000067c  00800100  000038e2  00003976  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000038e2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000128  0080077c  0080077c  00003ff2  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00003ff4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  000046c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002c0  00000000  00000000  00004748  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00005fb2  00000000  00000000  00004a08  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000016cc  00000000  00000000  0000a9ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001f69  00000000  00000000  0000c086  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000dbc  00000000  00000000  0000dff0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001adb  00000000  00000000  0000edac  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00004306  00000000  00000000  00010887  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 7f 01 	jmp	0x2fe	; 0x2fe <__ctors_end>
       4:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
       8:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
       c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      10:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      14:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      18:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      1c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      20:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      24:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      28:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      2c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      30:	0c 94 8c 1a 	jmp	0x3518	; 0x3518 <__vector_12>
      34:	0c 94 b9 1a 	jmp	0x3572	; 0x3572 <__vector_13>
      38:	0c 94 e6 1a 	jmp	0x35cc	; 0x35cc <__vector_14>
      3c:	0c 94 9a 1b 	jmp	0x3734	; 0x3734 <__vector_15>
      40:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      44:	0c 94 66 1a 	jmp	0x34cc	; 0x34cc <__vector_17>
      48:	0c 94 c4 03 	jmp	0x788	; 0x788 <__vector_18>
      4c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      50:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      54:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      58:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      5c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      60:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      64:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      68:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      6c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      70:	0c 94 13 1b 	jmp	0x3626	; 0x3626 <__vector_28>
      74:	0c 94 40 1b 	jmp	0x3680	; 0x3680 <__vector_29>
      78:	0c 94 6d 1b 	jmp	0x36da	; 0x36da <__vector_30>
      7c:	0c 94 a4 1b 	jmp	0x3748	; 0x3748 <__vector_31>
      80:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      84:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      88:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      8c:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      90:	0c 94 9c 01 	jmp	0x338	; 0x338 <__bad_interrupt>
      94:	de 0f       	add	r29, r30
      96:	e7 0f       	add	r30, r23
      98:	f0 0f       	add	r31, r16
      9a:	02 10       	cpse	r0, r2
      9c:	f9 0f       	add	r31, r25
      9e:	0b 10       	cpse	r0, r11
      a0:	14 10       	cpse	r1, r4
      a2:	1d 10       	cpse	r1, r13
      a4:	26 10       	cpse	r2, r6
      a6:	6a 11       	cpse	r22, r10
      a8:	2f 10       	cpse	r2, r15
      aa:	6a 11       	cpse	r22, r10
      ac:	6a 11       	cpse	r22, r10
      ae:	6a 11       	cpse	r22, r10
      b0:	6a 11       	cpse	r22, r10
      b2:	6a 11       	cpse	r22, r10
      b4:	6a 11       	cpse	r22, r10
      b6:	6a 11       	cpse	r22, r10
      b8:	6a 11       	cpse	r22, r10
      ba:	6a 11       	cpse	r22, r10
      bc:	6a 11       	cpse	r22, r10
      be:	38 10       	cpse	r3, r8
      c0:	41 10       	cpse	r4, r1
      c2:	4a 10       	cpse	r4, r10
      c4:	53 10       	cpse	r5, r3
      c6:	5c 10       	cpse	r5, r12
      c8:	65 10       	cpse	r6, r5
      ca:	6e 10       	cpse	r6, r14
      cc:	6a 11       	cpse	r22, r10
      ce:	6a 11       	cpse	r22, r10
      d0:	6a 11       	cpse	r22, r10
      d2:	6a 11       	cpse	r22, r10
      d4:	6a 11       	cpse	r22, r10
      d6:	6a 11       	cpse	r22, r10
      d8:	6a 11       	cpse	r22, r10
      da:	6a 11       	cpse	r22, r10
      dc:	6a 11       	cpse	r22, r10
      de:	6a 11       	cpse	r22, r10
      e0:	6a 11       	cpse	r22, r10
      e2:	6a 11       	cpse	r22, r10
      e4:	6a 11       	cpse	r22, r10
      e6:	6a 11       	cpse	r22, r10
      e8:	6a 11       	cpse	r22, r10
      ea:	6a 11       	cpse	r22, r10
      ec:	6a 11       	cpse	r22, r10
      ee:	6a 11       	cpse	r22, r10
      f0:	6a 11       	cpse	r22, r10
      f2:	6a 11       	cpse	r22, r10
      f4:	6a 11       	cpse	r22, r10
      f6:	6a 11       	cpse	r22, r10
      f8:	6a 11       	cpse	r22, r10
      fa:	6a 11       	cpse	r22, r10
      fc:	6a 11       	cpse	r22, r10
      fe:	6a 11       	cpse	r22, r10
     100:	6a 11       	cpse	r22, r10
     102:	6a 11       	cpse	r22, r10
     104:	6a 11       	cpse	r22, r10
     106:	6a 11       	cpse	r22, r10
     108:	6a 11       	cpse	r22, r10
     10a:	6a 11       	cpse	r22, r10
     10c:	6a 11       	cpse	r22, r10
     10e:	6a 11       	cpse	r22, r10
     110:	6a 11       	cpse	r22, r10
     112:	6a 11       	cpse	r22, r10
     114:	6a 11       	cpse	r22, r10
     116:	6a 11       	cpse	r22, r10
     118:	6a 11       	cpse	r22, r10
     11a:	6a 11       	cpse	r22, r10
     11c:	6a 11       	cpse	r22, r10
     11e:	6a 11       	cpse	r22, r10
     120:	6a 11       	cpse	r22, r10
     122:	6a 11       	cpse	r22, r10
     124:	6a 11       	cpse	r22, r10
     126:	6a 11       	cpse	r22, r10
     128:	6a 11       	cpse	r22, r10
     12a:	6a 11       	cpse	r22, r10
     12c:	6a 11       	cpse	r22, r10
     12e:	6a 11       	cpse	r22, r10
     130:	6a 11       	cpse	r22, r10
     132:	6a 11       	cpse	r22, r10
     134:	6a 11       	cpse	r22, r10
     136:	77 10       	cpse	r7, r7
     138:	80 10       	cpse	r8, r0
     13a:	6a 11       	cpse	r22, r10
     13c:	6a 11       	cpse	r22, r10
     13e:	6a 11       	cpse	r22, r10
     140:	6a 11       	cpse	r22, r10
     142:	6a 11       	cpse	r22, r10
     144:	6a 11       	cpse	r22, r10
     146:	6a 11       	cpse	r22, r10
     148:	89 10       	cpse	r8, r9
     14a:	92 10       	cpse	r9, r2
     14c:	9b 10       	cpse	r9, r11
     14e:	a4 10       	cpse	r10, r4
     150:	ad 10       	cpse	r10, r13
     152:	b6 10       	cpse	r11, r6
     154:	bf 10       	cpse	r11, r15
     156:	c8 10       	cpse	r12, r8
     158:	d1 10       	cpse	r13, r1
     15a:	da 10       	cpse	r13, r10
     15c:	6a 11       	cpse	r22, r10
     15e:	e3 10       	cpse	r14, r3
     160:	ec 10       	cpse	r14, r12
     162:	f5 10       	cpse	r15, r5
     164:	fe 10       	cpse	r15, r14
     166:	07 11       	cpse	r16, r7
     168:	10 11       	cpse	r17, r0
     16a:	19 11       	cpse	r17, r9
     16c:	22 11       	cpse	r18, r2
     16e:	6a 11       	cpse	r22, r10
     170:	6a 11       	cpse	r22, r10
     172:	6a 11       	cpse	r22, r10
     174:	6a 11       	cpse	r22, r10
     176:	6a 11       	cpse	r22, r10
     178:	6a 11       	cpse	r22, r10
     17a:	6a 11       	cpse	r22, r10
     17c:	6a 11       	cpse	r22, r10
     17e:	6a 11       	cpse	r22, r10
     180:	6a 11       	cpse	r22, r10
     182:	6a 11       	cpse	r22, r10
     184:	6a 11       	cpse	r22, r10
     186:	6a 11       	cpse	r22, r10
     188:	6a 11       	cpse	r22, r10
     18a:	6a 11       	cpse	r22, r10
     18c:	6a 11       	cpse	r22, r10
     18e:	6a 11       	cpse	r22, r10
     190:	6a 11       	cpse	r22, r10
     192:	6a 11       	cpse	r22, r10
     194:	6a 11       	cpse	r22, r10
     196:	6a 11       	cpse	r22, r10
     198:	6a 11       	cpse	r22, r10
     19a:	6a 11       	cpse	r22, r10
     19c:	6a 11       	cpse	r22, r10
     19e:	6a 11       	cpse	r22, r10
     1a0:	6a 11       	cpse	r22, r10
     1a2:	6a 11       	cpse	r22, r10
     1a4:	6a 11       	cpse	r22, r10
     1a6:	6a 11       	cpse	r22, r10
     1a8:	6a 11       	cpse	r22, r10
     1aa:	6a 11       	cpse	r22, r10
     1ac:	6a 11       	cpse	r22, r10
     1ae:	6a 11       	cpse	r22, r10
     1b0:	6a 11       	cpse	r22, r10
     1b2:	6a 11       	cpse	r22, r10
     1b4:	6a 11       	cpse	r22, r10
     1b6:	6a 11       	cpse	r22, r10
     1b8:	6a 11       	cpse	r22, r10
     1ba:	6a 11       	cpse	r22, r10
     1bc:	6a 11       	cpse	r22, r10
     1be:	6a 11       	cpse	r22, r10
     1c0:	6a 11       	cpse	r22, r10
     1c2:	6a 11       	cpse	r22, r10
     1c4:	6a 11       	cpse	r22, r10
     1c6:	6a 11       	cpse	r22, r10
     1c8:	6a 11       	cpse	r22, r10
     1ca:	6a 11       	cpse	r22, r10
     1cc:	6a 11       	cpse	r22, r10
     1ce:	6a 11       	cpse	r22, r10
     1d0:	6a 11       	cpse	r22, r10
     1d2:	6a 11       	cpse	r22, r10
     1d4:	6a 11       	cpse	r22, r10
     1d6:	6a 11       	cpse	r22, r10
     1d8:	6a 11       	cpse	r22, r10
     1da:	6a 11       	cpse	r22, r10
     1dc:	6a 11       	cpse	r22, r10
     1de:	6a 11       	cpse	r22, r10
     1e0:	6a 11       	cpse	r22, r10
     1e2:	6a 11       	cpse	r22, r10
     1e4:	6a 11       	cpse	r22, r10
     1e6:	6a 11       	cpse	r22, r10
     1e8:	6a 11       	cpse	r22, r10
     1ea:	6a 11       	cpse	r22, r10
     1ec:	6a 11       	cpse	r22, r10
     1ee:	6a 11       	cpse	r22, r10
     1f0:	6a 11       	cpse	r22, r10
     1f2:	6a 11       	cpse	r22, r10
     1f4:	6a 11       	cpse	r22, r10
     1f6:	6a 11       	cpse	r22, r10
     1f8:	6a 11       	cpse	r22, r10
     1fa:	6a 11       	cpse	r22, r10
     1fc:	6a 11       	cpse	r22, r10
     1fe:	6a 11       	cpse	r22, r10
     200:	6a 11       	cpse	r22, r10
     202:	6a 11       	cpse	r22, r10
     204:	6a 11       	cpse	r22, r10
     206:	6a 11       	cpse	r22, r10
     208:	6a 11       	cpse	r22, r10
     20a:	6a 11       	cpse	r22, r10
     20c:	6a 11       	cpse	r22, r10
     20e:	6a 11       	cpse	r22, r10
     210:	6a 11       	cpse	r22, r10
     212:	6a 11       	cpse	r22, r10
     214:	6a 11       	cpse	r22, r10
     216:	6a 11       	cpse	r22, r10
     218:	6a 11       	cpse	r22, r10
     21a:	6a 11       	cpse	r22, r10
     21c:	6a 11       	cpse	r22, r10
     21e:	6a 11       	cpse	r22, r10
     220:	6a 11       	cpse	r22, r10
     222:	6a 11       	cpse	r22, r10
     224:	6a 11       	cpse	r22, r10
     226:	2b 11       	cpse	r18, r11
     228:	34 11       	cpse	r19, r4
     22a:	3d 11       	cpse	r19, r13
     22c:	46 11       	cpse	r20, r6
     22e:	4f 11       	cpse	r20, r15
     230:	58 11       	cpse	r21, r8
     232:	6a 11       	cpse	r22, r10
     234:	6a 11       	cpse	r22, r10
     236:	6a 11       	cpse	r22, r10
     238:	6a 11       	cpse	r22, r10
     23a:	6a 11       	cpse	r22, r10
     23c:	6a 11       	cpse	r22, r10
     23e:	6a 11       	cpse	r22, r10
     240:	6a 11       	cpse	r22, r10
     242:	6a 11       	cpse	r22, r10
     244:	6a 11       	cpse	r22, r10
     246:	6a 11       	cpse	r22, r10
     248:	6a 11       	cpse	r22, r10
     24a:	6a 11       	cpse	r22, r10
     24c:	6a 11       	cpse	r22, r10
     24e:	6a 11       	cpse	r22, r10
     250:	6a 11       	cpse	r22, r10
     252:	6a 11       	cpse	r22, r10
     254:	6a 11       	cpse	r22, r10
     256:	6a 11       	cpse	r22, r10
     258:	6a 11       	cpse	r22, r10
     25a:	6a 11       	cpse	r22, r10
     25c:	6a 11       	cpse	r22, r10
     25e:	6a 11       	cpse	r22, r10
     260:	6a 11       	cpse	r22, r10
     262:	6a 11       	cpse	r22, r10
     264:	6a 11       	cpse	r22, r10
     266:	6a 11       	cpse	r22, r10
     268:	6a 11       	cpse	r22, r10
     26a:	6a 11       	cpse	r22, r10
     26c:	6a 11       	cpse	r22, r10
     26e:	6a 11       	cpse	r22, r10
     270:	6a 11       	cpse	r22, r10
     272:	6a 11       	cpse	r22, r10
     274:	6a 11       	cpse	r22, r10
     276:	6a 11       	cpse	r22, r10
     278:	6a 11       	cpse	r22, r10
     27a:	6a 11       	cpse	r22, r10
     27c:	6a 11       	cpse	r22, r10
     27e:	6a 11       	cpse	r22, r10
     280:	6a 11       	cpse	r22, r10
     282:	6a 11       	cpse	r22, r10
     284:	6a 11       	cpse	r22, r10
     286:	6a 11       	cpse	r22, r10
     288:	6a 11       	cpse	r22, r10
     28a:	6a 11       	cpse	r22, r10
     28c:	6a 11       	cpse	r22, r10
     28e:	6a 11       	cpse	r22, r10
     290:	6a 11       	cpse	r22, r10
     292:	61 11       	cpse	r22, r1
     294:	66 14       	cp	r6, r6
     296:	ae 14       	cp	r10, r14
     298:	da 14       	cp	r13, r10
     29a:	e8 14       	cp	r14, r8
     29c:	f6 14       	cp	r15, r6
     29e:	02 15       	cp	r16, r2
     2a0:	0f 15       	cp	r16, r15
     2a2:	28 15       	cp	r18, r8
     2a4:	1c 15       	cp	r17, r12
     2a6:	34 15       	cp	r19, r4
     2a8:	40 15       	cp	r20, r0
     2aa:	88 14       	cp	r8, r8
     2ac:	71 14       	cp	r7, r1
     2ae:	5f 15       	cp	r21, r15
     2b0:	6b 15       	cp	r22, r11
     2b2:	76 15       	cp	r23, r6
     2b4:	76 15       	cp	r23, r6
     2b6:	76 15       	cp	r23, r6
     2b8:	76 15       	cp	r23, r6
     2ba:	76 15       	cp	r23, r6
     2bc:	76 15       	cp	r23, r6
     2be:	76 15       	cp	r23, r6
     2c0:	76 15       	cp	r23, r6
     2c2:	76 15       	cp	r23, r6
     2c4:	76 15       	cp	r23, r6
     2c6:	76 15       	cp	r23, r6
     2c8:	76 15       	cp	r23, r6
     2ca:	76 15       	cp	r23, r6
     2cc:	76 15       	cp	r23, r6
     2ce:	76 15       	cp	r23, r6
     2d0:	76 15       	cp	r23, r6
     2d2:	76 15       	cp	r23, r6
     2d4:	76 15       	cp	r23, r6
     2d6:	76 15       	cp	r23, r6
     2d8:	76 15       	cp	r23, r6
     2da:	76 15       	cp	r23, r6
     2dc:	76 15       	cp	r23, r6
     2de:	76 15       	cp	r23, r6
     2e0:	76 15       	cp	r23, r6
     2e2:	76 15       	cp	r23, r6
     2e4:	76 15       	cp	r23, r6
     2e6:	76 15       	cp	r23, r6
     2e8:	76 15       	cp	r23, r6
     2ea:	76 15       	cp	r23, r6
     2ec:	76 15       	cp	r23, r6
     2ee:	76 15       	cp	r23, r6
     2f0:	76 15       	cp	r23, r6
     2f2:	76 15       	cp	r23, r6
     2f4:	76 15       	cp	r23, r6
     2f6:	76 15       	cp	r23, r6
     2f8:	76 15       	cp	r23, r6
     2fa:	4c 15       	cp	r20, r12
     2fc:	58 15       	cp	r21, r8

000002fe <__ctors_end>:
     2fe:	11 24       	eor	r1, r1
     300:	1f be       	out	0x3f, r1	; 63
     302:	cf ef       	ldi	r28, 0xFF	; 255
     304:	d8 e0       	ldi	r29, 0x08	; 8
     306:	de bf       	out	0x3e, r29	; 62
     308:	cd bf       	out	0x3d, r28	; 61

0000030a <__do_copy_data>:
     30a:	17 e0       	ldi	r17, 0x07	; 7
     30c:	a0 e0       	ldi	r26, 0x00	; 0
     30e:	b1 e0       	ldi	r27, 0x01	; 1
     310:	e2 ee       	ldi	r30, 0xE2	; 226
     312:	f8 e3       	ldi	r31, 0x38	; 56
     314:	02 c0       	rjmp	.+4      	; 0x31a <__do_copy_data+0x10>
     316:	05 90       	lpm	r0, Z+
     318:	0d 92       	st	X+, r0
     31a:	ac 37       	cpi	r26, 0x7C	; 124
     31c:	b1 07       	cpc	r27, r17
     31e:	d9 f7       	brne	.-10     	; 0x316 <__do_copy_data+0xc>

00000320 <__do_clear_bss>:
     320:	18 e0       	ldi	r17, 0x08	; 8
     322:	ac e7       	ldi	r26, 0x7C	; 124
     324:	b7 e0       	ldi	r27, 0x07	; 7
     326:	01 c0       	rjmp	.+2      	; 0x32a <.do_clear_bss_start>

00000328 <.do_clear_bss_loop>:
     328:	1d 92       	st	X+, r1

0000032a <.do_clear_bss_start>:
     32a:	a4 3a       	cpi	r26, 0xA4	; 164
     32c:	b1 07       	cpc	r27, r17
     32e:	e1 f7       	brne	.-8      	; 0x328 <.do_clear_bss_loop>
     330:	0e 94 9e 01 	call	0x33c	; 0x33c <main>
     334:	0c 94 6f 1c 	jmp	0x38de	; 0x38de <_exit>

00000338 <__bad_interrupt>:
     338:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000033c <main>:
#include "includes/Led.h"


int main(void){	

	main_init();
     33c:	0e 94 c4 19 	call	0x3388	; 0x3388 <main_init>
	
	while(1){	
		wdt_reset();
     340:	a8 95       	wdr
		EventHandleEvent();
     342:	0e 94 12 18 	call	0x3024	; 0x3024 <EventHandleEvent>
     346:	fc cf       	rjmp	.-8      	; 0x340 <main+0x4>

00000348 <button_read_col>:
		uint8_t r4=0;
				
		/* ROW 1 READ */

		
		r1=PINE;
     348:	9c b1       	in	r25, 0x0c	; 12
		
		if(!((r1>>ROW_1_PIN)&1)){
     34a:	92 95       	swap	r25
     34c:	9f 70       	andi	r25, 0x0F	; 15
     34e:	90 fd       	sbrc	r25, 0
     350:	0b c0       	rjmp	.+22     	; 0x368 <button_read_col+0x20>
			button_state[0+col*BUTTON_ROW_NUMBER]=1;
     352:	e8 2f       	mov	r30, r24
     354:	f0 e0       	ldi	r31, 0x00	; 0
     356:	ee 0f       	add	r30, r30
     358:	ff 1f       	adc	r31, r31
     35a:	ee 0f       	add	r30, r30
     35c:	ff 1f       	adc	r31, r31
     35e:	e0 5f       	subi	r30, 0xF0	; 240
     360:	f7 4f       	sbci	r31, 0xF7	; 247
     362:	91 e0       	ldi	r25, 0x01	; 1
     364:	90 83       	st	Z, r25
     366:	09 c0       	rjmp	.+18     	; 0x37a <button_read_col+0x32>
		}else{
			button_state[0+col*BUTTON_ROW_NUMBER]=0;
     368:	e8 2f       	mov	r30, r24
     36a:	f0 e0       	ldi	r31, 0x00	; 0
     36c:	ee 0f       	add	r30, r30
     36e:	ff 1f       	adc	r31, r31
     370:	ee 0f       	add	r30, r30
     372:	ff 1f       	adc	r31, r31
     374:	e0 5f       	subi	r30, 0xF0	; 240
     376:	f7 4f       	sbci	r31, 0xF7	; 247
     378:	10 82       	st	Z, r1
		}
	
		/* ROW 2 READ */
		
		r2=PINE;
     37a:	9c b1       	in	r25, 0x0c	; 12
		if(!((r2>>ROW_2_PIN)&1)){		
     37c:	92 95       	swap	r25
     37e:	96 95       	lsr	r25
     380:	97 70       	andi	r25, 0x07	; 7
     382:	90 fd       	sbrc	r25, 0
     384:	0b c0       	rjmp	.+22     	; 0x39c <button_read_col+0x54>
			button_state[1+col*BUTTON_ROW_NUMBER]=1;
     386:	e8 2f       	mov	r30, r24
     388:	f0 e0       	ldi	r31, 0x00	; 0
     38a:	ee 0f       	add	r30, r30
     38c:	ff 1f       	adc	r31, r31
     38e:	ee 0f       	add	r30, r30
     390:	ff 1f       	adc	r31, r31
     392:	e0 5f       	subi	r30, 0xF0	; 240
     394:	f7 4f       	sbci	r31, 0xF7	; 247
     396:	91 e0       	ldi	r25, 0x01	; 1
     398:	91 83       	std	Z+1, r25	; 0x01
     39a:	09 c0       	rjmp	.+18     	; 0x3ae <button_read_col+0x66>
		}else{
			button_state[1+col*BUTTON_ROW_NUMBER]=0;
     39c:	e8 2f       	mov	r30, r24
     39e:	f0 e0       	ldi	r31, 0x00	; 0
     3a0:	ee 0f       	add	r30, r30
     3a2:	ff 1f       	adc	r31, r31
     3a4:	ee 0f       	add	r30, r30
     3a6:	ff 1f       	adc	r31, r31
     3a8:	e0 5f       	subi	r30, 0xF0	; 240
     3aa:	f7 4f       	sbci	r31, 0xF7	; 247
     3ac:	11 82       	std	Z+1, r1	; 0x01
		}
		
		/* ROW 3 READ */
		
		r3=PINC;
     3ae:	96 b1       	in	r25, 0x06	; 6
		if(!((r3>>ROW_3_PIN)&1)){	
     3b0:	92 95       	swap	r25
     3b2:	96 95       	lsr	r25
     3b4:	96 95       	lsr	r25
     3b6:	93 70       	andi	r25, 0x03	; 3
     3b8:	90 fd       	sbrc	r25, 0
     3ba:	0b c0       	rjmp	.+22     	; 0x3d2 <button_read_col+0x8a>
			button_state[2+col*BUTTON_ROW_NUMBER]=1;
     3bc:	e8 2f       	mov	r30, r24
     3be:	f0 e0       	ldi	r31, 0x00	; 0
     3c0:	ee 0f       	add	r30, r30
     3c2:	ff 1f       	adc	r31, r31
     3c4:	ee 0f       	add	r30, r30
     3c6:	ff 1f       	adc	r31, r31
     3c8:	e0 5f       	subi	r30, 0xF0	; 240
     3ca:	f7 4f       	sbci	r31, 0xF7	; 247
     3cc:	91 e0       	ldi	r25, 0x01	; 1
     3ce:	92 83       	std	Z+2, r25	; 0x02
     3d0:	09 c0       	rjmp	.+18     	; 0x3e4 <button_read_col+0x9c>
		}else{
			button_state[2+col*BUTTON_ROW_NUMBER]=0;
     3d2:	e8 2f       	mov	r30, r24
     3d4:	f0 e0       	ldi	r31, 0x00	; 0
     3d6:	ee 0f       	add	r30, r30
     3d8:	ff 1f       	adc	r31, r31
     3da:	ee 0f       	add	r30, r30
     3dc:	ff 1f       	adc	r31, r31
     3de:	e0 5f       	subi	r30, 0xF0	; 240
     3e0:	f7 4f       	sbci	r31, 0xF7	; 247
     3e2:	12 82       	std	Z+2, r1	; 0x02
			
		}
		
		/* ROW 3 READ */
				
		r4=PINC;
     3e4:	96 b1       	in	r25, 0x06	; 6
		if(!((r4>>ROW_4_PIN)&1)){
     3e6:	96 95       	lsr	r25
     3e8:	96 95       	lsr	r25
     3ea:	96 95       	lsr	r25
     3ec:	90 fd       	sbrc	r25, 0
     3ee:	0b c0       	rjmp	.+22     	; 0x406 <button_read_col+0xbe>
			button_state[3+col*BUTTON_ROW_NUMBER]=1;
     3f0:	e8 2f       	mov	r30, r24
     3f2:	f0 e0       	ldi	r31, 0x00	; 0
     3f4:	ee 0f       	add	r30, r30
     3f6:	ff 1f       	adc	r31, r31
     3f8:	ee 0f       	add	r30, r30
     3fa:	ff 1f       	adc	r31, r31
     3fc:	e0 5f       	subi	r30, 0xF0	; 240
     3fe:	f7 4f       	sbci	r31, 0xF7	; 247
     400:	81 e0       	ldi	r24, 0x01	; 1
     402:	83 83       	std	Z+3, r24	; 0x03
     404:	08 95       	ret
			
		}else{
			button_state[3+col*BUTTON_ROW_NUMBER]=0;
     406:	e8 2f       	mov	r30, r24
     408:	f0 e0       	ldi	r31, 0x00	; 0
     40a:	ee 0f       	add	r30, r30
     40c:	ff 1f       	adc	r31, r31
     40e:	ee 0f       	add	r30, r30
     410:	ff 1f       	adc	r31, r31
     412:	e0 5f       	subi	r30, 0xF0	; 240
     414:	f7 4f       	sbci	r31, 0xF7	; 247
     416:	13 82       	std	Z+3, r1	; 0x03
     418:	08 95       	ret

0000041a <col1_input_high>:
}


void col1_input_high(void){
	/* COL 1 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_1_PIN);
     41a:	6e 98       	cbi	0x0d, 6	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     41c:	76 9a       	sbi	0x0e, 6	; 14
}
     41e:	08 95       	ret

00000420 <col2_input_high>:

void col2_input_high(void){
	/* COL 2 INPUT HIGH */
	DDRE&=~(1<<COLOUMN_2_PIN);
     420:	6f 98       	cbi	0x0d, 7	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     422:	77 9a       	sbi	0x0e, 7	; 14
}
     424:	08 95       	ret

00000426 <col3_input_high>:

void col3_input_high(void){
	/* COL 3 HIGH */
	DDRB&=~(1<<COLOUMN_3_PIN);
     426:	24 98       	cbi	0x04, 4	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     428:	2c 9a       	sbi	0x05, 4	; 5
	
}	
     42a:	08 95       	ret

0000042c <col1_low>:

void col1_low(void){
	/* COL 1 LOW */
	PORTE&=~(1<<COLOUMN_1_PIN);
     42c:	76 98       	cbi	0x0e, 6	; 14
	DDRE|=(0x01)<<COLOUMN_1_PIN;
     42e:	6e 9a       	sbi	0x0d, 6	; 13
}
     430:	08 95       	ret

00000432 <col2_low>:

void col2_low(void){
	/* COL 2 LOW */
	PORTE&=~(1<<COLOUMN_2_PIN);
     432:	77 98       	cbi	0x0e, 7	; 14
	DDRE|=(0x01)<<COLOUMN_2_PIN;
     434:	6f 9a       	sbi	0x0d, 7	; 13
}
     436:	08 95       	ret

00000438 <col3_low>:

void col3_low(void){
	/* COL 3 LOW  */
	PORTB&=~(1<<COLOUMN_3_PIN);
     438:	2c 98       	cbi	0x05, 4	; 5
	DDRB|=(0x01)<<COLOUMN_3_PIN;
     43a:	24 9a       	sbi	0x04, 4	; 4

}
     43c:	08 95       	ret

0000043e <buttons_react>:

void buttons_react(void){

	
	if(button_press[BUTTON_ID_UP]){
     43e:	80 91 32 08 	lds	r24, 0x0832
     442:	88 23       	and	r24, r24
     444:	21 f0       	breq	.+8      	; 0x44e <buttons_react+0x10>
		button_press[BUTTON_ID_UP]=0;
     446:	10 92 32 08 	sts	0x0832, r1
		display_down();
     44a:	0e 94 fe 15 	call	0x2bfc	; 0x2bfc <display_down>
	}
	
	if(button_press[BUTTON_ID_DOWN]){
     44e:	80 91 31 08 	lds	r24, 0x0831
     452:	88 23       	and	r24, r24
     454:	21 f0       	breq	.+8      	; 0x45e <buttons_react+0x20>
		button_press[BUTTON_ID_DOWN]=0;
     456:	10 92 31 08 	sts	0x0831, r1
		display_up();		
     45a:	0e 94 e0 15 	call	0x2bc0	; 0x2bc0 <display_up>
	}
	
	if(button_state[BUTTON_ID_DOWN]&&button_state[BUTTON_ID_UP]){
     45e:	80 91 18 08 	lds	r24, 0x0818
     462:	88 23       	and	r24, r24
     464:	39 f0       	breq	.+14     	; 0x474 <buttons_react+0x36>
     466:	80 91 19 08 	lds	r24, 0x0819
     46a:	88 23       	and	r24, r24
     46c:	19 f0       	breq	.+6      	; 0x474 <buttons_react+0x36>
		selected_menu=DISPLAY_MENU_SOC;
     46e:	81 e0       	ldi	r24, 0x01	; 1
     470:	80 93 1c 08 	sts	0x081C, r24
	}
	
	
	/* LEDS on BUTTONS */
	if(button_state[BUTTON_ID_TV]){
     474:	80 91 16 08 	lds	r24, 0x0816
     478:	88 23       	and	r24, r24
     47a:	21 f0       	breq	.+8      	; 0x484 <buttons_react+0x46>
		led_set(LED_ID_TC);
     47c:	85 e0       	ldi	r24, 0x05	; 5
     47e:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
     482:	03 c0       	rjmp	.+6      	; 0x48a <buttons_react+0x4c>
	}else{
		led_clear(LED_ID_TC);
     484:	85 e0       	ldi	r24, 0x05	; 5
     486:	0e 94 6b 18 	call	0x30d6	; 0x30d6 <led_clear>
	}
	if(button_state[BUTTON_ID_TC]){
     48a:	80 91 13 08 	lds	r24, 0x0813
     48e:	88 23       	and	r24, r24
     490:	21 f0       	breq	.+8      	; 0x49a <buttons_react+0x5c>
		led_set(LED_ID_RECUP);
     492:	87 e0       	ldi	r24, 0x07	; 7
     494:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
     498:	03 c0       	rjmp	.+6      	; 0x4a0 <buttons_react+0x62>
	}else{
		led_clear(LED_ID_RECUP);
     49a:	87 e0       	ldi	r24, 0x07	; 7
     49c:	0e 94 6b 18 	call	0x30d6	; 0x30d6 <led_clear>
	}
	
	if(button_state[BUTTON_ID_RECUP]){
     4a0:	80 91 1a 08 	lds	r24, 0x081A
     4a4:	88 23       	and	r24, r24
     4a6:	21 f0       	breq	.+8      	; 0x4b0 <buttons_react+0x72>
		led_set(LED_ID_TV);
     4a8:	86 e0       	ldi	r24, 0x06	; 6
     4aa:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
     4ae:	03 c0       	rjmp	.+6      	; 0x4b6 <buttons_react+0x78>
	}else{
		led_clear(LED_ID_TV);
     4b0:	86 e0       	ldi	r24, 0x06	; 6
     4b2:	0e 94 6b 18 	call	0x30d6	; 0x30d6 <led_clear>
	}
	
	if(button_state[BUTTON_ID_AD]){
     4b6:	80 91 1b 08 	lds	r24, 0x081B
     4ba:	88 23       	and	r24, r24
     4bc:	21 f0       	breq	.+8      	; 0x4c6 <buttons_react+0x88>
		led_set(LED_ID_AD);
     4be:	89 e0       	ldi	r24, 0x09	; 9
     4c0:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
     4c4:	03 c0       	rjmp	.+6      	; 0x4cc <buttons_react+0x8e>
	}else{
		led_clear(LED_ID_AD);
     4c6:	89 e0       	ldi	r24, 0x09	; 9
     4c8:	0e 94 6b 18 	call	0x30d6	; 0x30d6 <led_clear>
	}
	
	if(button_state[BUTTON_ID_KOBI]){
     4cc:	80 91 17 08 	lds	r24, 0x0817
     4d0:	88 23       	and	r24, r24
     4d2:	21 f0       	breq	.+8      	; 0x4dc <buttons_react+0x9e>
		led_set(LED_ID_KOBI);
     4d4:	88 e0       	ldi	r24, 0x08	; 8
     4d6:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
     4da:	03 c0       	rjmp	.+6      	; 0x4e2 <buttons_react+0xa4>
	}else{
		led_clear(LED_ID_KOBI);
     4dc:	88 e0       	ldi	r24, 0x08	; 8
     4de:	0e 94 6b 18 	call	0x30d6	; 0x30d6 <led_clear>
	}
	
	if(button_state[BUTTON_ID_FLAPPY_RADIO]){
     4e2:	80 91 15 08 	lds	r24, 0x0815
     4e6:	88 23       	and	r24, r24
     4e8:	19 f0       	breq	.+6      	; 0x4f0 <buttons_react+0xb2>
		radio_on();
     4ea:	0e 94 ee 19 	call	0x33dc	; 0x33dc <radio_on>
     4ee:	02 c0       	rjmp	.+4      	; 0x4f4 <buttons_react+0xb6>
	}else{
		radio_off();
     4f0:	0e 94 f0 19 	call	0x33e0	; 0x33e0 <radio_off>
	}		
		
		
	
	
	button_key1=0;
     4f4:	10 92 7d 07 	sts	0x077D, r1
	if(button_state[BUTTON_ID_TMS]){
     4f8:	80 91 12 08 	lds	r24, 0x0812
     4fc:	88 23       	and	r24, r24
     4fe:	19 f0       	breq	.+6      	; 0x506 <buttons_react+0xc8>
		button_key1|=1;
     500:	81 e0       	ldi	r24, 0x01	; 1
     502:	80 93 7d 07 	sts	0x077D, r24
	}
	if(button_state[BUTTON_ID_TV]){
     506:	80 91 16 08 	lds	r24, 0x0816
     50a:	88 23       	and	r24, r24
     50c:	29 f0       	breq	.+10     	; 0x518 <buttons_react+0xda>
		button_key1|=1<<1;
     50e:	80 91 7d 07 	lds	r24, 0x077D
     512:	82 60       	ori	r24, 0x02	; 2
     514:	80 93 7d 07 	sts	0x077D, r24
	}
	if(button_state[BUTTON_ID_TC]){
     518:	80 91 13 08 	lds	r24, 0x0813
     51c:	88 23       	and	r24, r24
     51e:	29 f0       	breq	.+10     	; 0x52a <buttons_react+0xec>
		button_key1|=1<<2;
     520:	80 91 7d 07 	lds	r24, 0x077D
     524:	84 60       	ori	r24, 0x04	; 4
     526:	80 93 7d 07 	sts	0x077D, r24
	}
	if(button_state[BUTTON_ID_RECUP]){
     52a:	80 91 1a 08 	lds	r24, 0x081A
     52e:	88 23       	and	r24, r24
     530:	29 f0       	breq	.+10     	; 0x53c <buttons_react+0xfe>
		button_key1|=1<<3;
     532:	80 91 7d 07 	lds	r24, 0x077D
     536:	88 60       	ori	r24, 0x08	; 8
     538:	80 93 7d 07 	sts	0x077D, r24
	}
	if(button_state[BUTTON_ID_KOBI]){
     53c:	80 91 17 08 	lds	r24, 0x0817
     540:	88 23       	and	r24, r24
     542:	29 f0       	breq	.+10     	; 0x54e <buttons_react+0x110>
		button_key1|=1<<4;
     544:	80 91 7d 07 	lds	r24, 0x077D
     548:	80 61       	ori	r24, 0x10	; 16
     54a:	80 93 7d 07 	sts	0x077D, r24
	}
	if(button_state[BUTTON_ID_AD]){
     54e:	80 91 1b 08 	lds	r24, 0x081B
     552:	88 23       	and	r24, r24
     554:	29 f0       	breq	.+10     	; 0x560 <buttons_react+0x122>
		button_key1|=1<<5;
     556:	80 91 7d 07 	lds	r24, 0x077D
     55a:	80 62       	ori	r24, 0x20	; 32
     55c:	80 93 7d 07 	sts	0x077D, r24
	}
	
	button_key2=0;
     560:	10 92 7c 07 	sts	0x077C, r1
	
	if(button_state[BUTTON_ID_PLUS]){
     564:	80 91 10 08 	lds	r24, 0x0810
     568:	88 23       	and	r24, r24
     56a:	19 f0       	breq	.+6      	; 0x572 <buttons_react+0x134>
		button_key2|=1;
     56c:	81 e0       	ldi	r24, 0x01	; 1
     56e:	80 93 7c 07 	sts	0x077C, r24
	}
	if(button_state[BUTTON_ID_MINUS]){
     572:	80 91 11 08 	lds	r24, 0x0811
     576:	88 23       	and	r24, r24
     578:	29 f0       	breq	.+10     	; 0x584 <buttons_react+0x146>
		button_key2|=1<<1;
     57a:	80 91 7c 07 	lds	r24, 0x077C
     57e:	82 60       	ori	r24, 0x02	; 2
     580:	80 93 7c 07 	sts	0x077C, r24
	}
	
	if(button_state[BUTTON_ID_FLAPPY_RADIO]){
     584:	80 91 15 08 	lds	r24, 0x0815
     588:	88 23       	and	r24, r24
     58a:	29 f0       	breq	.+10     	; 0x596 <buttons_react+0x158>
		button_key2|=1<<3;
     58c:	80 91 7c 07 	lds	r24, 0x077C
     590:	88 60       	ori	r24, 0x08	; 8
     592:	80 93 7c 07 	sts	0x077C, r24
	}
		
	
	if(button_state[BUTTON_ID_FLAPPY_DRS]){
     596:	80 91 14 08 	lds	r24, 0x0814
     59a:	88 23       	and	r24, r24
     59c:	29 f0       	breq	.+10     	; 0x5a8 <buttons_react+0x16a>
		button_key2|=1<<2;
     59e:	80 91 7c 07 	lds	r24, 0x077C
     5a2:	84 60       	ori	r24, 0x04	; 4
     5a4:	80 93 7c 07 	sts	0x077C, r24
	}
	

	if(button_state[BUTTON_ID_UP]){
     5a8:	80 91 19 08 	lds	r24, 0x0819
     5ac:	88 23       	and	r24, r24
     5ae:	29 f0       	breq	.+10     	; 0x5ba <buttons_react+0x17c>
		button_key2|=1<<4;
     5b0:	80 91 7c 07 	lds	r24, 0x077C
     5b4:	80 61       	ori	r24, 0x10	; 16
     5b6:	80 93 7c 07 	sts	0x077C, r24
	}
	
	if(button_state[BUTTON_ID_DOWN]){
     5ba:	80 91 18 08 	lds	r24, 0x0818
     5be:	88 23       	and	r24, r24
     5c0:	29 f0       	breq	.+10     	; 0x5cc <buttons_react+0x18e>
		button_key2|=1<<5;
     5c2:	80 91 7c 07 	lds	r24, 0x077C
     5c6:	80 62       	ori	r24, 0x20	; 32
     5c8:	80 93 7c 07 	sts	0x077C, r24
     5cc:	08 95       	ret

000005ce <button_init>:
{

	
	/* enable pull-ups */
	
	MCUCR&=~(1<<PUD);
     5ce:	85 b7       	in	r24, 0x35	; 53
     5d0:	8f 7e       	andi	r24, 0xEF	; 239
     5d2:	85 bf       	out	0x35, r24	; 53
	
	
	/* COL 1 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_1_PIN);
     5d4:	8d b1       	in	r24, 0x0d	; 13
     5d6:	8f 6b       	ori	r24, 0xBF	; 191
     5d8:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_1_PIN;
     5da:	76 9a       	sbi	0x0e, 6	; 14
	/* COL 2 INPUT HIGH */
	DDRE|=~(1<<COLOUMN_2_PIN);
     5dc:	8d b1       	in	r24, 0x0d	; 13
     5de:	8f 67       	ori	r24, 0x7F	; 127
     5e0:	8d b9       	out	0x0d, r24	; 13
	PORTE|=(0x01)<<COLOUMN_2_PIN;
     5e2:	77 9a       	sbi	0x0e, 7	; 14
	/* COL 3 INPUT HIGH */
	DDRB|=~(1<<COLOUMN_3_PIN);
     5e4:	84 b1       	in	r24, 0x04	; 4
     5e6:	8f 6e       	ori	r24, 0xEF	; 239
     5e8:	84 b9       	out	0x04, r24	; 4
	PORTB|=(0x01)<<COLOUMN_3_PIN;
     5ea:	2c 9a       	sbi	0x05, 4	; 5
	
	
	/* ROW 1 INPUT, PULLUP */
	DDRE&=~(1<<ROW_1_PIN);
     5ec:	6c 98       	cbi	0x0d, 4	; 13
	PORTE|=1<<ROW_1_PIN;
     5ee:	74 9a       	sbi	0x0e, 4	; 14
	/* ROW 2 INPUT, PULLUP */
	DDRE&=~(1<<ROW_2_PIN);
     5f0:	6d 98       	cbi	0x0d, 5	; 13
	PORTE|=1<<ROW_2_PIN;
     5f2:	75 9a       	sbi	0x0e, 5	; 14
	/* ROW 3 INPUT, PULLUP */
	DDRC&=~(1<<ROW_3_PIN);
     5f4:	3e 98       	cbi	0x07, 6	; 7
	PORTC|=1<<ROW_3_PIN;
     5f6:	46 9a       	sbi	0x08, 6	; 8
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
     5f8:	3b 98       	cbi	0x07, 3	; 7
	PORTC|=1<<ROW_4_PIN;
     5fa:	43 9a       	sbi	0x08, 3	; 8
     5fc:	e7 e3       	ldi	r30, 0x37	; 55
     5fe:	f8 e0       	ldi	r31, 0x08	; 8
#include "../includes/Led.h"

 uint8_t button_key1=0;
 uint8_t button_key2=0;

void button_init( void )
     600:	cf 01       	movw	r24, r30
     602:	0c 96       	adiw	r24, 0x0c	; 12
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
		button_released[i]=1;
     604:	21 e0       	ldi	r18, 0x01	; 1
     606:	21 93       	st	Z+, r18
	/* ROW 4 INPUT, PULLUP */
	DDRC&=~(1<<ROW_4_PIN);
	PORTC|=1<<ROW_4_PIN;
	
	uint8_t i;
	for(i=0;i<12;i++){
     608:	e8 17       	cp	r30, r24
     60a:	f9 07       	cpc	r31, r25
     60c:	e1 f7       	brne	.-8      	; 0x606 <button_init+0x38>
		button_released[i]=1;
	}
	
} /* end button_init */
     60e:	08 95       	ret

00000610 <button_multiplex_cycle>:

void button_multiplex_cycle(void){
     610:	cf 92       	push	r12
     612:	df 92       	push	r13
     614:	ef 92       	push	r14
     616:	ff 92       	push	r15
     618:	0f 93       	push	r16
     61a:	1f 93       	push	r17
     61c:	cf 93       	push	r28
     61e:	df 93       	push	r29
		
		
	col1_input_high();
     620:	cd e0       	ldi	r28, 0x0D	; 13
     622:	d2 e0       	ldi	r29, 0x02	; 2
     624:	fe 01       	movw	r30, r28
     626:	09 95       	icall
	col2_input_high();
     628:	00 e1       	ldi	r16, 0x10	; 16
     62a:	12 e0       	ldi	r17, 0x02	; 2
     62c:	f8 01       	movw	r30, r16
     62e:	09 95       	icall
	col3_input_high();
     630:	0f 2e       	mov	r0, r31
     632:	f3 e1       	ldi	r31, 0x13	; 19
     634:	ef 2e       	mov	r14, r31
     636:	f2 e0       	ldi	r31, 0x02	; 2
     638:	ff 2e       	mov	r15, r31
     63a:	f0 2d       	mov	r31, r0
     63c:	f7 01       	movw	r30, r14
     63e:	09 95       	icall
	
	/* Cycle 1 */

	col2_input_high();
     640:	f8 01       	movw	r30, r16
     642:	09 95       	icall
	col3_input_high();
     644:	f7 01       	movw	r30, r14
     646:	09 95       	icall
	col1_low();
     648:	0e 94 16 02 	call	0x42c	; 0x42c <col1_low>
	
		
	button_read_col(0);
     64c:	0f 2e       	mov	r0, r31
     64e:	f4 ea       	ldi	r31, 0xA4	; 164
     650:	cf 2e       	mov	r12, r31
     652:	f1 e0       	ldi	r31, 0x01	; 1
     654:	df 2e       	mov	r13, r31
     656:	f0 2d       	mov	r31, r0
     658:	80 e0       	ldi	r24, 0x00	; 0
     65a:	90 e0       	ldi	r25, 0x00	; 0
     65c:	f6 01       	movw	r30, r12
     65e:	09 95       	icall

	/* Cycle 2 */

	
	col1_input_high();
     660:	fe 01       	movw	r30, r28
     662:	09 95       	icall
	col3_input_high();
     664:	f7 01       	movw	r30, r14
     666:	09 95       	icall
	col2_low();
     668:	0e 94 19 02 	call	0x432	; 0x432 <col2_low>
	
	button_read_col(1);
     66c:	81 e0       	ldi	r24, 0x01	; 1
     66e:	90 e0       	ldi	r25, 0x00	; 0
     670:	f6 01       	movw	r30, r12
     672:	09 95       	icall
	
	
	/* Cycle 3 */
	
	col1_input_high();
     674:	fe 01       	movw	r30, r28
     676:	09 95       	icall
	col2_input_high();
     678:	f8 01       	movw	r30, r16
     67a:	09 95       	icall
	col3_low();	
     67c:	0e 94 1c 02 	call	0x438	; 0x438 <col3_low>
	
	button_read_col(2);
     680:	82 e0       	ldi	r24, 0x02	; 2
     682:	90 e0       	ldi	r25, 0x00	; 0
     684:	f6 01       	movw	r30, r12
     686:	09 95       	icall
	
			
	col1_input_high();
     688:	fe 01       	movw	r30, r28
     68a:	09 95       	icall
	col2_input_high();
     68c:	f8 01       	movw	r30, r16
     68e:	09 95       	icall
	col3_input_high();
     690:	f7 01       	movw	r30, r14
     692:	09 95       	icall
     694:	ed e1       	ldi	r30, 0x1D	; 29
     696:	f8 e0       	ldi	r31, 0x08	; 8
     698:	a0 e1       	ldi	r26, 0x10	; 16
     69a:	b8 e0       	ldi	r27, 0x08	; 8
     69c:	07 e3       	ldi	r16, 0x37	; 55
     69e:	18 e0       	ldi	r17, 0x08	; 8
     6a0:	89 e2       	ldi	r24, 0x29	; 41
     6a2:	98 e0       	ldi	r25, 0x08	; 8
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     6a4:	af 01       	movw	r20, r30
     6a6:	44 5f       	subi	r20, 0xF4	; 244
     6a8:	5f 4f       	sbci	r21, 0xFF	; 255
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
			button_press[i]=1;
			button_released[i]=0;
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
			button_released[i]=1;
     6aa:	71 e0       	ldi	r23, 0x01	; 1
		button_released[i]=1;
	}
	
} /* end button_init */

void button_multiplex_cycle(void){
     6ac:	9f 01       	movw	r18, r30
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
		if(button_previous_state[i]==0 && button_state[i]==1 && button_released[i]==1){
     6ae:	60 81       	ld	r22, Z
     6b0:	66 23       	and	r22, r22
     6b2:	59 f4       	brne	.+22     	; 0x6ca <button_multiplex_cycle+0xba>
     6b4:	6c 91       	ld	r22, X
     6b6:	61 30       	cpi	r22, 0x01	; 1
     6b8:	41 f4       	brne	.+16     	; 0x6ca <button_multiplex_cycle+0xba>
     6ba:	e8 01       	movw	r28, r16
     6bc:	68 81       	ld	r22, Y
     6be:	61 30       	cpi	r22, 0x01	; 1
     6c0:	81 f4       	brne	.+32     	; 0x6e2 <button_multiplex_cycle+0xd2>
			button_press[i]=1;
     6c2:	ec 01       	movw	r28, r24
     6c4:	78 83       	st	Y, r23
			button_released[i]=0;
     6c6:	e8 01       	movw	r28, r16
     6c8:	18 82       	st	Y, r1
		}
		if(button_previous_state[i]==1 && button_state[i]==0 && button_released[i]==0){
     6ca:	e9 01       	movw	r28, r18
     6cc:	28 81       	ld	r18, Y
     6ce:	21 30       	cpi	r18, 0x01	; 1
     6d0:	41 f4       	brne	.+16     	; 0x6e2 <button_multiplex_cycle+0xd2>
     6d2:	2c 91       	ld	r18, X
     6d4:	22 23       	and	r18, r18
     6d6:	29 f4       	brne	.+10     	; 0x6e2 <button_multiplex_cycle+0xd2>
     6d8:	e8 01       	movw	r28, r16
     6da:	28 81       	ld	r18, Y
     6dc:	22 23       	and	r18, r18
     6de:	09 f4       	brne	.+2      	; 0x6e2 <button_multiplex_cycle+0xd2>
			button_released[i]=1;
     6e0:	78 83       	st	Y, r23
     6e2:	31 96       	adiw	r30, 0x01	; 1
     6e4:	11 96       	adiw	r26, 0x01	; 1
     6e6:	0f 5f       	subi	r16, 0xFF	; 255
     6e8:	1f 4f       	sbci	r17, 0xFF	; 255
     6ea:	01 96       	adiw	r24, 0x01	; 1
	col1_input_high();
	col2_input_high();
	col3_input_high();
	
	uint8_t i=0;
	for(i;i<12;i++){
     6ec:	e4 17       	cp	r30, r20
     6ee:	f5 07       	cpc	r31, r21
     6f0:	e9 f6       	brne	.-70     	; 0x6ac <button_multiplex_cycle+0x9c>
			button_released[i]=1;
		}			
	}
	
	
	buttons_react();
     6f2:	0e 94 1f 02 	call	0x43e	; 0x43e <buttons_react>
	
	
	memcpy(button_previous_state,button_state,12);
     6f6:	ad e1       	ldi	r26, 0x1D	; 29
     6f8:	b8 e0       	ldi	r27, 0x08	; 8
     6fa:	e0 e1       	ldi	r30, 0x10	; 16
     6fc:	f8 e0       	ldi	r31, 0x08	; 8
     6fe:	8c e0       	ldi	r24, 0x0C	; 12
     700:	01 90       	ld	r0, Z+
     702:	0d 92       	st	X+, r0
     704:	81 50       	subi	r24, 0x01	; 1
     706:	e1 f7       	brne	.-8      	; 0x700 <button_multiplex_cycle+0xf0>
	
} /* end button_multiplex_cycle */
     708:	df 91       	pop	r29
     70a:	cf 91       	pop	r28
     70c:	1f 91       	pop	r17
     70e:	0f 91       	pop	r16
     710:	ff 90       	pop	r15
     712:	ef 90       	pop	r14
     714:	df 90       	pop	r13
     716:	cf 90       	pop	r12
     718:	08 95       	ret

0000071a <button_get_button_state>:
	
}/*end button_read_rows */


uint8_t button_get_button_state(uint8_t button_id){
	return button_state[button_id];
     71a:	20 e1       	ldi	r18, 0x10	; 16
     71c:	38 e0       	ldi	r19, 0x08	; 8
     71e:	28 0f       	add	r18, r24
     720:	31 1d       	adc	r19, r1
}
     722:	f9 01       	movw	r30, r18
     724:	80 81       	ld	r24, Z
     726:	08 95       	ret

00000728 <buzzer_init>:
uint8_t buzzer_count=0;
uint8_t buzz_cycles=0;

void buzzer_init( void )
{
	DDRA|=(1)<<BUZZER_PIN;
     728:	08 9a       	sbi	0x01, 0	; 1
	PORTA&=~((1)<<BUZZER_PIN);
     72a:	10 98       	cbi	0x02, 0	; 2
}
     72c:	08 95       	ret

0000072e <buzzer_on>:

void buzzer_on( void )
{
	PORTA|=1<<BUZZER_PIN;
     72e:	10 9a       	sbi	0x02, 0	; 2
}
     730:	08 95       	ret

00000732 <buzzer_off>:

void buzzer_off( void )
{
	PORTA&=~(1<<BUZZER_PIN);
     732:	10 98       	cbi	0x02, 0	; 2
}
     734:	08 95       	ret

00000736 <buzzer_buzz_ready_to_drive>:


void buzzer_buzz_ready_to_drive(){
	buzzer_on();
     736:	0e 94 97 03 	call	0x72e	; 0x72e <buzzer_on>
	buzz_cycles=18;
     73a:	82 e1       	ldi	r24, 0x12	; 18
     73c:	80 93 7e 07 	sts	0x077E, r24
	buzzer_count=4;	
     740:	84 e0       	ldi	r24, 0x04	; 4
     742:	80 93 7f 07 	sts	0x077F, r24
}
     746:	08 95       	ret

00000748 <CANSend>:
		CANGIE|=(1<<ENRX);
	}
}

void CANSend(void){
	can_queue[can_queue_tail]->cmd=CMD_TX_DATA;
     748:	e0 91 56 08 	lds	r30, 0x0856
     74c:	f0 e0       	ldi	r31, 0x00	; 0
     74e:	ee 0f       	add	r30, r30
     750:	ff 1f       	adc	r31, r31
     752:	ec 5b       	subi	r30, 0xBC	; 188
     754:	f7 4f       	sbci	r31, 0xF7	; 247
     756:	a0 81       	ld	r26, Z
     758:	b1 81       	ldd	r27, Z+1	; 0x01
     75a:	82 e0       	ldi	r24, 0x02	; 2
     75c:	11 96       	adiw	r26, 0x01	; 1
     75e:	8c 93       	st	X, r24
	if(can_cmd(can_queue[can_queue_tail])!=CAN_CMD_ACCEPTED){
     760:	80 81       	ld	r24, Z
     762:	91 81       	ldd	r25, Z+1	; 0x01
     764:	0e 94 d5 07 	call	0xfaa	; 0xfaa <can_cmd>
     768:	88 23       	and	r24, r24
     76a:	31 f0       	breq	.+12     	; 0x778 <CANSend+0x30>
		can_Status=CAN_Ready;
     76c:	10 92 55 08 	sts	0x0855, r1
		AddError(ERROR_CAN_ACCEPTED);
     770:	81 e0       	ldi	r24, 0x01	; 1
     772:	0e 94 a1 16 	call	0x2d42	; 0x2d42 <AddError>
     776:	08 95       	ret
	}else{
		CANGIE|=(1<<ENERR);
     778:	eb ed       	ldi	r30, 0xDB	; 219
     77a:	f0 e0       	ldi	r31, 0x00	; 0
     77c:	80 81       	ld	r24, Z
     77e:	88 60       	ori	r24, 0x08	; 8
     780:	80 83       	st	Z, r24
		Timer0_Start();
     782:	0e 94 b5 1b 	call	0x376a	; 0x376a <Timer0_Start>
     786:	08 95       	ret

00000788 <__vector_18>:

/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

ISR(CANIT_vect){
     788:	1f 92       	push	r1
     78a:	0f 92       	push	r0
     78c:	0f b6       	in	r0, 0x3f	; 63
     78e:	0f 92       	push	r0
     790:	11 24       	eor	r1, r1
     792:	2f 93       	push	r18
     794:	3f 93       	push	r19
     796:	4f 93       	push	r20
     798:	5f 93       	push	r21
     79a:	6f 93       	push	r22
     79c:	7f 93       	push	r23
     79e:	8f 93       	push	r24
     7a0:	9f 93       	push	r25
     7a2:	af 93       	push	r26
     7a4:	bf 93       	push	r27
     7a6:	ef 93       	push	r30
     7a8:	ff 93       	push	r31
	U8 interrupts=CANSTMOB;
     7aa:	80 91 ee 00 	lds	r24, 0x00EE
	if(interrupts&(1<<TXOK)){
     7ae:	86 ff       	sbrs	r24, 6
     7b0:	09 c0       	rjmp	.+18     	; 0x7c4 <__vector_18+0x3c>
		EventAddEvent(EVENT_CANTX);
     7b2:	89 e0       	ldi	r24, 0x09	; 9
     7b4:	0e 94 b4 16 	call	0x2d68	; 0x2d68 <EventAddEvent>
		CANSTMOB&=~(1<<TXOK);
     7b8:	ee ee       	ldi	r30, 0xEE	; 238
     7ba:	f0 e0       	ldi	r31, 0x00	; 0
     7bc:	80 81       	ld	r24, Z
     7be:	8f 7b       	andi	r24, 0xBF	; 191
     7c0:	80 83       	st	Z, r24
     7c2:	15 c0       	rjmp	.+42     	; 0x7ee <__vector_18+0x66>
	}else{
		if(interrupts&(1<<RXOK)){
     7c4:	85 ff       	sbrs	r24, 5
     7c6:	09 c0       	rjmp	.+18     	; 0x7da <__vector_18+0x52>
			EventAddEvent(EVENT_CANRX);
     7c8:	8a e0       	ldi	r24, 0x0A	; 10
     7ca:	0e 94 b4 16 	call	0x2d68	; 0x2d68 <EventAddEvent>
			CANGIE&=~(1<<ENIT);
     7ce:	eb ed       	ldi	r30, 0xDB	; 219
     7d0:	f0 e0       	ldi	r31, 0x00	; 0
     7d2:	80 81       	ld	r24, Z
     7d4:	8f 77       	andi	r24, 0x7F	; 127
     7d6:	80 83       	st	Z, r24
     7d8:	0a c0       	rjmp	.+20     	; 0x7ee <__vector_18+0x66>
		}else{
			CANSTMOB=0x00;
     7da:	10 92 ee 00 	sts	0x00EE, r1
			CANGIE&=~(1<<ENERR);
     7de:	eb ed       	ldi	r30, 0xDB	; 219
     7e0:	f0 e0       	ldi	r31, 0x00	; 0
     7e2:	80 81       	ld	r24, Z
     7e4:	87 7f       	andi	r24, 0xF7	; 247
     7e6:	80 83       	st	Z, r24
			EventAddEvent(EVENT_CANERROR);
     7e8:	87 e0       	ldi	r24, 0x07	; 7
     7ea:	0e 94 b4 16 	call	0x2d68	; 0x2d68 <EventAddEvent>
		}
	}
	return;
}
     7ee:	ff 91       	pop	r31
     7f0:	ef 91       	pop	r30
     7f2:	bf 91       	pop	r27
     7f4:	af 91       	pop	r26
     7f6:	9f 91       	pop	r25
     7f8:	8f 91       	pop	r24
     7fa:	7f 91       	pop	r23
     7fc:	6f 91       	pop	r22
     7fe:	5f 91       	pop	r21
     800:	4f 91       	pop	r20
     802:	3f 91       	pop	r19
     804:	2f 91       	pop	r18
     806:	0f 90       	pop	r0
     808:	0f be       	out	0x3f, r0	; 63
     80a:	0f 90       	pop	r0
     80c:	1f 90       	pop	r1
     80e:	18 95       	reti

00000810 <CANInit>:

void CANInit(void){
	can_init(CAN_BAUDRATE);
     810:	85 e0       	ldi	r24, 0x05	; 5
     812:	0e 94 c0 07 	call	0xf80	; 0xf80 <can_init>
	CANSTMOB=0;
     816:	10 92 ee 00 	sts	0x00EE, r1
	CANGIE=((1<<ENRX)|(1<<ENTX)|(1<<ENIT));
     81a:	80 eb       	ldi	r24, 0xB0	; 176
     81c:	80 93 db 00 	sts	0x00DB, r24
	CANIE1=0x7F;
     820:	8f e7       	ldi	r24, 0x7F	; 127
     822:	80 93 df 00 	sts	0x00DF, r24
	CANIE2=0xFF;
     826:	8f ef       	ldi	r24, 0xFF	; 255
     828:	80 93 de 00 	sts	0x00DE, r24
	can_queue_head=0;
     82c:	10 92 54 08 	sts	0x0854, r1
	can_queue_tail=0;
     830:	10 92 56 08 	sts	0x0856, r1
	can_Status=CAN_Ready;
     834:	10 92 55 08 	sts	0x0855, r1
	can_rx=0;
     838:	10 92 58 08 	sts	0x0858, r1
     83c:	10 92 57 08 	sts	0x0857, r1
}
     840:	08 95       	ret

00000842 <CANGetStruct>:

void CANGetStruct(st_cmd_t* st,U8* datapt, U16 ID, U8 lenght){
     842:	fc 01       	movw	r30, r24
	st->pt_data=datapt;
     844:	70 87       	std	Z+8, r23	; 0x08
     846:	67 83       	std	Z+7, r22	; 0x07
	st->ctrl.ide=0;
     848:	17 86       	std	Z+15, r1	; 0x0f
	st->ctrl.rtr=0;
     84a:	16 86       	std	Z+14, r1	; 0x0e
	st->id.std=ID;
     84c:	53 83       	std	Z+3, r21	; 0x03
     84e:	42 83       	std	Z+2, r20	; 0x02
	st->dlc=lenght;
     850:	26 83       	std	Z+6, r18	; 0x06
	st->id_mask=0x07FF;
     852:	8f ef       	ldi	r24, 0xFF	; 255
     854:	97 e0       	ldi	r25, 0x07	; 7
     856:	a0 e0       	ldi	r26, 0x00	; 0
     858:	b0 e0       	ldi	r27, 0x00	; 0
     85a:	82 87       	std	Z+10, r24	; 0x0a
     85c:	93 87       	std	Z+11, r25	; 0x0b
     85e:	a4 87       	std	Z+12, r26	; 0x0c
     860:	b5 87       	std	Z+13, r27	; 0x0d
}
     862:	08 95       	ret

00000864 <CANStartRx>:

void CANStartRx(st_cmd_t* Rx){
	can_rx=Rx;
     864:	90 93 58 08 	sts	0x0858, r25
     868:	80 93 57 08 	sts	0x0857, r24
	can_rx->cmd=CMD_RX_DATA;
     86c:	25 e0       	ldi	r18, 0x05	; 5
     86e:	fc 01       	movw	r30, r24
     870:	21 83       	std	Z+1, r18	; 0x01
	can_cmd(can_rx);
     872:	80 91 57 08 	lds	r24, 0x0857
     876:	90 91 58 08 	lds	r25, 0x0858
     87a:	0e 94 d5 07 	call	0xfaa	; 0xfaa <can_cmd>
}
     87e:	08 95       	ret

00000880 <CANGetData>:

void CANGetData(st_cmd_t* Rx){
	can_get_status(Rx);
     880:	0e 94 af 0d 	call	0x1b5e	; 0x1b5e <can_get_status>
	CANGIE|=(1<<ENIT);
     884:	eb ed       	ldi	r30, 0xDB	; 219
     886:	f0 e0       	ldi	r31, 0x00	; 0
     888:	80 81       	ld	r24, Z
     88a:	80 68       	ori	r24, 0x80	; 128
     88c:	80 83       	st	Z, r24
	if(can_Status==CAN_Pending){
     88e:	80 91 55 08 	lds	r24, 0x0855
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	29 f4       	brne	.+10     	; 0x8a0 <CANGetData+0x20>
		can_Status=CAN_Send;
     896:	81 e0       	ldi	r24, 0x01	; 1
     898:	80 93 55 08 	sts	0x0855, r24
		CANSend();
     89c:	0e 94 a4 03 	call	0x748	; 0x748 <CANSend>
     8a0:	08 95       	ret

000008a2 <CANSendData>:
	}
}

void CANSendData(void){
	if(can_queue_head!=can_queue_tail){
     8a2:	90 91 54 08 	lds	r25, 0x0854
     8a6:	80 91 56 08 	lds	r24, 0x0856
     8aa:	98 17       	cp	r25, r24
     8ac:	69 f1       	breq	.+90     	; 0x908 <__stack+0x9>
		if(can_rx!=0){
     8ae:	80 91 57 08 	lds	r24, 0x0857
     8b2:	90 91 58 08 	lds	r25, 0x0858
     8b6:	00 97       	sbiw	r24, 0x00	; 0
     8b8:	c9 f0       	breq	.+50     	; 0x8ec <CANSendData+0x4a>
			CANGIE&=~(1<<ENRX);
     8ba:	eb ed       	ldi	r30, 0xDB	; 219
     8bc:	f0 e0       	ldi	r31, 0x00	; 0
     8be:	80 81       	ld	r24, Z
     8c0:	8f 7d       	andi	r24, 0xDF	; 223
     8c2:	80 83       	st	Z, r24
			can_rx->cmd=CMD_ABORT;
     8c4:	e0 91 57 08 	lds	r30, 0x0857
     8c8:	f0 91 58 08 	lds	r31, 0x0858
     8cc:	8c e0       	ldi	r24, 0x0C	; 12
     8ce:	81 83       	std	Z+1, r24	; 0x01
			can_cmd(can_rx);
     8d0:	80 91 57 08 	lds	r24, 0x0857
     8d4:	90 91 58 08 	lds	r25, 0x0858
     8d8:	0e 94 d5 07 	call	0xfaa	; 0xfaa <can_cmd>
			while(can_get_status(can_rx)==CAN_STATUS_NOT_COMPLETED);
     8dc:	80 91 57 08 	lds	r24, 0x0857
     8e0:	90 91 58 08 	lds	r25, 0x0858
     8e4:	0e 94 af 0d 	call	0x1b5e	; 0x1b5e <can_get_status>
     8e8:	81 30       	cpi	r24, 0x01	; 1
     8ea:	c1 f3       	breq	.-16     	; 0x8dc <CANSendData+0x3a>
		}
		if(CANGIE&(1<<ENIT)){
     8ec:	80 91 db 00 	lds	r24, 0x00DB
     8f0:	88 23       	and	r24, r24
     8f2:	34 f4       	brge	.+12     	; 0x900 <__stack+0x1>
			can_Status=CAN_Send;
     8f4:	81 e0       	ldi	r24, 0x01	; 1
     8f6:	80 93 55 08 	sts	0x0855, r24
			CANSend();
     8fa:	0e 94 a4 03 	call	0x748	; 0x748 <CANSend>
     8fe:	08 95       	ret
		}else{
			can_Status=CAN_Pending;
     900:	82 e0       	ldi	r24, 0x02	; 2
     902:	80 93 55 08 	sts	0x0855, r24
     906:	08 95       	ret
		}	
	}else if(can_rx!=0){
     908:	e0 91 57 08 	lds	r30, 0x0857
     90c:	f0 91 58 08 	lds	r31, 0x0858
     910:	30 97       	sbiw	r30, 0x00	; 0
     912:	69 f0       	breq	.+26     	; 0x92e <__stack+0x2f>
		can_rx->cmd=CMD_RX_DATA;
     914:	85 e0       	ldi	r24, 0x05	; 5
     916:	81 83       	std	Z+1, r24	; 0x01
		can_cmd(can_rx);
     918:	80 91 57 08 	lds	r24, 0x0857
     91c:	90 91 58 08 	lds	r25, 0x0858
     920:	0e 94 d5 07 	call	0xfaa	; 0xfaa <can_cmd>
		CANGIE|=(1<<ENRX);
     924:	eb ed       	ldi	r30, 0xDB	; 219
     926:	f0 e0       	ldi	r31, 0x00	; 0
     928:	80 81       	ld	r24, Z
     92a:	80 62       	ori	r24, 0x20	; 32
     92c:	80 83       	st	Z, r24
     92e:	08 95       	ret

00000930 <CANAddSendData>:
		CANGIE|=(1<<ENERR);
		Timer0_Start();
	}
}

void CANAddSendData(st_cmd_t* Tx){
     930:	cf 93       	push	r28
     932:	df 93       	push	r29
     934:	ec 01       	movw	r28, r24
	if((can_queue_head+1)%CAN_QUEUE_SIZE!=can_queue_tail){
     936:	e0 91 54 08 	lds	r30, 0x0854
     93a:	f0 e0       	ldi	r31, 0x00	; 0
     93c:	cf 01       	movw	r24, r30
     93e:	01 96       	adiw	r24, 0x01	; 1
     940:	68 e0       	ldi	r22, 0x08	; 8
     942:	70 e0       	ldi	r23, 0x00	; 0
     944:	0e 94 48 1c 	call	0x3890	; 0x3890 <__divmodhi4>
     948:	20 91 56 08 	lds	r18, 0x0856
     94c:	30 e0       	ldi	r19, 0x00	; 0
     94e:	82 17       	cp	r24, r18
     950:	93 07       	cpc	r25, r19
     952:	49 f0       	breq	.+18     	; 0x966 <CANAddSendData+0x36>
		can_queue[can_queue_head]=Tx;
     954:	ee 0f       	add	r30, r30
     956:	ff 1f       	adc	r31, r31
     958:	ec 5b       	subi	r30, 0xBC	; 188
     95a:	f7 4f       	sbci	r31, 0xF7	; 247
     95c:	d1 83       	std	Z+1, r29	; 0x01
     95e:	c0 83       	st	Z, r28
		can_queue_head=(can_queue_head+1)%CAN_QUEUE_SIZE;
     960:	80 93 54 08 	sts	0x0854, r24
     964:	03 c0       	rjmp	.+6      	; 0x96c <CANAddSendData+0x3c>
	}else{
		AddError(ERROR_CANQUEUE_FULL);
     966:	84 e0       	ldi	r24, 0x04	; 4
     968:	0e 94 a1 16 	call	0x2d42	; 0x2d42 <AddError>
	}
	if(can_Status==CAN_Ready){
     96c:	80 91 55 08 	lds	r24, 0x0855
     970:	88 23       	and	r24, r24
     972:	11 f4       	brne	.+4      	; 0x978 <CANAddSendData+0x48>
		CANSendData();
     974:	0e 94 51 04 	call	0x8a2	; 0x8a2 <CANSendData>
	}
}
     978:	df 91       	pop	r29
     97a:	cf 91       	pop	r28
     97c:	08 95       	ret

0000097e <CANGetCurrentTx>:

st_cmd_t* CANGetCurrentTx(void){
	return can_queue[can_queue_tail];
     97e:	e0 91 56 08 	lds	r30, 0x0856
     982:	f0 e0       	ldi	r31, 0x00	; 0
     984:	ee 0f       	add	r30, r30
     986:	ff 1f       	adc	r31, r31
     988:	ec 5b       	subi	r30, 0xBC	; 188
     98a:	f7 4f       	sbci	r31, 0xF7	; 247
}
     98c:	80 81       	ld	r24, Z
     98e:	91 81       	ldd	r25, Z+1	; 0x01
     990:	08 95       	ret

00000992 <CANSendNext>:

void CANSendNext(void){
	Timer0_Stop();
     992:	0e 94 ba 1b 	call	0x3774	; 0x3774 <Timer0_Stop>
#ifdef WDT_DELAY
	wdt_reset();
#endif
	can_queue[can_queue_tail]->cmd = CMD_ABORT;
     996:	e0 91 56 08 	lds	r30, 0x0856
     99a:	f0 e0       	ldi	r31, 0x00	; 0
     99c:	ee 0f       	add	r30, r30
     99e:	ff 1f       	adc	r31, r31
     9a0:	ec 5b       	subi	r30, 0xBC	; 188
     9a2:	f7 4f       	sbci	r31, 0xF7	; 247
     9a4:	a0 81       	ld	r26, Z
     9a6:	b1 81       	ldd	r27, Z+1	; 0x01
     9a8:	8c e0       	ldi	r24, 0x0C	; 12
     9aa:	11 96       	adiw	r26, 0x01	; 1
     9ac:	8c 93       	st	X, r24
	can_cmd(can_queue[can_queue_tail]);
     9ae:	80 81       	ld	r24, Z
     9b0:	91 81       	ldd	r25, Z+1	; 0x01
     9b2:	0e 94 d5 07 	call	0xfaa	; 0xfaa <can_cmd>
	can_Status=CAN_Ready;
     9b6:	10 92 55 08 	sts	0x0855, r1
	can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     9ba:	80 91 56 08 	lds	r24, 0x0856
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	01 96       	adiw	r24, 0x01	; 1
     9c2:	68 e0       	ldi	r22, 0x08	; 8
     9c4:	70 e0       	ldi	r23, 0x00	; 0
     9c6:	0e 94 48 1c 	call	0x3890	; 0x3890 <__divmodhi4>
     9ca:	80 93 56 08 	sts	0x0856, r24
	CANSendData();
     9ce:	0e 94 51 04 	call	0x8a2	; 0x8a2 <CANSendData>
}
     9d2:	08 95       	ret

000009d4 <CANAbortCMD>:

void CANAbortCMD(void){
	if((can_Status==CAN_Send)||(can_Status==CAN_Pending)){
     9d4:	80 91 55 08 	lds	r24, 0x0855
     9d8:	81 50       	subi	r24, 0x01	; 1
     9da:	82 30       	cpi	r24, 0x02	; 2
     9dc:	08 f5       	brcc	.+66     	; 0xa20 <CANAbortCMD+0x4c>
		Timer0_Stop();
     9de:	0e 94 ba 1b 	call	0x3774	; 0x3774 <Timer0_Stop>
		can_queue[can_queue_tail]->cmd=CMD_ABORT;
     9e2:	e0 91 56 08 	lds	r30, 0x0856
     9e6:	f0 e0       	ldi	r31, 0x00	; 0
     9e8:	ee 0f       	add	r30, r30
     9ea:	ff 1f       	adc	r31, r31
     9ec:	ec 5b       	subi	r30, 0xBC	; 188
     9ee:	f7 4f       	sbci	r31, 0xF7	; 247
     9f0:	a0 81       	ld	r26, Z
     9f2:	b1 81       	ldd	r27, Z+1	; 0x01
     9f4:	8c e0       	ldi	r24, 0x0C	; 12
     9f6:	11 96       	adiw	r26, 0x01	; 1
     9f8:	8c 93       	st	X, r24
		can_cmd(can_queue[can_queue_tail]);
     9fa:	80 81       	ld	r24, Z
     9fc:	91 81       	ldd	r25, Z+1	; 0x01
     9fe:	0e 94 d5 07 	call	0xfaa	; 0xfaa <can_cmd>
		AddError(ERROR_CAN_SEND);
     a02:	82 e0       	ldi	r24, 0x02	; 2
     a04:	0e 94 a1 16 	call	0x2d42	; 0x2d42 <AddError>
		can_Status=CAN_Ready;
     a08:	10 92 55 08 	sts	0x0855, r1
		can_queue_tail=(can_queue_tail+1)%CAN_QUEUE_SIZE;
     a0c:	80 91 56 08 	lds	r24, 0x0856
     a10:	90 e0       	ldi	r25, 0x00	; 0
     a12:	01 96       	adiw	r24, 0x01	; 1
     a14:	68 e0       	ldi	r22, 0x08	; 8
     a16:	70 e0       	ldi	r23, 0x00	; 0
     a18:	0e 94 48 1c 	call	0x3890	; 0x3890 <__divmodhi4>
     a1c:	80 93 56 08 	sts	0x0856, r24
     a20:	08 95       	ret

00000a22 <can_clear_all_mob>:
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a22:	20 e0       	ldi	r18, 0x00	; 0
    {
        CANPAGE = (mob_number << 4);    //! Page index
     a24:	ad ee       	ldi	r26, 0xED	; 237
     a26:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();                //! All MOb Registers=0
     a28:	8e ee       	ldi	r24, 0xEE	; 238
     a2a:	90 e0       	ldi	r25, 0x00	; 0
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        CANPAGE = (mob_number << 4);    //! Page index
     a2c:	32 2f       	mov	r19, r18
     a2e:	32 95       	swap	r19
     a30:	30 7f       	andi	r19, 0xF0	; 240
     a32:	3c 93       	st	X, r19
        Can_clear_mob();                //! All MOb Registers=0
     a34:	fc 01       	movw	r30, r24
     a36:	11 92       	st	Z+, r1
     a38:	e8 3f       	cpi	r30, 0xF8	; 248
     a3a:	f1 05       	cpc	r31, r1
     a3c:	e1 f7       	brne	.-8      	; 0xa36 <can_clear_all_mob+0x14>
U8  mob_number;
/*
    U8  data_index;
*/

    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a3e:	2f 5f       	subi	r18, 0xFF	; 255
     a40:	2f 30       	cpi	r18, 0x0F	; 15
     a42:	a1 f7       	brne	.-24     	; 0xa2c <can_clear_all_mob+0xa>
        {
            CANMSG = 0;                 //! MOb data FIFO
        }
*/
    }
}
     a44:	08 95       	ret

00000a46 <can_get_mob_free>:
//------------------------------------------------------------------------------
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
     a46:	ed ee       	ldi	r30, 0xED	; 237
     a48:	f0 e0       	ldi	r31, 0x00	; 0
     a4a:	20 81       	ld	r18, Z
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     a4c:	10 82       	st	Z, r1
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     a4e:	80 91 ef 00 	lds	r24, 0x00EF
     a52:	80 7c       	andi	r24, 0xC0	; 192
     a54:	69 f0       	breq	.+26     	; 0xa70 <can_get_mob_free+0x2a>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a56:	81 e0       	ldi	r24, 0x01	; 1
    {
        Can_set_mob(mob_number);
     a58:	ad ee       	ldi	r26, 0xED	; 237
     a5a:	b0 e0       	ldi	r27, 0x00	; 0
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     a5c:	ef ee       	ldi	r30, 0xEF	; 239
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
    {
        Can_set_mob(mob_number);
     a60:	98 2f       	mov	r25, r24
     a62:	92 95       	swap	r25
     a64:	90 7f       	andi	r25, 0xF0	; 240
     a66:	9c 93       	st	X, r25
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
     a68:	90 81       	ld	r25, Z
     a6a:	90 7c       	andi	r25, 0xC0	; 192
     a6c:	29 f4       	brne	.+10     	; 0xa78 <can_get_mob_free+0x32>
     a6e:	01 c0       	rjmp	.+2      	; 0xa72 <can_get_mob_free+0x2c>
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a70:	80 e0       	ldi	r24, 0x00	; 0
    {
        Can_set_mob(mob_number);
        if ((CANCDMOB & 0xC0) == 0x00) //! Disable configuration
        {
            CANPAGE = page_saved;
     a72:	20 93 ed 00 	sts	0x00ED, r18
            return (mob_number);
     a76:	08 95       	ret
U8 can_get_mob_free(void)
{
    U8 mob_number, page_saved;

    page_saved = CANPAGE;
    for (mob_number = 0; mob_number < NB_MOB; mob_number++)
     a78:	8f 5f       	subi	r24, 0xFF	; 255
     a7a:	8f 30       	cpi	r24, 0x0F	; 15
     a7c:	89 f7       	brne	.-30     	; 0xa60 <can_get_mob_free+0x1a>
        {
            CANPAGE = page_saved;
            return (mob_number);
        }
    }
    CANPAGE = page_saved;
     a7e:	20 93 ed 00 	sts	0x00ED, r18
    return (NO_MOB);
     a82:	8f ef       	ldi	r24, 0xFF	; 255
}
     a84:	08 95       	ret

00000a86 <can_get_mob_status>:
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     a86:	80 91 ef 00 	lds	r24, 0x00EF
     a8a:	80 7c       	andi	r24, 0xC0	; 192
     a8c:	69 f0       	breq	.+26     	; 0xaa8 <can_get_mob_status+0x22>

    canstmob_copy = CANSTMOB; // Copy for test integrity
     a8e:	90 91 ee 00 	lds	r25, 0x00EE

    // If MOb is ENABLE, test if MOb is COMPLETED
    // - MOb Status = 0x20 then MOB_RX_COMPLETED
    // - MOb Status = 0x40 then MOB_TX_COMPLETED
    // - MOb Status = 0xA0 then MOB_RX_COMPLETED_DLCW
    mob_status = canstmob_copy & ((1<<DLCW)|(1<<TXOK)|(1<<RXOK));
     a92:	89 2f       	mov	r24, r25
     a94:	80 7e       	andi	r24, 0xE0	; 224
    if ( (mob_status==MOB_RX_COMPLETED) ||   \
     a96:	80 32       	cpi	r24, 0x20	; 32
     a98:	41 f0       	breq	.+16     	; 0xaaa <can_get_mob_status+0x24>
     a9a:	80 34       	cpi	r24, 0x40	; 64
     a9c:	31 f0       	breq	.+12     	; 0xaaa <can_get_mob_status+0x24>
         (mob_status==MOB_TX_COMPLETED) ||   \
     a9e:	80 3a       	cpi	r24, 0xA0	; 160
     aa0:	21 f0       	breq	.+8      	; 0xaaa <can_get_mob_status+0x24>
    // - MOb Status bit_0 = MOB_ACK_ERROR
    // - MOb Status bit_1 = MOB_FORM_ERROR
    // - MOb Status bit_2 = MOB_CRC_ERROR
    // - MOb Status bit_3 = MOB_STUFF_ERROR
    // - MOb Status bit_4 = MOB_BIT_ERROR
    mob_status = canstmob_copy & ERR_MOB_MSK;
     aa2:	89 2f       	mov	r24, r25
     aa4:	8f 71       	andi	r24, 0x1F	; 31
     aa6:	08 95       	ret
U8 can_get_mob_status(void)
{
    U8 mob_status, canstmob_copy;

    // Test if MOb ENABLE or DISABLE
    if ((CANCDMOB & 0xC0) == 0x00) {return(MOB_DISABLE);}
     aa8:	8f ef       	ldi	r24, 0xFF	; 255
    mob_status = canstmob_copy & ERR_MOB_MSK;
    if (mob_status != 0) { return(mob_status); }

    // If CANSTMOB = 0 then MOB_NOT_COMPLETED
    return(MOB_NOT_COMPLETED);
}
     aaa:	08 95       	ret

00000aac <can_get_data>:
//! @param CAN message data address.
//!
//! @return none.
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
     aac:	cf 93       	push	r28
     aae:	df 93       	push	r29
     ab0:	ac 01       	movw	r20, r24
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     ab2:	80 91 ef 00 	lds	r24, 0x00EF
     ab6:	90 e0       	ldi	r25, 0x00	; 0
     ab8:	8f 70       	andi	r24, 0x0F	; 15
     aba:	90 70       	andi	r25, 0x00	; 0
     abc:	18 16       	cp	r1, r24
     abe:	19 06       	cpc	r1, r25
     ac0:	a4 f4       	brge	.+40     	; 0xaea <can_get_data+0x3e>
     ac2:	60 e0       	ldi	r22, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     ac4:	ea ef       	ldi	r30, 0xFA	; 250
     ac6:	f0 e0       	ldi	r31, 0x00	; 0
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     ac8:	cf ee       	ldi	r28, 0xEF	; 239
     aca:	d0 e0       	ldi	r29, 0x00	; 0
    {
        *(p_can_message_data + data_index) = CANMSG;
     acc:	80 81       	ld	r24, Z
     ace:	da 01       	movw	r26, r20
     ad0:	a6 0f       	add	r26, r22
     ad2:	b1 1d       	adc	r27, r1
     ad4:	8c 93       	st	X, r24
//------------------------------------------------------------------------------
void can_get_data(U8* p_can_message_data)
{
    U8 data_index;

    for (data_index = 0; data_index < (Can_get_dlc()); data_index++)
     ad6:	6f 5f       	subi	r22, 0xFF	; 255
     ad8:	88 81       	ld	r24, Y
     ada:	26 2f       	mov	r18, r22
     adc:	30 e0       	ldi	r19, 0x00	; 0
     ade:	90 e0       	ldi	r25, 0x00	; 0
     ae0:	8f 70       	andi	r24, 0x0F	; 15
     ae2:	90 70       	andi	r25, 0x00	; 0
     ae4:	28 17       	cp	r18, r24
     ae6:	39 07       	cpc	r19, r25
     ae8:	8c f3       	brlt	.-30     	; 0xacc <can_get_data+0x20>
    {
        *(p_can_message_data + data_index) = CANMSG;
    }
}
     aea:	df 91       	pop	r29
     aec:	cf 91       	pop	r28
     aee:	08 95       	ret

00000af0 <can_auto_baudrate>:
//! @return Baudrate Status
//!         ==0: research of bit timing configuration failed
//!         ==1: baudrate performed
//------------------------------------------------------------------------------
U8 can_auto_baudrate (U8 mode)
{
     af0:	2f 92       	push	r2
     af2:	3f 92       	push	r3
     af4:	4f 92       	push	r4
     af6:	5f 92       	push	r5
     af8:	6f 92       	push	r6
     afa:	7f 92       	push	r7
     afc:	8f 92       	push	r8
     afe:	9f 92       	push	r9
     b00:	af 92       	push	r10
     b02:	bf 92       	push	r11
     b04:	cf 92       	push	r12
     b06:	df 92       	push	r13
     b08:	ef 92       	push	r14
     b0a:	ff 92       	push	r15
     b0c:	0f 93       	push	r16
     b0e:	1f 93       	push	r17
     b10:	cf 93       	push	r28
     b12:	df 93       	push	r29
     b14:	00 d0       	rcall	.+0      	; 0xb16 <can_auto_baudrate+0x26>
     b16:	00 d0       	rcall	.+0      	; 0xb18 <can_auto_baudrate+0x28>
     b18:	00 d0       	rcall	.+0      	; 0xb1a <can_auto_baudrate+0x2a>
     b1a:	cd b7       	in	r28, 0x3d	; 61
     b1c:	de b7       	in	r29, 0x3e	; 62
    conf_index = 0;
    bt_not_found = 1;

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
     b1e:	88 23       	and	r24, r24
     b20:	09 f4       	brne	.+2      	; 0xb24 <can_auto_baudrate+0x34>
     b22:	7c c0       	rjmp	.+248    	; 0xc1c <can_auto_baudrate+0x12c>
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
    }
    else //! mode = 1
    {
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
     b24:	80 91 e2 00 	lds	r24, 0x00E2
     b28:	90 e0       	ldi	r25, 0x00	; 0
     b2a:	8e 77       	andi	r24, 0x7E	; 126
     b2c:	90 70       	andi	r25, 0x00	; 0
     b2e:	95 95       	asr	r25
     b30:	87 95       	ror	r24
     b32:	01 96       	adiw	r24, 0x01	; 1
     b34:	82 30       	cpi	r24, 0x02	; 2
     b36:	91 05       	cpc	r25, r1
     b38:	5c f0       	brlt	.+22     	; 0xb50 <can_auto_baudrate+0x60>
     b3a:	80 91 e2 00 	lds	r24, 0x00E2
     b3e:	90 e0       	ldi	r25, 0x00	; 0
     b40:	8e 77       	andi	r24, 0x7E	; 126
     b42:	90 70       	andi	r25, 0x00	; 0
     b44:	95 95       	asr	r25
     b46:	87 95       	ror	r24
     b48:	28 2f       	mov	r18, r24
     b4a:	2f 5f       	subi	r18, 0xFF	; 255
     b4c:	29 83       	std	Y+1, r18	; 0x01
     b4e:	02 c0       	rjmp	.+4      	; 0xb54 <can_auto_baudrate+0x64>
     b50:	81 e0       	ldi	r24, 0x01	; 1
     b52:	89 83       	std	Y+1, r24	; 0x01
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
     b54:	80 91 e3 00 	lds	r24, 0x00E3
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	8e 70       	andi	r24, 0x0E	; 14
     b5c:	90 70       	andi	r25, 0x00	; 0
     b5e:	95 95       	asr	r25
     b60:	87 95       	ror	r24
     b62:	01 96       	adiw	r24, 0x01	; 1
     b64:	82 30       	cpi	r24, 0x02	; 2
     b66:	91 05       	cpc	r25, r1
     b68:	54 f0       	brlt	.+20     	; 0xb7e <can_auto_baudrate+0x8e>
     b6a:	80 91 e3 00 	lds	r24, 0x00E3
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	8e 70       	andi	r24, 0x0E	; 14
     b72:	90 70       	andi	r25, 0x00	; 0
     b74:	95 95       	asr	r25
     b76:	87 95       	ror	r24
     b78:	38 2e       	mov	r3, r24
     b7a:	33 94       	inc	r3
     b7c:	02 c0       	rjmp	.+4      	; 0xb82 <can_auto_baudrate+0x92>
     b7e:	33 24       	eor	r3, r3
     b80:	33 94       	inc	r3
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
     b82:	80 91 e4 00 	lds	r24, 0x00E4
     b86:	90 e0       	ldi	r25, 0x00	; 0
     b88:	8e 70       	andi	r24, 0x0E	; 14
     b8a:	90 70       	andi	r25, 0x00	; 0
     b8c:	95 95       	asr	r25
     b8e:	87 95       	ror	r24
     b90:	01 96       	adiw	r24, 0x01	; 1
     b92:	83 30       	cpi	r24, 0x03	; 3
     b94:	91 05       	cpc	r25, r1
     b96:	54 f0       	brlt	.+20     	; 0xbac <can_auto_baudrate+0xbc>
     b98:	80 91 e4 00 	lds	r24, 0x00E4
     b9c:	90 e0       	ldi	r25, 0x00	; 0
     b9e:	8e 70       	andi	r24, 0x0E	; 14
     ba0:	90 70       	andi	r25, 0x00	; 0
     ba2:	95 95       	asr	r25
     ba4:	87 95       	ror	r24
     ba6:	78 2e       	mov	r7, r24
     ba8:	73 94       	inc	r7
     baa:	03 c0       	rjmp	.+6      	; 0xbb2 <can_auto_baudrate+0xc2>
     bac:	77 24       	eor	r7, r7
     bae:	68 94       	set
     bb0:	71 f8       	bld	r7, 1
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
     bb2:	80 91 e4 00 	lds	r24, 0x00E4
     bb6:	90 e0       	ldi	r25, 0x00	; 0
     bb8:	80 77       	andi	r24, 0x70	; 112
     bba:	90 70       	andi	r25, 0x00	; 0
     bbc:	95 95       	asr	r25
     bbe:	87 95       	ror	r24
     bc0:	95 95       	asr	r25
     bc2:	87 95       	ror	r24
     bc4:	95 95       	asr	r25
     bc6:	87 95       	ror	r24
     bc8:	95 95       	asr	r25
     bca:	87 95       	ror	r24
     bcc:	01 96       	adiw	r24, 0x01	; 1
     bce:	83 30       	cpi	r24, 0x03	; 3
     bd0:	91 05       	cpc	r25, r1
     bd2:	84 f0       	brlt	.+32     	; 0xbf4 <can_auto_baudrate+0x104>
     bd4:	80 91 e4 00 	lds	r24, 0x00E4
     bd8:	90 e0       	ldi	r25, 0x00	; 0
     bda:	80 77       	andi	r24, 0x70	; 112
     bdc:	90 70       	andi	r25, 0x00	; 0
     bde:	95 95       	asr	r25
     be0:	87 95       	ror	r24
     be2:	95 95       	asr	r25
     be4:	87 95       	ror	r24
     be6:	95 95       	asr	r25
     be8:	87 95       	ror	r24
     bea:	95 95       	asr	r25
     bec:	87 95       	ror	r24
     bee:	68 2e       	mov	r6, r24
     bf0:	63 94       	inc	r6
     bf2:	03 c0       	rjmp	.+6      	; 0xbfa <can_auto_baudrate+0x10a>
     bf4:	66 24       	eor	r6, r6
     bf6:	68 94       	set
     bf8:	61 f8       	bld	r6, 1
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
     bfa:	87 2d       	mov	r24, r7
     bfc:	90 e0       	ldi	r25, 0x00	; 0
     bfe:	83 0d       	add	r24, r3
     c00:	91 1d       	adc	r25, r1
     c02:	86 0d       	add	r24, r6
     c04:	91 1d       	adc	r25, r1
     c06:	01 96       	adiw	r24, 0x01	; 1
     c08:	88 30       	cpi	r24, 0x08	; 8
     c0a:	91 05       	cpc	r25, r1
     c0c:	14 f4       	brge	.+4      	; 0xc12 <can_auto_baudrate+0x122>
     c0e:	88 e0       	ldi	r24, 0x08	; 8
     c10:	90 e0       	ldi	r25, 0x00	; 0
     c12:	8a 83       	std	Y+2, r24	; 0x02
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
     c14:	40 e0       	ldi	r20, 0x00	; 0
        brp  = Max ((((CANBT1 &  BRP_MSK) >> 1) +1) , BRP_MIN );
        prs  = Max ((((CANBT2 &  PRS_MSK) >> 1) +1) , PRS_MIN );
        phs1 = Max ((((CANBT3 & PHS1_MSK) >> 1) +1) , PHS1_MIN);
        phs2 = Max ((((CANBT3 & PHS2_MSK) >> 4) +1) , PHS2_MIN);
        ntq  = Max ((prs + phs1 + phs2 + 1) , NTQ_MIN);
        phs1_inc = evaluate = 1;   //! To enter in "while (evaluate ..." loop
     c16:	22 24       	eor	r2, r2
     c18:	23 94       	inc	r2
     c1a:	10 c0       	rjmp	.+32     	; 0xc3c <can_auto_baudrate+0x14c>
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
        try_conf = 1;       //! Try this configuration
        wait_for_rx = 1;    //! Enable "while (wait_for_rx ..." loop
     c1c:	41 e0       	ldi	r20, 0x01	; 1
    U8  ovrtim_flag=0;                          //! Timer overflow count
    U16 conf_index;                             //! Count of bit timing configuration tried
    U8  bt_performed;                           //! Return flag

    //! --- Default setting
    phs1_inc = evaluate = 0;
     c1e:	22 24       	eor	r2, r2
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
     c20:	66 24       	eor	r6, r6
     c22:	68 94       	set
     c24:	61 f8       	bld	r6, 1
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
        phs1 = PHS1_MIN;
     c26:	77 24       	eor	r7, r7
     c28:	68 94       	set
     c2a:	71 f8       	bld	r7, 1
    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
        ntq  = NTQ_MIN;
     c2c:	98 e0       	ldi	r25, 0x08	; 8
     c2e:	9a 83       	std	Y+2, r25	; 0x02
        phs1 = PHS1_MIN;
        phs2 = PHS2_MIN;
        prs  = ntq - ( phs1 + phs2 + 1 );
     c30:	0f 2e       	mov	r0, r31
     c32:	f3 e0       	ldi	r31, 0x03	; 3
     c34:	3f 2e       	mov	r3, r31
     c36:	f0 2d       	mov	r31, r0

    //! --- Init segment variables with MIN values if mode=0
    //!     or init segment variables with CANBTx if mode=1
    if (mode==0)
    {
        brp  = BRP_MIN;
     c38:	a1 e0       	ldi	r26, 0x01	; 1
     c3a:	a9 83       	std	Y+1, r26	; 0x01
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     c3c:	20 e0       	ldi	r18, 0x00	; 0
    {
        Can_set_mob(u8_temp0);  //! Page index
     c3e:	ad ee       	ldi	r26, 0xED	; 237
     c40:	b0 e0       	ldi	r27, 0x00	; 0
        Can_clear_mob();        //! All MOb Registers = 0x00
     c42:	8e ee       	ldi	r24, 0xEE	; 238
     c44:	90 e0       	ldi	r25, 0x00	; 0
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
    {
        Can_set_mob(u8_temp0);  //! Page index
     c46:	32 2f       	mov	r19, r18
     c48:	32 95       	swap	r19
     c4a:	30 7f       	andi	r19, 0xF0	; 240
     c4c:	3c 93       	st	X, r19
        Can_clear_mob();        //! All MOb Registers = 0x00
     c4e:	fc 01       	movw	r30, r24
     c50:	11 92       	st	Z+, r1
     c52:	e8 3f       	cpi	r30, 0xF8	; 248
     c54:	f1 05       	cpc	r31, r1
     c56:	e1 f7       	brne	.-8      	; 0xc50 <can_auto_baudrate+0x160>
        try_conf = 0;       //! Look for the next configuration
        wait_for_rx = 0;    //! Skip "while (wait_for_rx ..." loop
    }

    //! --- Clear all MOb's (CANMSG not cleared)
    for (u8_temp0 = 0; u8_temp0 < NB_MOB; u8_temp0++)
     c58:	2f 5f       	subi	r18, 0xFF	; 255
     c5a:	2f 30       	cpi	r18, 0x0F	; 15
     c5c:	a1 f7       	brne	.-24     	; 0xc46 <can_auto_baudrate+0x156>
     c5e:	a4 2e       	mov	r10, r20
     c60:	62 2d       	mov	r22, r2
     c62:	dd 24       	eor	r13, r13
     c64:	88 24       	eor	r8, r8
     c66:	99 24       	eor	r9, r9
     c68:	70 e0       	ldi	r23, 0x00	; 0

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
        {
            Can_reset();
     c6a:	0f 2e       	mov	r0, r31
     c6c:	f8 ed       	ldi	r31, 0xD8	; 216
     c6e:	ef 2e       	mov	r14, r31
     c70:	ff 24       	eor	r15, r15
     c72:	f0 2d       	mov	r31, r0
     c74:	51 e0       	ldi	r21, 0x01	; 1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     c76:	e9 ed       	ldi	r30, 0xD9	; 217
     c78:	f0 e0       	ldi	r31, 0x00	; 0
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     c7a:	0a ed       	ldi	r16, 0xDA	; 218
     c7c:	10 e0       	ldi	r17, 0x00	; 0
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     c7e:	20 e0       	ldi	r18, 0x00	; 0
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     c80:	c5 2e       	mov	r12, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     c82:	b2 2e       	mov	r11, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     c84:	b2 e0       	ldi	r27, 0x02	; 2
     c86:	bb 83       	std	Y+3, r27	; 0x03
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     c88:	88 e0       	ldi	r24, 0x08	; 8
     c8a:	8e 83       	std	Y+6, r24	; 0x06
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
    {
        if (try_conf == 1)
     c8c:	91 e0       	ldi	r25, 0x01	; 1
     c8e:	a9 16       	cp	r10, r25
     c90:	09 f0       	breq	.+2      	; 0xc94 <can_auto_baudrate+0x1a4>
     c92:	57 c0       	rjmp	.+174    	; 0xd42 <can_auto_baudrate+0x252>
        {
            Can_reset();
     c94:	d7 01       	movw	r26, r14
     c96:	5c 93       	st	X, r21
            conf_index++;
     c98:	08 94       	sec
     c9a:	81 1c       	adc	r8, r1
     c9c:	91 1c       	adc	r9, r1
            ovrtim_flag=0;

            //! --- CANBTx registers update (sjw = phs2/2, 3 sample points)
            CANBT1 = ((brp-1) << BRP);
     c9e:	89 81       	ldd	r24, Y+1	; 0x01
     ca0:	81 50       	subi	r24, 0x01	; 1
     ca2:	88 0f       	add	r24, r24
     ca4:	a2 ee       	ldi	r26, 0xE2	; 226
     ca6:	b0 e0       	ldi	r27, 0x00	; 0
     ca8:	8c 93       	st	X, r24
            CANBT2 = (((phs2 >> 1)-1) << SJW) |((prs-1) << PRS);
     caa:	86 2d       	mov	r24, r6
     cac:	86 95       	lsr	r24
     cae:	90 e0       	ldi	r25, 0x00	; 0
     cb0:	01 97       	sbiw	r24, 0x01	; 1
     cb2:	2c 01       	movw	r4, r24
     cb4:	44 0c       	add	r4, r4
     cb6:	55 1c       	adc	r5, r5
     cb8:	44 0c       	add	r4, r4
     cba:	55 1c       	adc	r5, r5
     cbc:	44 0c       	add	r4, r4
     cbe:	55 1c       	adc	r5, r5
     cc0:	44 0c       	add	r4, r4
     cc2:	55 1c       	adc	r5, r5
     cc4:	44 0c       	add	r4, r4
     cc6:	55 1c       	adc	r5, r5
     cc8:	83 2d       	mov	r24, r3
     cca:	90 e0       	ldi	r25, 0x00	; 0
     ccc:	01 97       	sbiw	r24, 0x01	; 1
     cce:	88 0f       	add	r24, r24
     cd0:	99 1f       	adc	r25, r25
     cd2:	84 29       	or	r24, r4
     cd4:	a3 ee       	ldi	r26, 0xE3	; 227
     cd6:	b0 e0       	ldi	r27, 0x00	; 0
     cd8:	8c 93       	st	X, r24
            CANBT3 = (((phs2-1) << PHS2) | ((phs1-1) << PHS1) | (1<<SMP));
     cda:	86 2d       	mov	r24, r6
     cdc:	90 e0       	ldi	r25, 0x00	; 0
     cde:	01 97       	sbiw	r24, 0x01	; 1
     ce0:	2c 01       	movw	r4, r24
     ce2:	44 0c       	add	r4, r4
     ce4:	55 1c       	adc	r5, r5
     ce6:	44 0c       	add	r4, r4
     ce8:	55 1c       	adc	r5, r5
     cea:	44 0c       	add	r4, r4
     cec:	55 1c       	adc	r5, r5
     cee:	44 0c       	add	r4, r4
     cf0:	55 1c       	adc	r5, r5
     cf2:	87 2d       	mov	r24, r7
     cf4:	90 e0       	ldi	r25, 0x00	; 0
     cf6:	01 97       	sbiw	r24, 0x01	; 1
     cf8:	88 0f       	add	r24, r24
     cfa:	99 1f       	adc	r25, r25
     cfc:	84 29       	or	r24, r4
     cfe:	81 60       	ori	r24, 0x01	; 1
     d00:	a4 ee       	ldi	r26, 0xE4	; 228
     d02:	b0 e0       	ldi	r27, 0x00	; 0
     d04:	8c 93       	st	X, r24

            //! --- Set CAN-Timer - Used for time-out
            //!     There are 641 (0x281) possible evaluations. The first one provides the faster
            //!         the faster bit timing, the last one gives the slower. It is necessary to
            //!         modulate the time-out versus bit timing (0x281>>3=0x50, matching an U8).
            CANTCON = (U8)(conf_index >> 3);
     d06:	c4 01       	movw	r24, r8
     d08:	96 95       	lsr	r25
     d0a:	87 95       	ror	r24
     d0c:	96 95       	lsr	r25
     d0e:	87 95       	ror	r24
     d10:	96 95       	lsr	r25
     d12:	87 95       	ror	r24
     d14:	a5 ee       	ldi	r26, 0xE5	; 229
     d16:	b0 e0       	ldi	r27, 0x00	; 0
     d18:	8c 93       	st	X, r24

            //! --- MOb configuration
            Can_set_mob(MOB_0);                 //! Use MOb-0
     d1a:	ad ee       	ldi	r26, 0xED	; 237
     d1c:	b0 e0       	ldi	r27, 0x00	; 0
     d1e:	1c 92       	st	X, r1
            CANSTMOB = 0;                       //! Reset MOb status (undone by "Can_reset()")
     d20:	ae ee       	ldi	r26, 0xEE	; 238
     d22:	b0 e0       	ldi	r27, 0x00	; 0
     d24:	1c 92       	st	X, r1
            CANCDMOB = (MOB_Rx_ENA  << CONMOB); //! MOb 0 in receive mode
     d26:	80 e8       	ldi	r24, 0x80	; 128
     d28:	af ee       	ldi	r26, 0xEF	; 239
     d2a:	b0 e0       	ldi	r27, 0x00	; 0
     d2c:	8c 93       	st	X, r24

            //! CAN controller configuration
            CANGCON = (1<<LISTEN) | (1<<ENASTB);//! Enable CAN controller in "listen" mode
     d2e:	8a e0       	ldi	r24, 0x0A	; 10
     d30:	d7 01       	movw	r26, r14
     d32:	8c 93       	st	X, r24
            while ((CANGSTA & (1<<ENFG)) == 0); //! Wait for Enable OK
     d34:	80 81       	ld	r24, Z
     d36:	82 ff       	sbrs	r24, 2
     d38:	fd cf       	rjmp	.-6      	; 0xd34 <can_auto_baudrate+0x244>
            CANGIT = 0xFF;                      //! Reset General errors and OVRTIM flag
     d3a:	8f ef       	ldi	r24, 0xFF	; 255
     d3c:	d8 01       	movw	r26, r16
     d3e:	8c 93       	st	X, r24
    {
        if (try_conf == 1)
        {
            Can_reset();
            conf_index++;
            ovrtim_flag=0;
     d40:	72 2f       	mov	r23, r18
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     d42:	41 30       	cpi	r20, 0x01	; 1
     d44:	b1 f5       	brne	.+108    	; 0xdb2 <can_auto_baudrate+0x2c2>
        {
            u8_temp0 = CANSTMOB;
     d46:	ae ee       	ldi	r26, 0xEE	; 238
     d48:	b0 e0       	ldi	r27, 0x00	; 0
     d4a:	8c 91       	ld	r24, X
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
     d4c:	90 e0       	ldi	r25, 0x00	; 0
     d4e:	85 ff       	sbrs	r24, 5
     d50:	0e c0       	rjmp	.+28     	; 0xd6e <can_auto_baudrate+0x27e>
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
                DISABLE_MOB;        //! Disable MOb-0
     d52:	af ee       	ldi	r26, 0xEF	; 239
     d54:	b0 e0       	ldi	r27, 0x00	; 0
     d56:	8c 91       	ld	r24, X
     d58:	8f 73       	andi	r24, 0x3F	; 63
     d5a:	8c 93       	st	X, r24
                CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     d5c:	d7 01       	movw	r26, r14
     d5e:	1c 92       	st	X, r1
                while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     d60:	80 81       	ld	r24, Z
     d62:	82 fd       	sbrc	r24, 2
     d64:	fd cf       	rjmp	.-6      	; 0xd60 <can_auto_baudrate+0x270>
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                bt_performed = 1;   //! Return flag = TRUE
     d66:	d5 2e       	mov	r13, r21
            u8_temp0 = CANSTMOB;
            //! --- RxOK received ?
            if ((u8_temp0 & (1<<RXOK)) != 0)
            {   //! --- It is the successful output of "can_auto_baudrate" function
                wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                evaluate = 0;       //! Will skip "while (evaluate ..." loop
     d68:	62 2f       	mov	r22, r18
                bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     d6a:	32 2f       	mov	r19, r18
     d6c:	be c0       	rjmp	.+380    	; 0xeea <can_auto_baudrate+0x3fa>
            }
             //! --- Else stop if any errors
             else
            {
                //! --- MOb error ?
                if ((u8_temp0 & ((1<<BERR)|(1<<SERR)|(1<<CERR)|(1<<FERR)|(1<<AERR))) !=0)
     d6e:	8f 71       	andi	r24, 0x1F	; 31
     d70:	90 70       	andi	r25, 0x00	; 0
     d72:	00 97       	sbiw	r24, 0x00	; 0
     d74:	11 f0       	breq	.+4      	; 0xd7a <can_auto_baudrate+0x28a>
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     d76:	6c 2d       	mov	r22, r12
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
     d78:	4b 2d       	mov	r20, r11
                }

                u8_temp0 = CANGIT;
     d7a:	d8 01       	movw	r26, r16
     d7c:	4c 90       	ld	r4, X

                //! --- Time_out reached ?
                if ((u8_temp0 & (1<<OVRTIM)) !=0 )
     d7e:	55 24       	eor	r5, r5
     d80:	45 fe       	sbrs	r4, 5
     d82:	0d c0       	rjmp	.+26     	; 0xd9e <can_auto_baudrate+0x2ae>
                {
                    if (ovrtim_flag==0)
     d84:	77 23       	and	r23, r23
     d86:	29 f4       	brne	.+10     	; 0xd92 <can_auto_baudrate+0x2a2>
                    {
                        //! --- First Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     d88:	8c 91       	ld	r24, X
     d8a:	80 62       	ori	r24, 0x20	; 32
     d8c:	8c 93       	st	X, r24
                        ovrtim_flag++;
     d8e:	7c 2d       	mov	r23, r12
     d90:	06 c0       	rjmp	.+12     	; 0xd9e <can_auto_baudrate+0x2ae>
                    }
                    else
                    {
                        //! --- Second Time_out
                        CANGIT |= (1<<OVRTIM);  // Reset OVRTIM
     d92:	d8 01       	movw	r26, r16
     d94:	8c 91       	ld	r24, X
     d96:	80 62       	ori	r24, 0x20	; 32
     d98:	8c 93       	st	X, r24
                        evaluate = 1;           //! Will enter in "while (evaluate ..." loop
     d9a:	6c 2d       	mov	r22, r12
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
     d9c:	4b 2d       	mov	r20, r11
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     d9e:	c2 01       	movw	r24, r4
     da0:	8f 70       	andi	r24, 0x0F	; 15
     da2:	90 70       	andi	r25, 0x00	; 0
     da4:	00 97       	sbiw	r24, 0x00	; 0
     da6:	09 f0       	breq	.+2      	; 0xdaa <can_auto_baudrate+0x2ba>
     da8:	9d c0       	rjmp	.+314    	; 0xee4 <can_auto_baudrate+0x3f4>
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     daa:	41 30       	cpi	r20, 0x01	; 1
     dac:	61 f2       	breq	.-104    	; 0xd46 <can_auto_baudrate+0x256>
     dae:	35 2f       	mov	r19, r21
     db0:	01 c0       	rjmp	.+2      	; 0xdb4 <can_auto_baudrate+0x2c4>
     db2:	35 2f       	mov	r19, r21
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     db4:	61 30       	cpi	r22, 0x01	; 1
     db6:	09 f0       	breq	.+2      	; 0xdba <can_auto_baudrate+0x2ca>
     db8:	78 c0       	rjmp	.+240    	; 0xeaa <can_auto_baudrate+0x3ba>
     dba:	83 2f       	mov	r24, r19
     dbc:	37 2d       	mov	r19, r7
     dbe:	7a 2c       	mov	r7, r10
     dc0:	ad 2c       	mov	r10, r13
     dc2:	d7 2e       	mov	r13, r23
     dc4:	78 2f       	mov	r23, r24
        {
            if (phs1_inc != 0) phs1++;
     dc6:	21 10       	cpse	r2, r1
     dc8:	3f 5f       	subi	r19, 0xFF	; 255
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
     dca:	39 30       	cpi	r19, 0x09	; 9
     dcc:	78 f1       	brcs	.+94     	; 0xe2c <can_auto_baudrate+0x33c>
     dce:	b7 e0       	ldi	r27, 0x07	; 7
     dd0:	b6 15       	cp	r27, r6
     dd2:	60 f5       	brcc	.+88     	; 0xe2c <can_auto_baudrate+0x33c>
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
     dd4:	8a 81       	ldd	r24, Y+2	; 0x02
     dd6:	89 31       	cpi	r24, 0x19	; 25
     dd8:	31 f0       	breq	.+12     	; 0xde6 <can_auto_baudrate+0x2f6>
     dda:	8f 5f       	subi	r24, 0xFF	; 255
     ddc:	8a 83       	std	Y+2, r24	; 0x02
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     dde:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     de0:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     de2:	36 2d       	mov	r19, r6
     de4:	59 c0       	rjmp	.+178    	; 0xe98 <can_auto_baudrate+0x3a8>
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
                    if (brp != BRP_MAX) brp++;
     de6:	99 81       	ldd	r25, Y+1	; 0x01
     de8:	90 34       	cpi	r25, 0x40	; 64
     dea:	41 f0       	breq	.+16     	; 0xdfc <can_auto_baudrate+0x30c>
     dec:	9f 5f       	subi	r25, 0xFF	; 255
     dee:	99 83       	std	Y+1, r25	; 0x01
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     df0:	2b 2c       	mov	r2, r11

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     df2:	6b 80       	ldd	r6, Y+3	; 0x03
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     df4:	36 2d       	mov	r19, r6
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     df6:	ae 81       	ldd	r26, Y+6	; 0x06
     df8:	aa 83       	std	Y+2, r26	; 0x02
     dfa:	4e c0       	rjmp	.+156    	; 0xe98 <can_auto_baudrate+0x3a8>
     dfc:	a7 2c       	mov	r10, r7
     dfe:	7d 2d       	mov	r23, r13
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
                        DISABLE_MOB;        //! Disable MOb-0
     e00:	af ee       	ldi	r26, 0xEF	; 239
     e02:	b0 e0       	ldi	r27, 0x00	; 0
     e04:	8c 91       	ld	r24, X
     e06:	8f 73       	andi	r24, 0x3F	; 63
     e08:	8c 93       	st	X, r24
                        CANGCON = 0x00;     //! Disable CAN controller & reset "listen" mode
     e0a:	d7 01       	movw	r26, r14
     e0c:	1c 92       	st	X, r1
                        while ((CANGSTA & (1<<ENFG)) != 0); //! Wait for Disable OK
     e0e:	80 81       	ld	r24, Z
     e10:	82 fd       	sbrc	r24, 2
     e12:	fd cf       	rjmp	.-6      	; 0xe0e <can_auto_baudrate+0x31e>
                    if (brp != BRP_MAX) brp++;
                    else
                    {
                        //! --- It is the failing of "can_auto_baudrate" function
                        evaluate = 0;       //! Out of "while (evaluate ..." loop
                        bt_performed = 0;   //! Return flag = FALSE
     e14:	d2 2e       	mov	r13, r18
                        bt_not_found = 0;   //! Out of "while (bt_not_found ..." loop
     e16:	32 2f       	mov	r19, r18
            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
                phs1_inc = 0;
     e18:	22 2e       	mov	r2, r18

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
                phs2 = PHS2_MIN;
     e1a:	66 24       	eor	r6, r6
     e1c:	68 94       	set
     e1e:	61 f8       	bld	r6, 1
            phs1_inc = 1;

            // --- The following test takes into account the previous incrementation of phs1
            if ((phs1 > PHS1_MAX) && (phs2 >= PHS2_MAX))
            {
                phs1 = PHS1_MIN;
     e20:	77 24       	eor	r7, r7
     e22:	68 94       	set
     e24:	71 f8       	bld	r7, 1
                phs2 = PHS2_MIN;
                phs1_inc = 0;
                if (ntq != NTQ_MAX) ntq++;
                else
                {
                    ntq = NTQ_MIN;
     e26:	b8 e0       	ldi	r27, 0x08	; 8
     e28:	ba 83       	std	Y+2, r27	; 0x02
     e2a:	69 c0       	rjmp	.+210    	; 0xefe <can_auto_baudrate+0x40e>
                }
            }
            else    // if (phs1 > PHS1_MAX ...
            {
                //! --- If psh1 > 5 then phs1 =phs2 or =phs2+1, else phs1=phs2
                if (phs1>5)
     e2c:	36 30       	cpi	r19, 0x06	; 6
     e2e:	58 f0       	brcs	.+22     	; 0xe46 <can_auto_baudrate+0x356>
                {
                    if (phs1>(phs2+1)) phs1=(++phs2);
     e30:	43 2e       	mov	r4, r19
     e32:	55 24       	eor	r5, r5
     e34:	86 2d       	mov	r24, r6
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	01 96       	adiw	r24, 0x01	; 1
     e3a:	84 15       	cp	r24, r4
     e3c:	95 05       	cpc	r25, r5
     e3e:	24 f4       	brge	.+8      	; 0xe48 <can_auto_baudrate+0x358>
     e40:	63 94       	inc	r6
     e42:	36 2d       	mov	r19, r6
     e44:	01 c0       	rjmp	.+2      	; 0xe48 <can_auto_baudrate+0x358>
                }
                else
                {
                phs2=phs1;
     e46:	63 2e       	mov	r6, r19
                }
                prs = ntq - ( phs1 + phs2 + 1 );
     e48:	36 2c       	mov	r3, r6
     e4a:	33 0e       	add	r3, r19
     e4c:	30 94       	com	r3
     e4e:	8a 81       	ldd	r24, Y+2	; 0x02
     e50:	38 0e       	add	r3, r24

                //! --- Test PRS limits
                if ((prs <= PRS_MAX) && (prs >= PRS_MIN))
     e52:	83 2d       	mov	r24, r3
     e54:	81 50       	subi	r24, 0x01	; 1
     e56:	88 30       	cpi	r24, 0x08	; 8
     e58:	e0 f4       	brcc	.+56     	; 0xe92 <can_auto_baudrate+0x3a2>
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
     e5a:	46 2c       	mov	r4, r6
     e5c:	55 24       	eor	r5, r5
     e5e:	83 2d       	mov	r24, r3
     e60:	90 e0       	ldi	r25, 0x00	; 0
     e62:	dc 01       	movw	r26, r24
     e64:	11 96       	adiw	r26, 0x01	; 1
     e66:	a3 0f       	add	r26, r19
     e68:	b1 1d       	adc	r27, r1
     e6a:	bd 83       	std	Y+5, r27	; 0x05
     e6c:	ac 83       	std	Y+4, r26	; 0x04
     e6e:	c2 01       	movw	r24, r4
     e70:	88 0f       	add	r24, r24
     e72:	99 1f       	adc	r25, r25
     e74:	88 0f       	add	r24, r24
     e76:	99 1f       	adc	r25, r25
     e78:	8a 17       	cp	r24, r26
     e7a:	9b 07       	cpc	r25, r27
     e7c:	64 f0       	brlt	.+24     	; 0xe96 <can_auto_baudrate+0x3a6>
     e7e:	c2 01       	movw	r24, r4
     e80:	88 0f       	add	r24, r24
     e82:	99 1f       	adc	r25, r25
     e84:	84 0d       	add	r24, r4
     e86:	95 1d       	adc	r25, r5
     e88:	a8 17       	cp	r26, r24
     e8a:	b9 07       	cpc	r27, r25
     e8c:	84 f5       	brge	.+96     	; 0xeee <can_auto_baudrate+0x3fe>
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     e8e:	2c 2c       	mov	r2, r12
     e90:	03 c0       	rjmp	.+6      	; 0xe98 <can_auto_baudrate+0x3a8>
     e92:	2c 2c       	mov	r2, r12
     e94:	01 c0       	rjmp	.+2      	; 0xe98 <can_auto_baudrate+0x3a8>
     e96:	2c 2c       	mov	r2, r12
        //!     then Phase2=Phase1 and if Phase1>5, Phase1 can be equal to Phase2 or
        //!     Phase2+1. After this, the number of TQ is increased up to its high
        //!     limit and after it is the Prescaler. During the computing high (80%)
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
     e98:	61 30       	cpi	r22, 0x01	; 1
     e9a:	09 f4       	brne	.+2      	; 0xe9e <can_auto_baudrate+0x3ae>
     e9c:	94 cf       	rjmp	.-216    	; 0xdc6 <can_auto_baudrate+0x2d6>
     e9e:	87 2f       	mov	r24, r23
     ea0:	7d 2d       	mov	r23, r13
     ea2:	da 2c       	mov	r13, r10
     ea4:	a7 2c       	mov	r10, r7
     ea6:	73 2e       	mov	r7, r19
     ea8:	38 2f       	mov	r19, r24
    {
        Can_set_mob(u8_temp0);  //! Page index
        Can_clear_mob();        //! All MOb Registers = 0x00
    }

    while (bt_not_found == 1)
     eaa:	31 30       	cpi	r19, 0x01	; 1
     eac:	09 f4       	brne	.+2      	; 0xeb0 <can_auto_baudrate+0x3c0>
     eae:	ee ce       	rjmp	.-548    	; 0xc8c <can_auto_baudrate+0x19c>
            }
        } // while (evaluate ...
    } // while (bt_not_found ...

    return (bt_performed);
}
     eb0:	8d 2d       	mov	r24, r13
     eb2:	26 96       	adiw	r28, 0x06	; 6
     eb4:	0f b6       	in	r0, 0x3f	; 63
     eb6:	f8 94       	cli
     eb8:	de bf       	out	0x3e, r29	; 62
     eba:	0f be       	out	0x3f, r0	; 63
     ebc:	cd bf       	out	0x3d, r28	; 61
     ebe:	df 91       	pop	r29
     ec0:	cf 91       	pop	r28
     ec2:	1f 91       	pop	r17
     ec4:	0f 91       	pop	r16
     ec6:	ff 90       	pop	r15
     ec8:	ef 90       	pop	r14
     eca:	df 90       	pop	r13
     ecc:	cf 90       	pop	r12
     ece:	bf 90       	pop	r11
     ed0:	af 90       	pop	r10
     ed2:	9f 90       	pop	r9
     ed4:	8f 90       	pop	r8
     ed6:	7f 90       	pop	r7
     ed8:	6f 90       	pop	r6
     eda:	5f 90       	pop	r5
     edc:	4f 90       	pop	r4
     ede:	3f 90       	pop	r3
     ee0:	2f 90       	pop	r2
     ee2:	08 95       	ret
                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
                    wait_for_rx = 0;    //! Out of "while (wait_for_rx ..." loop
                    try_conf = 1;       //! Try this configuration
     ee4:	a5 2e       	mov	r10, r21
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
                {
                    evaluate = 1;       //! Will enter in "while (evaluate ..." loop
     ee6:	65 2f       	mov	r22, r21
                        wait_for_rx = 0;        //! Out of "while (wait_for_rx ..." loop
                    }
                }

                //! --- General error ?
                if ((u8_temp0 & ((1<<SERG)|(1<<CERG)|(1<<FERG)|(1<<AERG))) !=0)
     ee8:	35 2f       	mov	r19, r21
        //! --- WAIT_FOR_RX LOOP:
        //!     ================
        //!     Try to perform a CAN message reception in "LISTEN" mode without error and
        //!     before a time_out done by CAN-Timer.
        //!     Else gives the hand to "EVALUATE LOOP" to have a new set of bit timing.
        while (wait_for_rx == 1)
     eea:	42 2f       	mov	r20, r18
     eec:	63 cf       	rjmp	.-314    	; 0xdb4 <can_auto_baudrate+0x2c4>
     eee:	87 2f       	mov	r24, r23
     ef0:	7d 2d       	mov	r23, r13
     ef2:	da 2c       	mov	r13, r10
     ef4:	a7 2c       	mov	r10, r7
     ef6:	73 2e       	mov	r7, r19
     ef8:	38 2f       	mov	r19, r24
                {
                    //! --- Values  accepted if  80% >= sampling point >= 75%
                    if (((phs2<<2) >= (1+prs+phs1)) && ((phs2+phs2+phs2) <= (1+prs+phs1)))
                    {
                        evaluate = 0;     //! Out of "while (evaluate ..." loop &
                        wait_for_rx = 1;  //!    new "while (bt_not_found ..." loop
     efa:	45 2f       	mov	r20, r21
        //!     and low (75%) limits of sampling point location are tested. SJW and
        //!     the number of sampling points are not calculated in this loop.
        while (evaluate == 1)
        {
            if (phs1_inc != 0) phs1++;
            phs1_inc = 1;
     efc:	25 2e       	mov	r2, r21
     efe:	62 2f       	mov	r22, r18
     f00:	d4 cf       	rjmp	.-88     	; 0xeaa <can_auto_baudrate+0x3ba>

00000f02 <Can_conf_bt_flex>:
//!
//! This function programs the CANBTx registers with the Userdefinded values
//! 
U8 Can_conf_bt_flex(U8 bt1, U8 bt2, U8 bt3)
{
	CANBT1=bt1;
     f02:	80 93 e2 00 	sts	0x00E2, r24
	CANBT2=bt2;
     f06:	60 93 e3 00 	sts	0x00E3, r22
	CANBT3=bt3;
     f0a:	40 93 e4 00 	sts	0x00E4, r20
	
	
    return 1;
}
     f0e:	81 e0       	ldi	r24, 0x01	; 1
     f10:	08 95       	ret

00000f12 <can_fixed_baudrate>:
		else if (baudrate == CAN_1000) Can_conf_bt_flex(0x00, 0x0C, 0x37 ); //!< -- 1000Kb/s, 16x Tscl, sampling at 75%
		else Can_conf_bt();
		return 1;
	#endif
	#if FOSC == 12000
		Can_reset();
     f12:	91 e0       	ldi	r25, 0x01	; 1
     f14:	90 93 d8 00 	sts	0x00D8, r25
		if(baudrate == CAN_500) Can_conf_bt_flex(0x02, 0x08, 0x25); //!< -- 500Kb/s, 8x 2Tscl, sampling at 75%
     f18:	85 30       	cpi	r24, 0x05	; 5
     f1a:	31 f4       	brne	.+12     	; 0xf28 <can_fixed_baudrate+0x16>
     f1c:	82 e0       	ldi	r24, 0x02	; 2
     f1e:	68 e0       	ldi	r22, 0x08	; 8
     f20:	45 e2       	ldi	r20, 0x25	; 37
     f22:	0e 94 81 07 	call	0xf02	; 0xf02 <Can_conf_bt_flex>
     f26:	06 c0       	rjmp	.+12     	; 0xf34 <can_fixed_baudrate+0x22>
		else(Can_conf_bt());
     f28:	10 92 e2 00 	sts	0x00E2, r1
     f2c:	10 92 e3 00 	sts	0x00E3, r1
     f30:	10 92 e4 00 	sts	0x00E4, r1
		return 1;
	#else
	#   error This FOSC value is not yet programmed, please add values above
	#endif
}
     f34:	81 e0       	ldi	r24, 0x01	; 1
     f36:	08 95       	ret

00000f38 <get_idmask>:
//!
//!	Autor: 	 Muri Christian
//!
//------------------------------------------------------------------------------
static U32 get_idmask (st_cmd_t* cmd)
{	
     f38:	0f 93       	push	r16
     f3a:	1f 93       	push	r17
     f3c:	fc 01       	movw	r30, r24
	U32 mask;	

	//Maske 11 Bit
	if((cmd->ctrl.ide)==0){
     f3e:	87 85       	ldd	r24, Z+15	; 0x0f
     f40:	88 23       	and	r24, r24
     f42:	91 f4       	brne	.+36     	; 0xf68 <get_idmask+0x30>
		mask = cmd->id_mask;
     f44:	02 85       	ldd	r16, Z+10	; 0x0a
     f46:	13 85       	ldd	r17, Z+11	; 0x0b
     f48:	24 85       	ldd	r18, Z+12	; 0x0c
     f4a:	35 85       	ldd	r19, Z+13	; 0x0d
		mask = mask << 18;
     f4c:	0f 2e       	mov	r0, r31
     f4e:	f2 e1       	ldi	r31, 0x12	; 18
     f50:	00 0f       	add	r16, r16
     f52:	11 1f       	adc	r17, r17
     f54:	22 1f       	adc	r18, r18
     f56:	33 1f       	adc	r19, r19
     f58:	fa 95       	dec	r31
     f5a:	d1 f7       	brne	.-12     	; 0xf50 <get_idmask+0x18>
     f5c:	f0 2d       	mov	r31, r0
		mask = mask | 0xE003FFFF;
     f5e:	0f 6f       	ori	r16, 0xFF	; 255
     f60:	1f 6f       	ori	r17, 0xFF	; 255
     f62:	23 60       	ori	r18, 0x03	; 3
     f64:	30 6e       	ori	r19, 0xE0	; 224
		return mask;
     f66:	05 c0       	rjmp	.+10     	; 0xf72 <get_idmask+0x3a>
	}
	
	//Maske 29 Bit
	mask = cmd->id_mask;
     f68:	02 85       	ldd	r16, Z+10	; 0x0a
     f6a:	13 85       	ldd	r17, Z+11	; 0x0b
     f6c:	24 85       	ldd	r18, Z+12	; 0x0c
     f6e:	35 85       	ldd	r19, Z+13	; 0x0d
	mask = mask | 0xE0000000;
     f70:	30 6e       	ori	r19, 0xE0	; 224
	return mask;

}
     f72:	60 2f       	mov	r22, r16
     f74:	71 2f       	mov	r23, r17
     f76:	82 2f       	mov	r24, r18
     f78:	93 2f       	mov	r25, r19
     f7a:	1f 91       	pop	r17
     f7c:	0f 91       	pop	r16
     f7e:	08 95       	ret

00000f80 <can_init>:
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     f80:	0e 94 89 07 	call	0xf12	; 0xf12 <can_fixed_baudrate>
     f84:	88 23       	and	r24, r24
     f86:	49 f0       	breq	.+18     	; 0xf9a <can_init+0x1a>
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
     f88:	0e 94 11 05 	call	0xa22	; 0xa22 <can_clear_all_mob>
    Can_enable();                               // c.f. macro in "can_drv.h" 
     f8c:	e8 ed       	ldi	r30, 0xD8	; 216
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	80 81       	ld	r24, Z
     f92:	82 60       	ori	r24, 0x02	; 2
     f94:	80 83       	st	Z, r24
    return (1);
     f96:	81 e0       	ldi	r24, 0x01	; 1
     f98:	08 95       	ret
		
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren
//	DDRD |= (1<<PD5);	//Pin6 := Output (Can_Tx)
//	PIND |= (1<<PD5);	//Setzen auf High um CAN-Bus Nicht zu blockieren

    if ((Can_bit_timing(mode))==0) return (0);  // c.f. macro in "can_drv.h"
     f9a:	80 e0       	ldi	r24, 0x00	; 0
    can_clear_all_mob();                        // c.f. function in "can_drv.c"
    Can_enable();                               // c.f. macro in "can_drv.h" 
    return (1);
}
     f9c:	08 95       	ret

00000f9e <can_off>:
//!
//------------------------------------------------------------------------------

void can_off (void)								//nderung Muri Christian
{
	Can_disable();								// c.f. macro in "can_drv.h" 
     f9e:	e8 ed       	ldi	r30, 0xD8	; 216
     fa0:	f0 e0       	ldi	r31, 0x00	; 0
     fa2:	80 81       	ld	r24, Z
     fa4:	8d 7f       	andi	r24, 0xFD	; 253
     fa6:	80 83       	st	Z, r24
}
     fa8:	08 95       	ret

00000faa <can_cmd>:
//! @return CAN_CMD_ACCEPTED - command is accepted
//!         CAN_CMD_REFUSED  - command is refused
//!
//------------------------------------------------------------------------------
U8 can_cmd(st_cmd_t* cmd)
{
     faa:	0f 93       	push	r16
     fac:	1f 93       	push	r17
     fae:	cf 93       	push	r28
     fb0:	df 93       	push	r29
     fb2:	00 d0       	rcall	.+0      	; 0xfb4 <can_cmd+0xa>
     fb4:	00 d0       	rcall	.+0      	; 0xfb6 <can_cmd+0xc>
     fb6:	cd b7       	in	r28, 0x3d	; 61
     fb8:	de b7       	in	r29, 0x3e	; 62
     fba:	8c 01       	movw	r16, r24
  U8 mob_handle, cpt;
  U32 u32_temp;
  
  if (cmd->cmd == CMD_ABORT)
     fbc:	dc 01       	movw	r26, r24
     fbe:	11 96       	adiw	r26, 0x01	; 1
     fc0:	8c 91       	ld	r24, X
     fc2:	11 97       	sbiw	r26, 0x01	; 1
     fc4:	8c 30       	cpi	r24, 0x0C	; 12
     fc6:	b1 f4       	brne	.+44     	; 0xff4 <can_cmd+0x4a>
  {
    if (cmd->status == MOB_PENDING)
     fc8:	19 96       	adiw	r26, 0x09	; 9
     fca:	8c 91       	ld	r24, X
     fcc:	19 97       	sbiw	r26, 0x09	; 9
     fce:	80 36       	cpi	r24, 0x60	; 96
     fd0:	69 f4       	brne	.+26     	; 0xfec <can_cmd+0x42>
    {
      // Rx or Tx not yet performed
      Can_set_mob(cmd->handle);
     fd2:	8c 91       	ld	r24, X
     fd4:	82 95       	swap	r24
     fd6:	80 7f       	andi	r24, 0xF0	; 240
     fd8:	80 93 ed 00 	sts	0x00ED, r24
      Can_mob_abort();
     fdc:	ef ee       	ldi	r30, 0xEF	; 239
     fde:	f0 e0       	ldi	r31, 0x00	; 0
     fe0:	80 81       	ld	r24, Z
     fe2:	8f 73       	andi	r24, 0x3F	; 63
     fe4:	80 83       	st	Z, r24
      Can_clear_status_mob();       // To be sure !
     fe6:	10 92 ee 00 	sts	0x00EE, r1
      cmd->handle = 0;
     fea:	1c 92       	st	X, r1
    }
    cmd->status = STATUS_CLEARED; 
     fec:	f8 01       	movw	r30, r16
     fee:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
     ff0:	80 e0       	ldi	r24, 0x00	; 0
     ff2:	ac c5       	rjmp	.+2904   	; 0x1b4c <can_cmd+0xba2>
    }
    cmd->status = STATUS_CLEARED; 
  }
  else
  {
    mob_handle = can_get_mob_free();
     ff4:	0e 94 23 05 	call	0xa46	; 0xa46 <can_get_mob_free>
    if (mob_handle!= NO_MOB)
     ff8:	8f 3f       	cpi	r24, 0xFF	; 255
     ffa:	09 f4       	brne	.+2      	; 0xffe <can_cmd+0x54>
     ffc:	a1 c5       	rjmp	.+2882   	; 0x1b40 <can_cmd+0xb96>
    {
      cmd->status = MOB_PENDING; 
     ffe:	90 e6       	ldi	r25, 0x60	; 96
    1000:	d8 01       	movw	r26, r16
    1002:	19 96       	adiw	r26, 0x09	; 9
    1004:	9c 93       	st	X, r25
    1006:	19 97       	sbiw	r26, 0x09	; 9
      cmd->handle = mob_handle;
    1008:	8c 93       	st	X, r24
      Can_set_mob(mob_handle);
    100a:	82 95       	swap	r24
    100c:	80 7f       	andi	r24, 0xF0	; 240
    100e:	80 93 ed 00 	sts	0x00ED, r24
      Can_clear_mob();
    1012:	ee ee       	ldi	r30, 0xEE	; 238
    1014:	f0 e0       	ldi	r31, 0x00	; 0
    1016:	11 92       	st	Z+, r1
    1018:	e8 3f       	cpi	r30, 0xF8	; 248
    101a:	f1 05       	cpc	r31, r1
    101c:	e1 f7       	brne	.-8      	; 0x1016 <can_cmd+0x6c>
          
      switch (cmd->cmd)
    101e:	f8 01       	movw	r30, r16
    1020:	81 81       	ldd	r24, Z+1	; 0x01
    1022:	86 30       	cpi	r24, 0x06	; 6
    1024:	09 f4       	brne	.+2      	; 0x1028 <can_cmd+0x7e>
    1026:	56 c2       	rjmp	.+1196   	; 0x14d4 <can_cmd+0x52a>
    1028:	87 30       	cpi	r24, 0x07	; 7
    102a:	90 f4       	brcc	.+36     	; 0x1050 <can_cmd+0xa6>
    102c:	83 30       	cpi	r24, 0x03	; 3
    102e:	09 f4       	brne	.+2      	; 0x1032 <can_cmd+0x88>
    1030:	12 c1       	rjmp	.+548    	; 0x1256 <can_cmd+0x2ac>
    1032:	84 30       	cpi	r24, 0x04	; 4
    1034:	30 f4       	brcc	.+12     	; 0x1042 <can_cmd+0x98>
    1036:	81 30       	cpi	r24, 0x01	; 1
    1038:	11 f1       	breq	.+68     	; 0x107e <can_cmd+0xd4>
    103a:	82 30       	cpi	r24, 0x02	; 2
    103c:	09 f0       	breq	.+2      	; 0x1040 <can_cmd+0x96>
    103e:	7c c5       	rjmp	.+2808   	; 0x1b38 <can_cmd+0xb8e>
    1040:	98 c0       	rjmp	.+304    	; 0x1172 <can_cmd+0x1c8>
    1042:	84 30       	cpi	r24, 0x04	; 4
    1044:	09 f4       	brne	.+2      	; 0x1048 <can_cmd+0x9e>
    1046:	67 c1       	rjmp	.+718    	; 0x1316 <can_cmd+0x36c>
    1048:	85 30       	cpi	r24, 0x05	; 5
    104a:	09 f0       	breq	.+2      	; 0x104e <can_cmd+0xa4>
    104c:	75 c5       	rjmp	.+2794   	; 0x1b38 <can_cmd+0xb8e>
    104e:	aa c1       	rjmp	.+852    	; 0x13a4 <can_cmd+0x3fa>
    1050:	89 30       	cpi	r24, 0x09	; 9
    1052:	09 f4       	brne	.+2      	; 0x1056 <can_cmd+0xac>
    1054:	be c3       	rjmp	.+1916   	; 0x17d2 <can_cmd+0x828>
    1056:	8a 30       	cpi	r24, 0x0A	; 10
    1058:	38 f4       	brcc	.+14     	; 0x1068 <can_cmd+0xbe>
    105a:	87 30       	cpi	r24, 0x07	; 7
    105c:	09 f4       	brne	.+2      	; 0x1060 <can_cmd+0xb6>
    105e:	8f c2       	rjmp	.+1310   	; 0x157e <can_cmd+0x5d4>
    1060:	88 30       	cpi	r24, 0x08	; 8
    1062:	09 f0       	breq	.+2      	; 0x1066 <can_cmd+0xbc>
    1064:	69 c5       	rjmp	.+2770   	; 0x1b38 <can_cmd+0xb8e>
    1066:	1b c3       	rjmp	.+1590   	; 0x169e <can_cmd+0x6f4>
    1068:	8a 30       	cpi	r24, 0x0A	; 10
    106a:	21 f0       	breq	.+8      	; 0x1074 <can_cmd+0xca>
    106c:	8b 30       	cpi	r24, 0x0B	; 11
    106e:	09 f0       	breq	.+2      	; 0x1072 <can_cmd+0xc8>
    1070:	63 c5       	rjmp	.+2758   	; 0x1b38 <can_cmd+0xb8e>
    1072:	b1 c4       	rjmp	.+2402   	; 0x19d6 <can_cmd+0xa2c>
          Can_set_idemsk();
          Can_config_rx();       
          break;
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1074:	86 81       	ldd	r24, Z+6	; 0x06
    1076:	88 23       	and	r24, r24
    1078:	09 f0       	breq	.+2      	; 0x107c <can_cmd+0xd2>
    107a:	49 c4       	rjmp	.+2194   	; 0x190e <can_cmd+0x964>
    107c:	57 c4       	rjmp	.+2222   	; 0x192c <can_cmd+0x982>
          
      switch (cmd->cmd)
      {
        //------------      
        case CMD_TX:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    107e:	f8 01       	movw	r30, r16
    1080:	87 85       	ldd	r24, Z+15	; 0x0f
    1082:	88 23       	and	r24, r24
    1084:	69 f1       	breq	.+90     	; 0x10e0 <can_cmd+0x136>
    1086:	94 81       	ldd	r25, Z+4	; 0x04
    1088:	92 95       	swap	r25
    108a:	96 95       	lsr	r25
    108c:	97 70       	andi	r25, 0x07	; 7
    108e:	85 81       	ldd	r24, Z+5	; 0x05
    1090:	88 0f       	add	r24, r24
    1092:	88 0f       	add	r24, r24
    1094:	88 0f       	add	r24, r24
    1096:	89 0f       	add	r24, r25
    1098:	80 93 f3 00 	sts	0x00F3, r24
    109c:	93 81       	ldd	r25, Z+3	; 0x03
    109e:	92 95       	swap	r25
    10a0:	96 95       	lsr	r25
    10a2:	97 70       	andi	r25, 0x07	; 7
    10a4:	84 81       	ldd	r24, Z+4	; 0x04
    10a6:	88 0f       	add	r24, r24
    10a8:	88 0f       	add	r24, r24
    10aa:	88 0f       	add	r24, r24
    10ac:	89 0f       	add	r24, r25
    10ae:	80 93 f2 00 	sts	0x00F2, r24
    10b2:	92 81       	ldd	r25, Z+2	; 0x02
    10b4:	92 95       	swap	r25
    10b6:	96 95       	lsr	r25
    10b8:	97 70       	andi	r25, 0x07	; 7
    10ba:	83 81       	ldd	r24, Z+3	; 0x03
    10bc:	88 0f       	add	r24, r24
    10be:	88 0f       	add	r24, r24
    10c0:	88 0f       	add	r24, r24
    10c2:	89 0f       	add	r24, r25
    10c4:	80 93 f1 00 	sts	0x00F1, r24
    10c8:	82 81       	ldd	r24, Z+2	; 0x02
    10ca:	88 0f       	add	r24, r24
    10cc:	88 0f       	add	r24, r24
    10ce:	88 0f       	add	r24, r24
    10d0:	80 93 f0 00 	sts	0x00F0, r24
    10d4:	ef ee       	ldi	r30, 0xEF	; 239
    10d6:	f0 e0       	ldi	r31, 0x00	; 0
    10d8:	80 81       	ld	r24, Z
    10da:	80 61       	ori	r24, 0x10	; 16
    10dc:	80 83       	st	Z, r24
    10de:	16 c0       	rjmp	.+44     	; 0x110c <can_cmd+0x162>
          else              { Can_set_std_id(cmd->id.std);}
    10e0:	92 81       	ldd	r25, Z+2	; 0x02
    10e2:	96 95       	lsr	r25
    10e4:	96 95       	lsr	r25
    10e6:	96 95       	lsr	r25
    10e8:	83 81       	ldd	r24, Z+3	; 0x03
    10ea:	82 95       	swap	r24
    10ec:	88 0f       	add	r24, r24
    10ee:	80 7e       	andi	r24, 0xE0	; 224
    10f0:	89 0f       	add	r24, r25
    10f2:	80 93 f3 00 	sts	0x00F3, r24
    10f6:	82 81       	ldd	r24, Z+2	; 0x02
    10f8:	82 95       	swap	r24
    10fa:	88 0f       	add	r24, r24
    10fc:	80 7e       	andi	r24, 0xE0	; 224
    10fe:	80 93 f2 00 	sts	0x00F2, r24
    1102:	ef ee       	ldi	r30, 0xEF	; 239
    1104:	f0 e0       	ldi	r31, 0x00	; 0
    1106:	80 81       	ld	r24, Z
    1108:	8f 7e       	andi	r24, 0xEF	; 239
    110a:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    110c:	f8 01       	movw	r30, r16
    110e:	86 81       	ldd	r24, Z+6	; 0x06
    1110:	88 23       	and	r24, r24
    1112:	79 f0       	breq	.+30     	; 0x1132 <can_cmd+0x188>
    1114:	80 e0       	ldi	r24, 0x00	; 0
    1116:	2a ef       	ldi	r18, 0xFA	; 250
    1118:	30 e0       	ldi	r19, 0x00	; 0
    111a:	f8 01       	movw	r30, r16
    111c:	a7 81       	ldd	r26, Z+7	; 0x07
    111e:	b0 85       	ldd	r27, Z+8	; 0x08
    1120:	a8 0f       	add	r26, r24
    1122:	b1 1d       	adc	r27, r1
    1124:	9c 91       	ld	r25, X
    1126:	d9 01       	movw	r26, r18
    1128:	9c 93       	st	X, r25
    112a:	8f 5f       	subi	r24, 0xFF	; 255
    112c:	96 81       	ldd	r25, Z+6	; 0x06
    112e:	89 17       	cp	r24, r25
    1130:	a0 f3       	brcs	.-24     	; 0x111a <can_cmd+0x170>
          if (cmd->ctrl.rtr) Can_set_rtr(); 
    1132:	f8 01       	movw	r30, r16
    1134:	86 85       	ldd	r24, Z+14	; 0x0e
    1136:	88 23       	and	r24, r24
    1138:	31 f0       	breq	.+12     	; 0x1146 <can_cmd+0x19c>
    113a:	e0 ef       	ldi	r30, 0xF0	; 240
    113c:	f0 e0       	ldi	r31, 0x00	; 0
    113e:	80 81       	ld	r24, Z
    1140:	84 60       	ori	r24, 0x04	; 4
    1142:	80 83       	st	Z, r24
    1144:	05 c0       	rjmp	.+10     	; 0x1150 <can_cmd+0x1a6>
            else Can_clear_rtr();    
    1146:	e0 ef       	ldi	r30, 0xF0	; 240
    1148:	f0 e0       	ldi	r31, 0x00	; 0
    114a:	80 81       	ld	r24, Z
    114c:	8b 7f       	andi	r24, 0xFB	; 251
    114e:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    1150:	ef ee       	ldi	r30, 0xEF	; 239
    1152:	f0 e0       	ldi	r31, 0x00	; 0
    1154:	90 81       	ld	r25, Z
    1156:	d8 01       	movw	r26, r16
    1158:	16 96       	adiw	r26, 0x06	; 6
    115a:	8c 91       	ld	r24, X
    115c:	16 97       	sbiw	r26, 0x06	; 6
    115e:	89 2b       	or	r24, r25
    1160:	80 83       	st	Z, r24
          Can_config_tx();
    1162:	80 81       	ld	r24, Z
    1164:	8f 73       	andi	r24, 0x3F	; 63
    1166:	80 83       	st	Z, r24
    1168:	80 81       	ld	r24, Z
    116a:	80 64       	ori	r24, 0x40	; 64
    116c:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    116e:	80 e0       	ldi	r24, 0x00	; 0
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          if (cmd->ctrl.rtr) Can_set_rtr(); 
            else Can_clear_rtr();    
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    1170:	ed c4       	rjmp	.+2522   	; 0x1b4c <can_cmd+0xba2>
        //------------      
        case CMD_TX_DATA:    
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1172:	f8 01       	movw	r30, r16
    1174:	87 85       	ldd	r24, Z+15	; 0x0f
    1176:	88 23       	and	r24, r24
    1178:	69 f1       	breq	.+90     	; 0x11d4 <can_cmd+0x22a>
    117a:	94 81       	ldd	r25, Z+4	; 0x04
    117c:	92 95       	swap	r25
    117e:	96 95       	lsr	r25
    1180:	97 70       	andi	r25, 0x07	; 7
    1182:	85 81       	ldd	r24, Z+5	; 0x05
    1184:	88 0f       	add	r24, r24
    1186:	88 0f       	add	r24, r24
    1188:	88 0f       	add	r24, r24
    118a:	89 0f       	add	r24, r25
    118c:	80 93 f3 00 	sts	0x00F3, r24
    1190:	93 81       	ldd	r25, Z+3	; 0x03
    1192:	92 95       	swap	r25
    1194:	96 95       	lsr	r25
    1196:	97 70       	andi	r25, 0x07	; 7
    1198:	84 81       	ldd	r24, Z+4	; 0x04
    119a:	88 0f       	add	r24, r24
    119c:	88 0f       	add	r24, r24
    119e:	88 0f       	add	r24, r24
    11a0:	89 0f       	add	r24, r25
    11a2:	80 93 f2 00 	sts	0x00F2, r24
    11a6:	92 81       	ldd	r25, Z+2	; 0x02
    11a8:	92 95       	swap	r25
    11aa:	96 95       	lsr	r25
    11ac:	97 70       	andi	r25, 0x07	; 7
    11ae:	83 81       	ldd	r24, Z+3	; 0x03
    11b0:	88 0f       	add	r24, r24
    11b2:	88 0f       	add	r24, r24
    11b4:	88 0f       	add	r24, r24
    11b6:	89 0f       	add	r24, r25
    11b8:	80 93 f1 00 	sts	0x00F1, r24
    11bc:	82 81       	ldd	r24, Z+2	; 0x02
    11be:	88 0f       	add	r24, r24
    11c0:	88 0f       	add	r24, r24
    11c2:	88 0f       	add	r24, r24
    11c4:	80 93 f0 00 	sts	0x00F0, r24
    11c8:	ef ee       	ldi	r30, 0xEF	; 239
    11ca:	f0 e0       	ldi	r31, 0x00	; 0
    11cc:	80 81       	ld	r24, Z
    11ce:	80 61       	ori	r24, 0x10	; 16
    11d0:	80 83       	st	Z, r24
    11d2:	16 c0       	rjmp	.+44     	; 0x1200 <can_cmd+0x256>
          else              { Can_set_std_id(cmd->id.std);}
    11d4:	92 81       	ldd	r25, Z+2	; 0x02
    11d6:	96 95       	lsr	r25
    11d8:	96 95       	lsr	r25
    11da:	96 95       	lsr	r25
    11dc:	83 81       	ldd	r24, Z+3	; 0x03
    11de:	82 95       	swap	r24
    11e0:	88 0f       	add	r24, r24
    11e2:	80 7e       	andi	r24, 0xE0	; 224
    11e4:	89 0f       	add	r24, r25
    11e6:	80 93 f3 00 	sts	0x00F3, r24
    11ea:	82 81       	ldd	r24, Z+2	; 0x02
    11ec:	82 95       	swap	r24
    11ee:	88 0f       	add	r24, r24
    11f0:	80 7e       	andi	r24, 0xE0	; 224
    11f2:	80 93 f2 00 	sts	0x00F2, r24
    11f6:	ef ee       	ldi	r30, 0xEF	; 239
    11f8:	f0 e0       	ldi	r31, 0x00	; 0
    11fa:	80 81       	ld	r24, Z
    11fc:	8f 7e       	andi	r24, 0xEF	; 239
    11fe:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1200:	f8 01       	movw	r30, r16
    1202:	86 81       	ldd	r24, Z+6	; 0x06
    1204:	88 23       	and	r24, r24
    1206:	79 f0       	breq	.+30     	; 0x1226 <can_cmd+0x27c>
    1208:	80 e0       	ldi	r24, 0x00	; 0
    120a:	2a ef       	ldi	r18, 0xFA	; 250
    120c:	30 e0       	ldi	r19, 0x00	; 0
    120e:	f8 01       	movw	r30, r16
    1210:	a7 81       	ldd	r26, Z+7	; 0x07
    1212:	b0 85       	ldd	r27, Z+8	; 0x08
    1214:	a8 0f       	add	r26, r24
    1216:	b1 1d       	adc	r27, r1
    1218:	9c 91       	ld	r25, X
    121a:	d9 01       	movw	r26, r18
    121c:	9c 93       	st	X, r25
    121e:	8f 5f       	subi	r24, 0xFF	; 255
    1220:	96 81       	ldd	r25, Z+6	; 0x06
    1222:	89 17       	cp	r24, r25
    1224:	a0 f3       	brcs	.-24     	; 0x120e <can_cmd+0x264>
          cmd->ctrl.rtr=0; Can_clear_rtr();
    1226:	f8 01       	movw	r30, r16
    1228:	16 86       	std	Z+14, r1	; 0x0e
    122a:	e0 ef       	ldi	r30, 0xF0	; 240
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	80 81       	ld	r24, Z
    1230:	8b 7f       	andi	r24, 0xFB	; 251
    1232:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    1234:	ef ee       	ldi	r30, 0xEF	; 239
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	90 81       	ld	r25, Z
    123a:	d8 01       	movw	r26, r16
    123c:	16 96       	adiw	r26, 0x06	; 6
    123e:	8c 91       	ld	r24, X
    1240:	16 97       	sbiw	r26, 0x06	; 6
    1242:	89 2b       	or	r24, r25
    1244:	80 83       	st	Z, r24
          Can_config_tx();
    1246:	80 81       	ld	r24, Z
    1248:	8f 73       	andi	r24, 0x3F	; 63
    124a:	80 83       	st	Z, r24
    124c:	80 81       	ld	r24, Z
    124e:	80 64       	ori	r24, 0x40	; 64
    1250:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1252:	80 e0       	ldi	r24, 0x00	; 0
          else              { Can_set_std_id(cmd->id.std);}
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
          cmd->ctrl.rtr=0; Can_clear_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    1254:	7b c4       	rjmp	.+2294   	; 0x1b4c <can_cmd+0xba2>
        //------------      
        case CMD_TX_REMOTE:       
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    1256:	f8 01       	movw	r30, r16
    1258:	87 85       	ldd	r24, Z+15	; 0x0f
    125a:	88 23       	and	r24, r24
    125c:	69 f1       	breq	.+90     	; 0x12b8 <can_cmd+0x30e>
    125e:	94 81       	ldd	r25, Z+4	; 0x04
    1260:	92 95       	swap	r25
    1262:	96 95       	lsr	r25
    1264:	97 70       	andi	r25, 0x07	; 7
    1266:	85 81       	ldd	r24, Z+5	; 0x05
    1268:	88 0f       	add	r24, r24
    126a:	88 0f       	add	r24, r24
    126c:	88 0f       	add	r24, r24
    126e:	89 0f       	add	r24, r25
    1270:	80 93 f3 00 	sts	0x00F3, r24
    1274:	93 81       	ldd	r25, Z+3	; 0x03
    1276:	92 95       	swap	r25
    1278:	96 95       	lsr	r25
    127a:	97 70       	andi	r25, 0x07	; 7
    127c:	84 81       	ldd	r24, Z+4	; 0x04
    127e:	88 0f       	add	r24, r24
    1280:	88 0f       	add	r24, r24
    1282:	88 0f       	add	r24, r24
    1284:	89 0f       	add	r24, r25
    1286:	80 93 f2 00 	sts	0x00F2, r24
    128a:	92 81       	ldd	r25, Z+2	; 0x02
    128c:	92 95       	swap	r25
    128e:	96 95       	lsr	r25
    1290:	97 70       	andi	r25, 0x07	; 7
    1292:	83 81       	ldd	r24, Z+3	; 0x03
    1294:	88 0f       	add	r24, r24
    1296:	88 0f       	add	r24, r24
    1298:	88 0f       	add	r24, r24
    129a:	89 0f       	add	r24, r25
    129c:	80 93 f1 00 	sts	0x00F1, r24
    12a0:	82 81       	ldd	r24, Z+2	; 0x02
    12a2:	88 0f       	add	r24, r24
    12a4:	88 0f       	add	r24, r24
    12a6:	88 0f       	add	r24, r24
    12a8:	80 93 f0 00 	sts	0x00F0, r24
    12ac:	ef ee       	ldi	r30, 0xEF	; 239
    12ae:	f0 e0       	ldi	r31, 0x00	; 0
    12b0:	80 81       	ld	r24, Z
    12b2:	80 61       	ori	r24, 0x10	; 16
    12b4:	80 83       	st	Z, r24
    12b6:	16 c0       	rjmp	.+44     	; 0x12e4 <can_cmd+0x33a>
          else              { Can_set_std_id(cmd->id.std);}
    12b8:	92 81       	ldd	r25, Z+2	; 0x02
    12ba:	96 95       	lsr	r25
    12bc:	96 95       	lsr	r25
    12be:	96 95       	lsr	r25
    12c0:	83 81       	ldd	r24, Z+3	; 0x03
    12c2:	82 95       	swap	r24
    12c4:	88 0f       	add	r24, r24
    12c6:	80 7e       	andi	r24, 0xE0	; 224
    12c8:	89 0f       	add	r24, r25
    12ca:	80 93 f3 00 	sts	0x00F3, r24
    12ce:	82 81       	ldd	r24, Z+2	; 0x02
    12d0:	82 95       	swap	r24
    12d2:	88 0f       	add	r24, r24
    12d4:	80 7e       	andi	r24, 0xE0	; 224
    12d6:	80 93 f2 00 	sts	0x00F2, r24
    12da:	ef ee       	ldi	r30, 0xEF	; 239
    12dc:	f0 e0       	ldi	r31, 0x00	; 0
    12de:	80 81       	ld	r24, Z
    12e0:	8f 7e       	andi	r24, 0xEF	; 239
    12e2:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtr();
    12e4:	81 e0       	ldi	r24, 0x01	; 1
    12e6:	f8 01       	movw	r30, r16
    12e8:	86 87       	std	Z+14, r24	; 0x0e
    12ea:	e0 ef       	ldi	r30, 0xF0	; 240
    12ec:	f0 e0       	ldi	r31, 0x00	; 0
    12ee:	80 81       	ld	r24, Z
    12f0:	84 60       	ori	r24, 0x04	; 4
    12f2:	80 83       	st	Z, r24
          Can_set_dlc(cmd->dlc);
    12f4:	ef ee       	ldi	r30, 0xEF	; 239
    12f6:	f0 e0       	ldi	r31, 0x00	; 0
    12f8:	90 81       	ld	r25, Z
    12fa:	d8 01       	movw	r26, r16
    12fc:	16 96       	adiw	r26, 0x06	; 6
    12fe:	8c 91       	ld	r24, X
    1300:	16 97       	sbiw	r26, 0x06	; 6
    1302:	89 2b       	or	r24, r25
    1304:	80 83       	st	Z, r24
          Can_config_tx();
    1306:	80 81       	ld	r24, Z
    1308:	8f 73       	andi	r24, 0x3F	; 63
    130a:	80 83       	st	Z, r24
    130c:	80 81       	ld	r24, Z
    130e:	80 64       	ori	r24, 0x40	; 64
    1310:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1312:	80 e0       	ldi	r24, 0x00	; 0
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
          else              { Can_set_std_id(cmd->id.std);}
          cmd->ctrl.rtr=1; Can_set_rtr();
          Can_set_dlc(cmd->dlc);
          Can_config_tx();
          break;
    1314:	1b c4       	rjmp	.+2102   	; 0x1b4c <can_cmd+0xba2>
        //------------      
        case CMD_RX:

		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    1316:	8f ef       	ldi	r24, 0xFF	; 255
    1318:	9f ef       	ldi	r25, 0xFF	; 255
    131a:	dc 01       	movw	r26, r24
    131c:	89 83       	std	Y+1, r24	; 0x01
    131e:	9a 83       	std	Y+2, r25	; 0x02
    1320:	ab 83       	std	Y+3, r26	; 0x03
    1322:	bc 83       	std	Y+4, r27	; 0x04
    1324:	9b 81       	ldd	r25, Y+3	; 0x03
    1326:	92 95       	swap	r25
    1328:	96 95       	lsr	r25
    132a:	97 70       	andi	r25, 0x07	; 7
    132c:	8c 81       	ldd	r24, Y+4	; 0x04
    132e:	88 0f       	add	r24, r24
    1330:	88 0f       	add	r24, r24
    1332:	88 0f       	add	r24, r24
    1334:	89 0f       	add	r24, r25
    1336:	80 93 f7 00 	sts	0x00F7, r24
    133a:	9a 81       	ldd	r25, Y+2	; 0x02
    133c:	92 95       	swap	r25
    133e:	96 95       	lsr	r25
    1340:	97 70       	andi	r25, 0x07	; 7
    1342:	8b 81       	ldd	r24, Y+3	; 0x03
    1344:	88 0f       	add	r24, r24
    1346:	88 0f       	add	r24, r24
    1348:	88 0f       	add	r24, r24
    134a:	89 0f       	add	r24, r25
    134c:	80 93 f6 00 	sts	0x00F6, r24
    1350:	99 81       	ldd	r25, Y+1	; 0x01
    1352:	92 95       	swap	r25
    1354:	96 95       	lsr	r25
    1356:	97 70       	andi	r25, 0x07	; 7
    1358:	8a 81       	ldd	r24, Y+2	; 0x02
    135a:	88 0f       	add	r24, r24
    135c:	88 0f       	add	r24, r24
    135e:	88 0f       	add	r24, r24
    1360:	89 0f       	add	r24, r25
    1362:	80 93 f5 00 	sts	0x00F5, r24
    1366:	89 81       	ldd	r24, Y+1	; 0x01
    1368:	88 0f       	add	r24, r24
    136a:	88 0f       	add	r24, r24
    136c:	88 0f       	add	r24, r24
    136e:	24 ef       	ldi	r18, 0xF4	; 244
    1370:	30 e0       	ldi	r19, 0x00	; 0
    1372:	f9 01       	movw	r30, r18
    1374:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1376:	ef ee       	ldi	r30, 0xEF	; 239
    1378:	f0 e0       	ldi	r31, 0x00	; 0
    137a:	90 81       	ld	r25, Z
    137c:	d8 01       	movw	r26, r16
    137e:	16 96       	adiw	r26, 0x06	; 6
    1380:	8c 91       	ld	r24, X
    1382:	89 2b       	or	r24, r25
    1384:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1386:	d9 01       	movw	r26, r18
    1388:	8c 91       	ld	r24, X
    138a:	8b 7f       	andi	r24, 0xFB	; 251
    138c:	8c 93       	st	X, r24
          Can_clear_idemsk();
    138e:	8c 91       	ld	r24, X
    1390:	8e 7f       	andi	r24, 0xFE	; 254
    1392:	8c 93       	st	X, r24
          Can_config_rx();       
    1394:	80 81       	ld	r24, Z
    1396:	8f 73       	andi	r24, 0x3F	; 63
    1398:	80 83       	st	Z, r24
    139a:	80 81       	ld	r24, Z
    139c:	80 68       	ori	r24, 0x80	; 128
    139e:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    13a0:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    13a2:	d4 c3       	rjmp	.+1960   	; 0x1b4c <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA:
		
		  if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    13a4:	f8 01       	movw	r30, r16
    13a6:	87 85       	ldd	r24, Z+15	; 0x0f
    13a8:	88 23       	and	r24, r24
    13aa:	69 f1       	breq	.+90     	; 0x1406 <can_cmd+0x45c>
    13ac:	94 81       	ldd	r25, Z+4	; 0x04
    13ae:	92 95       	swap	r25
    13b0:	96 95       	lsr	r25
    13b2:	97 70       	andi	r25, 0x07	; 7
    13b4:	85 81       	ldd	r24, Z+5	; 0x05
    13b6:	88 0f       	add	r24, r24
    13b8:	88 0f       	add	r24, r24
    13ba:	88 0f       	add	r24, r24
    13bc:	89 0f       	add	r24, r25
    13be:	80 93 f3 00 	sts	0x00F3, r24
    13c2:	93 81       	ldd	r25, Z+3	; 0x03
    13c4:	92 95       	swap	r25
    13c6:	96 95       	lsr	r25
    13c8:	97 70       	andi	r25, 0x07	; 7
    13ca:	84 81       	ldd	r24, Z+4	; 0x04
    13cc:	88 0f       	add	r24, r24
    13ce:	88 0f       	add	r24, r24
    13d0:	88 0f       	add	r24, r24
    13d2:	89 0f       	add	r24, r25
    13d4:	80 93 f2 00 	sts	0x00F2, r24
    13d8:	92 81       	ldd	r25, Z+2	; 0x02
    13da:	92 95       	swap	r25
    13dc:	96 95       	lsr	r25
    13de:	97 70       	andi	r25, 0x07	; 7
    13e0:	83 81       	ldd	r24, Z+3	; 0x03
    13e2:	88 0f       	add	r24, r24
    13e4:	88 0f       	add	r24, r24
    13e6:	88 0f       	add	r24, r24
    13e8:	89 0f       	add	r24, r25
    13ea:	80 93 f1 00 	sts	0x00F1, r24
    13ee:	82 81       	ldd	r24, Z+2	; 0x02
    13f0:	88 0f       	add	r24, r24
    13f2:	88 0f       	add	r24, r24
    13f4:	88 0f       	add	r24, r24
    13f6:	80 93 f0 00 	sts	0x00F0, r24
    13fa:	ef ee       	ldi	r30, 0xEF	; 239
    13fc:	f0 e0       	ldi	r31, 0x00	; 0
    13fe:	80 81       	ld	r24, Z
    1400:	80 61       	ori	r24, 0x10	; 16
    1402:	80 83       	st	Z, r24
    1404:	16 c0       	rjmp	.+44     	; 0x1432 <can_cmd+0x488>
          else              { Can_set_std_id(cmd->id.std);}
    1406:	92 81       	ldd	r25, Z+2	; 0x02
    1408:	96 95       	lsr	r25
    140a:	96 95       	lsr	r25
    140c:	96 95       	lsr	r25
    140e:	83 81       	ldd	r24, Z+3	; 0x03
    1410:	82 95       	swap	r24
    1412:	88 0f       	add	r24, r24
    1414:	80 7e       	andi	r24, 0xE0	; 224
    1416:	89 0f       	add	r24, r25
    1418:	80 93 f3 00 	sts	0x00F3, r24
    141c:	82 81       	ldd	r24, Z+2	; 0x02
    141e:	82 95       	swap	r24
    1420:	88 0f       	add	r24, r24
    1422:	80 7e       	andi	r24, 0xE0	; 224
    1424:	80 93 f2 00 	sts	0x00F2, r24
    1428:	ef ee       	ldi	r30, 0xEF	; 239
    142a:	f0 e0       	ldi	r31, 0x00	; 0
    142c:	80 81       	ld	r24, Z
    142e:	8f 7e       	andi	r24, 0xEF	; 239
    1430:	80 83       	st	Z, r24

		  u32_temp = ~0x00;	//nderung durch Muri Christian
    1432:	8f ef       	ldi	r24, 0xFF	; 255
    1434:	9f ef       	ldi	r25, 0xFF	; 255
    1436:	dc 01       	movw	r26, r24
    1438:	89 83       	std	Y+1, r24	; 0x01
    143a:	9a 83       	std	Y+2, r25	; 0x02
    143c:	ab 83       	std	Y+3, r26	; 0x03
    143e:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    1440:	9b 81       	ldd	r25, Y+3	; 0x03
    1442:	92 95       	swap	r25
    1444:	96 95       	lsr	r25
    1446:	97 70       	andi	r25, 0x07	; 7
    1448:	8c 81       	ldd	r24, Y+4	; 0x04
    144a:	88 0f       	add	r24, r24
    144c:	88 0f       	add	r24, r24
    144e:	88 0f       	add	r24, r24
    1450:	89 0f       	add	r24, r25
    1452:	80 93 f7 00 	sts	0x00F7, r24
    1456:	9a 81       	ldd	r25, Y+2	; 0x02
    1458:	92 95       	swap	r25
    145a:	96 95       	lsr	r25
    145c:	97 70       	andi	r25, 0x07	; 7
    145e:	8b 81       	ldd	r24, Y+3	; 0x03
    1460:	88 0f       	add	r24, r24
    1462:	88 0f       	add	r24, r24
    1464:	88 0f       	add	r24, r24
    1466:	89 0f       	add	r24, r25
    1468:	80 93 f6 00 	sts	0x00F6, r24
    146c:	99 81       	ldd	r25, Y+1	; 0x01
    146e:	92 95       	swap	r25
    1470:	96 95       	lsr	r25
    1472:	97 70       	andi	r25, 0x07	; 7
    1474:	8a 81       	ldd	r24, Y+2	; 0x02
    1476:	88 0f       	add	r24, r24
    1478:	88 0f       	add	r24, r24
    147a:	88 0f       	add	r24, r24
    147c:	89 0f       	add	r24, r25
    147e:	80 93 f5 00 	sts	0x00F5, r24
    1482:	89 81       	ldd	r24, Y+1	; 0x01
    1484:	88 0f       	add	r24, r24
    1486:	88 0f       	add	r24, r24
    1488:	88 0f       	add	r24, r24
    148a:	44 ef       	ldi	r20, 0xF4	; 244
    148c:	50 e0       	ldi	r21, 0x00	; 0
    148e:	fa 01       	movw	r30, r20
    1490:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1492:	ef ee       	ldi	r30, 0xEF	; 239
    1494:	f0 e0       	ldi	r31, 0x00	; 0
    1496:	90 81       	ld	r25, Z
    1498:	d8 01       	movw	r26, r16
    149a:	16 96       	adiw	r26, 0x06	; 6
    149c:	8c 91       	ld	r24, X
    149e:	16 97       	sbiw	r26, 0x06	; 6
    14a0:	89 2b       	or	r24, r25
    14a2:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    14a4:	1e 96       	adiw	r26, 0x0e	; 14
    14a6:	1c 92       	st	X, r1
    14a8:	da 01       	movw	r26, r20
    14aa:	8c 91       	ld	r24, X
    14ac:	84 60       	ori	r24, 0x04	; 4
    14ae:	8c 93       	st	X, r24
    14b0:	80 ef       	ldi	r24, 0xF0	; 240
    14b2:	90 e0       	ldi	r25, 0x00	; 0
    14b4:	dc 01       	movw	r26, r24
    14b6:	2c 91       	ld	r18, X
    14b8:	2b 7f       	andi	r18, 0xFB	; 251
    14ba:	2c 93       	st	X, r18
          Can_set_idemsk();
    14bc:	da 01       	movw	r26, r20
    14be:	8c 91       	ld	r24, X
    14c0:	81 60       	ori	r24, 0x01	; 1
    14c2:	8c 93       	st	X, r24
          Can_config_rx()    
    14c4:	80 81       	ld	r24, Z
    14c6:	8f 73       	andi	r24, 0x3F	; 63
    14c8:	80 83       	st	Z, r24
    14ca:	80 81       	ld	r24, Z
    14cc:	80 68       	ori	r24, 0x80	; 128
    14ce:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    14d0:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx()    
          break;
    14d2:	3c c3       	rjmp	.+1656   	; 0x1b4c <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE:
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian
    14d4:	8f ef       	ldi	r24, 0xFF	; 255
    14d6:	9f ef       	ldi	r25, 0xFF	; 255
    14d8:	dc 01       	movw	r26, r24
    14da:	89 83       	std	Y+1, r24	; 0x01
    14dc:	9a 83       	std	Y+2, r25	; 0x02
    14de:	ab 83       	std	Y+3, r26	; 0x03
    14e0:	bc 83       	std	Y+4, r27	; 0x04
    14e2:	9b 81       	ldd	r25, Y+3	; 0x03
    14e4:	92 95       	swap	r25
    14e6:	96 95       	lsr	r25
    14e8:	97 70       	andi	r25, 0x07	; 7
    14ea:	8c 81       	ldd	r24, Y+4	; 0x04
    14ec:	88 0f       	add	r24, r24
    14ee:	88 0f       	add	r24, r24
    14f0:	88 0f       	add	r24, r24
    14f2:	89 0f       	add	r24, r25
    14f4:	80 93 f7 00 	sts	0x00F7, r24
    14f8:	9a 81       	ldd	r25, Y+2	; 0x02
    14fa:	92 95       	swap	r25
    14fc:	96 95       	lsr	r25
    14fe:	97 70       	andi	r25, 0x07	; 7
    1500:	8b 81       	ldd	r24, Y+3	; 0x03
    1502:	88 0f       	add	r24, r24
    1504:	88 0f       	add	r24, r24
    1506:	88 0f       	add	r24, r24
    1508:	89 0f       	add	r24, r25
    150a:	80 93 f6 00 	sts	0x00F6, r24
    150e:	99 81       	ldd	r25, Y+1	; 0x01
    1510:	92 95       	swap	r25
    1512:	96 95       	lsr	r25
    1514:	97 70       	andi	r25, 0x07	; 7
    1516:	8a 81       	ldd	r24, Y+2	; 0x02
    1518:	88 0f       	add	r24, r24
    151a:	88 0f       	add	r24, r24
    151c:	88 0f       	add	r24, r24
    151e:	89 0f       	add	r24, r25
    1520:	80 93 f5 00 	sts	0x00F5, r24
    1524:	89 81       	ldd	r24, Y+1	; 0x01
    1526:	88 0f       	add	r24, r24
    1528:	88 0f       	add	r24, r24
    152a:	88 0f       	add	r24, r24
    152c:	44 ef       	ldi	r20, 0xF4	; 244
    152e:	50 e0       	ldi	r21, 0x00	; 0
    1530:	fa 01       	movw	r30, r20
    1532:	80 83       	st	Z, r24
		  
		  
		  //u32_temp=0; Can_set_ext_msk(u32_temp); //orginal
          Can_set_dlc(cmd->dlc);
    1534:	ef ee       	ldi	r30, 0xEF	; 239
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	90 81       	ld	r25, Z
    153a:	d8 01       	movw	r26, r16
    153c:	16 96       	adiw	r26, 0x06	; 6
    153e:	8c 91       	ld	r24, X
    1540:	16 97       	sbiw	r26, 0x06	; 6
    1542:	89 2b       	or	r24, r25
    1544:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1546:	81 e0       	ldi	r24, 0x01	; 1
    1548:	1e 96       	adiw	r26, 0x0e	; 14
    154a:	8c 93       	st	X, r24
    154c:	da 01       	movw	r26, r20
    154e:	8c 91       	ld	r24, X
    1550:	84 60       	ori	r24, 0x04	; 4
    1552:	8c 93       	st	X, r24
    1554:	80 ef       	ldi	r24, 0xF0	; 240
    1556:	90 e0       	ldi	r25, 0x00	; 0
    1558:	dc 01       	movw	r26, r24
    155a:	2c 91       	ld	r18, X
    155c:	24 60       	ori	r18, 0x04	; 4
    155e:	2c 93       	st	X, r18
          Can_clear_rplv();
    1560:	80 81       	ld	r24, Z
    1562:	8f 7d       	andi	r24, 0xDF	; 223
    1564:	80 83       	st	Z, r24
          Can_clear_idemsk();
    1566:	da 01       	movw	r26, r20
    1568:	8c 91       	ld	r24, X
    156a:	8e 7f       	andi	r24, 0xFE	; 254
    156c:	8c 93       	st	X, r24
          Can_config_rx();       
    156e:	80 81       	ld	r24, Z
    1570:	8f 73       	andi	r24, 0x3F	; 63
    1572:	80 83       	st	Z, r24
    1574:	80 81       	ld	r24, Z
    1576:	80 68       	ori	r24, 0x80	; 128
    1578:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    157a:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    157c:	e7 c2       	rjmp	.+1486   	; 0x1b4c <can_cmd+0xba2>
        //------------      
        case CMD_RX_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    157e:	f8 01       	movw	r30, r16
    1580:	87 85       	ldd	r24, Z+15	; 0x0f
    1582:	88 23       	and	r24, r24
    1584:	69 f1       	breq	.+90     	; 0x15e0 <can_cmd+0x636>
    1586:	94 81       	ldd	r25, Z+4	; 0x04
    1588:	92 95       	swap	r25
    158a:	96 95       	lsr	r25
    158c:	97 70       	andi	r25, 0x07	; 7
    158e:	85 81       	ldd	r24, Z+5	; 0x05
    1590:	88 0f       	add	r24, r24
    1592:	88 0f       	add	r24, r24
    1594:	88 0f       	add	r24, r24
    1596:	89 0f       	add	r24, r25
    1598:	80 93 f3 00 	sts	0x00F3, r24
    159c:	93 81       	ldd	r25, Z+3	; 0x03
    159e:	92 95       	swap	r25
    15a0:	96 95       	lsr	r25
    15a2:	97 70       	andi	r25, 0x07	; 7
    15a4:	84 81       	ldd	r24, Z+4	; 0x04
    15a6:	88 0f       	add	r24, r24
    15a8:	88 0f       	add	r24, r24
    15aa:	88 0f       	add	r24, r24
    15ac:	89 0f       	add	r24, r25
    15ae:	80 93 f2 00 	sts	0x00F2, r24
    15b2:	92 81       	ldd	r25, Z+2	; 0x02
    15b4:	92 95       	swap	r25
    15b6:	96 95       	lsr	r25
    15b8:	97 70       	andi	r25, 0x07	; 7
    15ba:	83 81       	ldd	r24, Z+3	; 0x03
    15bc:	88 0f       	add	r24, r24
    15be:	88 0f       	add	r24, r24
    15c0:	88 0f       	add	r24, r24
    15c2:	89 0f       	add	r24, r25
    15c4:	80 93 f1 00 	sts	0x00F1, r24
    15c8:	82 81       	ldd	r24, Z+2	; 0x02
    15ca:	88 0f       	add	r24, r24
    15cc:	88 0f       	add	r24, r24
    15ce:	88 0f       	add	r24, r24
    15d0:	80 93 f0 00 	sts	0x00F0, r24
    15d4:	ef ee       	ldi	r30, 0xEF	; 239
    15d6:	f0 e0       	ldi	r31, 0x00	; 0
    15d8:	80 81       	ld	r24, Z
    15da:	80 61       	ori	r24, 0x10	; 16
    15dc:	80 83       	st	Z, r24
    15de:	16 c0       	rjmp	.+44     	; 0x160c <can_cmd+0x662>
          else              { Can_set_std_id(cmd->id.std);}
    15e0:	92 81       	ldd	r25, Z+2	; 0x02
    15e2:	96 95       	lsr	r25
    15e4:	96 95       	lsr	r25
    15e6:	96 95       	lsr	r25
    15e8:	83 81       	ldd	r24, Z+3	; 0x03
    15ea:	82 95       	swap	r24
    15ec:	88 0f       	add	r24, r24
    15ee:	80 7e       	andi	r24, 0xE0	; 224
    15f0:	89 0f       	add	r24, r25
    15f2:	80 93 f3 00 	sts	0x00F3, r24
    15f6:	82 81       	ldd	r24, Z+2	; 0x02
    15f8:	82 95       	swap	r24
    15fa:	88 0f       	add	r24, r24
    15fc:	80 7e       	andi	r24, 0xE0	; 224
    15fe:	80 93 f2 00 	sts	0x00F2, r24
    1602:	ef ee       	ldi	r30, 0xEF	; 239
    1604:	f0 e0       	ldi	r31, 0x00	; 0
    1606:	80 81       	ld	r24, Z
    1608:	8f 7e       	andi	r24, 0xEF	; 239
    160a:	80 83       	st	Z, r24
          
		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    160c:	c8 01       	movw	r24, r16
    160e:	0e 94 9c 07 	call	0xf38	; 0xf38 <get_idmask>
    1612:	dc 01       	movw	r26, r24
    1614:	cb 01       	movw	r24, r22
    1616:	89 83       	std	Y+1, r24	; 0x01
    1618:	9a 83       	std	Y+2, r25	; 0x02
    161a:	ab 83       	std	Y+3, r26	; 0x03
    161c:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    161e:	9b 81       	ldd	r25, Y+3	; 0x03
    1620:	92 95       	swap	r25
    1622:	96 95       	lsr	r25
    1624:	97 70       	andi	r25, 0x07	; 7
    1626:	8c 81       	ldd	r24, Y+4	; 0x04
    1628:	88 0f       	add	r24, r24
    162a:	88 0f       	add	r24, r24
    162c:	88 0f       	add	r24, r24
    162e:	89 0f       	add	r24, r25
    1630:	80 93 f7 00 	sts	0x00F7, r24
    1634:	9a 81       	ldd	r25, Y+2	; 0x02
    1636:	92 95       	swap	r25
    1638:	96 95       	lsr	r25
    163a:	97 70       	andi	r25, 0x07	; 7
    163c:	8b 81       	ldd	r24, Y+3	; 0x03
    163e:	88 0f       	add	r24, r24
    1640:	88 0f       	add	r24, r24
    1642:	88 0f       	add	r24, r24
    1644:	89 0f       	add	r24, r25
    1646:	80 93 f6 00 	sts	0x00F6, r24
    164a:	99 81       	ldd	r25, Y+1	; 0x01
    164c:	92 95       	swap	r25
    164e:	96 95       	lsr	r25
    1650:	97 70       	andi	r25, 0x07	; 7
    1652:	8a 81       	ldd	r24, Y+2	; 0x02
    1654:	88 0f       	add	r24, r24
    1656:	88 0f       	add	r24, r24
    1658:	88 0f       	add	r24, r24
    165a:	89 0f       	add	r24, r25
    165c:	80 93 f5 00 	sts	0x00F5, r24
    1660:	89 81       	ldd	r24, Y+1	; 0x01
    1662:	88 0f       	add	r24, r24
    1664:	88 0f       	add	r24, r24
    1666:	88 0f       	add	r24, r24
    1668:	24 ef       	ldi	r18, 0xF4	; 244
    166a:	30 e0       	ldi	r19, 0x00	; 0
    166c:	f9 01       	movw	r30, r18
    166e:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    1670:	ef ee       	ldi	r30, 0xEF	; 239
    1672:	f0 e0       	ldi	r31, 0x00	; 0
    1674:	90 81       	ld	r25, Z
    1676:	d8 01       	movw	r26, r16
    1678:	16 96       	adiw	r26, 0x06	; 6
    167a:	8c 91       	ld	r24, X
    167c:	89 2b       	or	r24, r25
    167e:	80 83       	st	Z, r24
          Can_clear_rtrmsk();
    1680:	d9 01       	movw	r26, r18
    1682:	8c 91       	ld	r24, X
    1684:	8b 7f       	andi	r24, 0xFB	; 251
    1686:	8c 93       	st	X, r24
          Can_set_idemsk();
    1688:	8c 91       	ld	r24, X
    168a:	81 60       	ori	r24, 0x01	; 1
    168c:	8c 93       	st	X, r24
          Can_config_rx();       
    168e:	80 81       	ld	r24, Z
    1690:	8f 73       	andi	r24, 0x3F	; 63
    1692:	80 83       	st	Z, r24
    1694:	80 81       	ld	r24, Z
    1696:	80 68       	ori	r24, 0x80	; 128
    1698:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    169a:	80 e0       	ldi	r24, 0x00	; 0
		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
          Can_clear_rtrmsk();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    169c:	57 c2       	rjmp	.+1198   	; 0x1b4c <can_cmd+0xba2>
        //------------      
        case CMD_RX_DATA_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    169e:	f8 01       	movw	r30, r16
    16a0:	87 85       	ldd	r24, Z+15	; 0x0f
    16a2:	88 23       	and	r24, r24
    16a4:	69 f1       	breq	.+90     	; 0x1700 <can_cmd+0x756>
    16a6:	94 81       	ldd	r25, Z+4	; 0x04
    16a8:	92 95       	swap	r25
    16aa:	96 95       	lsr	r25
    16ac:	97 70       	andi	r25, 0x07	; 7
    16ae:	85 81       	ldd	r24, Z+5	; 0x05
    16b0:	88 0f       	add	r24, r24
    16b2:	88 0f       	add	r24, r24
    16b4:	88 0f       	add	r24, r24
    16b6:	89 0f       	add	r24, r25
    16b8:	80 93 f3 00 	sts	0x00F3, r24
    16bc:	93 81       	ldd	r25, Z+3	; 0x03
    16be:	92 95       	swap	r25
    16c0:	96 95       	lsr	r25
    16c2:	97 70       	andi	r25, 0x07	; 7
    16c4:	84 81       	ldd	r24, Z+4	; 0x04
    16c6:	88 0f       	add	r24, r24
    16c8:	88 0f       	add	r24, r24
    16ca:	88 0f       	add	r24, r24
    16cc:	89 0f       	add	r24, r25
    16ce:	80 93 f2 00 	sts	0x00F2, r24
    16d2:	92 81       	ldd	r25, Z+2	; 0x02
    16d4:	92 95       	swap	r25
    16d6:	96 95       	lsr	r25
    16d8:	97 70       	andi	r25, 0x07	; 7
    16da:	83 81       	ldd	r24, Z+3	; 0x03
    16dc:	88 0f       	add	r24, r24
    16de:	88 0f       	add	r24, r24
    16e0:	88 0f       	add	r24, r24
    16e2:	89 0f       	add	r24, r25
    16e4:	80 93 f1 00 	sts	0x00F1, r24
    16e8:	82 81       	ldd	r24, Z+2	; 0x02
    16ea:	88 0f       	add	r24, r24
    16ec:	88 0f       	add	r24, r24
    16ee:	88 0f       	add	r24, r24
    16f0:	80 93 f0 00 	sts	0x00F0, r24
    16f4:	ef ee       	ldi	r30, 0xEF	; 239
    16f6:	f0 e0       	ldi	r31, 0x00	; 0
    16f8:	80 81       	ld	r24, Z
    16fa:	80 61       	ori	r24, 0x10	; 16
    16fc:	80 83       	st	Z, r24
    16fe:	16 c0       	rjmp	.+44     	; 0x172c <can_cmd+0x782>
          else              { Can_set_std_id(cmd->id.std);}
    1700:	92 81       	ldd	r25, Z+2	; 0x02
    1702:	96 95       	lsr	r25
    1704:	96 95       	lsr	r25
    1706:	96 95       	lsr	r25
    1708:	83 81       	ldd	r24, Z+3	; 0x03
    170a:	82 95       	swap	r24
    170c:	88 0f       	add	r24, r24
    170e:	80 7e       	andi	r24, 0xE0	; 224
    1710:	89 0f       	add	r24, r25
    1712:	80 93 f3 00 	sts	0x00F3, r24
    1716:	82 81       	ldd	r24, Z+2	; 0x02
    1718:	82 95       	swap	r24
    171a:	88 0f       	add	r24, r24
    171c:	80 7e       	andi	r24, 0xE0	; 224
    171e:	80 93 f2 00 	sts	0x00F2, r24
    1722:	ef ee       	ldi	r30, 0xEF	; 239
    1724:	f0 e0       	ldi	r31, 0x00	; 0
    1726:	80 81       	ld	r24, Z
    1728:	8f 7e       	andi	r24, 0xEF	; 239
    172a:	80 83       	st	Z, r24

		  u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    172c:	c8 01       	movw	r24, r16
    172e:	0e 94 9c 07 	call	0xf38	; 0xf38 <get_idmask>
    1732:	dc 01       	movw	r26, r24
    1734:	cb 01       	movw	r24, r22
    1736:	89 83       	std	Y+1, r24	; 0x01
    1738:	9a 83       	std	Y+2, r25	; 0x02
    173a:	ab 83       	std	Y+3, r26	; 0x03
    173c:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);	// 
    173e:	9b 81       	ldd	r25, Y+3	; 0x03
    1740:	92 95       	swap	r25
    1742:	96 95       	lsr	r25
    1744:	97 70       	andi	r25, 0x07	; 7
    1746:	8c 81       	ldd	r24, Y+4	; 0x04
    1748:	88 0f       	add	r24, r24
    174a:	88 0f       	add	r24, r24
    174c:	88 0f       	add	r24, r24
    174e:	89 0f       	add	r24, r25
    1750:	80 93 f7 00 	sts	0x00F7, r24
    1754:	9a 81       	ldd	r25, Y+2	; 0x02
    1756:	92 95       	swap	r25
    1758:	96 95       	lsr	r25
    175a:	97 70       	andi	r25, 0x07	; 7
    175c:	8b 81       	ldd	r24, Y+3	; 0x03
    175e:	88 0f       	add	r24, r24
    1760:	88 0f       	add	r24, r24
    1762:	88 0f       	add	r24, r24
    1764:	89 0f       	add	r24, r25
    1766:	80 93 f6 00 	sts	0x00F6, r24
    176a:	99 81       	ldd	r25, Y+1	; 0x01
    176c:	92 95       	swap	r25
    176e:	96 95       	lsr	r25
    1770:	97 70       	andi	r25, 0x07	; 7
    1772:	8a 81       	ldd	r24, Y+2	; 0x02
    1774:	88 0f       	add	r24, r24
    1776:	88 0f       	add	r24, r24
    1778:	88 0f       	add	r24, r24
    177a:	89 0f       	add	r24, r25
    177c:	80 93 f5 00 	sts	0x00F5, r24
    1780:	89 81       	ldd	r24, Y+1	; 0x01
    1782:	88 0f       	add	r24, r24
    1784:	88 0f       	add	r24, r24
    1786:	88 0f       	add	r24, r24
    1788:	44 ef       	ldi	r20, 0xF4	; 244
    178a:	50 e0       	ldi	r21, 0x00	; 0
    178c:	fa 01       	movw	r30, r20
    178e:	80 83       	st	Z, r24

          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1790:	ef ee       	ldi	r30, 0xEF	; 239
    1792:	f0 e0       	ldi	r31, 0x00	; 0
    1794:	90 81       	ld	r25, Z
    1796:	d8 01       	movw	r26, r16
    1798:	16 96       	adiw	r26, 0x06	; 6
    179a:	8c 91       	ld	r24, X
    179c:	16 97       	sbiw	r26, 0x06	; 6
    179e:	89 2b       	or	r24, r25
    17a0:	80 83       	st	Z, r24
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
    17a2:	1e 96       	adiw	r26, 0x0e	; 14
    17a4:	1c 92       	st	X, r1
    17a6:	da 01       	movw	r26, r20
    17a8:	8c 91       	ld	r24, X
    17aa:	84 60       	ori	r24, 0x04	; 4
    17ac:	8c 93       	st	X, r24
    17ae:	80 ef       	ldi	r24, 0xF0	; 240
    17b0:	90 e0       	ldi	r25, 0x00	; 0
    17b2:	dc 01       	movw	r26, r24
    17b4:	2c 91       	ld	r18, X
    17b6:	2b 7f       	andi	r18, 0xFB	; 251
    17b8:	2c 93       	st	X, r18
          Can_set_idemsk();
    17ba:	da 01       	movw	r26, r20
    17bc:	8c 91       	ld	r24, X
    17be:	81 60       	ori	r24, 0x01	; 1
    17c0:	8c 93       	st	X, r24
          Can_config_rx();       
    17c2:	80 81       	ld	r24, Z
    17c4:	8f 73       	andi	r24, 0x3F	; 63
    17c6:	80 83       	st	Z, r24
    17c8:	80 81       	ld	r24, Z
    17ca:	80 68       	ori	r24, 0x80	; 128
    17cc:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    17ce:	80 e0       	ldi	r24, 0x00	; 0
          //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=0; Can_set_rtrmsk(); Can_clear_rtr();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    17d0:	bd c1       	rjmp	.+890    	; 0x1b4c <can_cmd+0xba2>
        //------------      
        case CMD_RX_REMOTE_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    17d2:	f8 01       	movw	r30, r16
    17d4:	87 85       	ldd	r24, Z+15	; 0x0f
    17d6:	88 23       	and	r24, r24
    17d8:	69 f1       	breq	.+90     	; 0x1834 <can_cmd+0x88a>
    17da:	94 81       	ldd	r25, Z+4	; 0x04
    17dc:	92 95       	swap	r25
    17de:	96 95       	lsr	r25
    17e0:	97 70       	andi	r25, 0x07	; 7
    17e2:	85 81       	ldd	r24, Z+5	; 0x05
    17e4:	88 0f       	add	r24, r24
    17e6:	88 0f       	add	r24, r24
    17e8:	88 0f       	add	r24, r24
    17ea:	89 0f       	add	r24, r25
    17ec:	80 93 f3 00 	sts	0x00F3, r24
    17f0:	93 81       	ldd	r25, Z+3	; 0x03
    17f2:	92 95       	swap	r25
    17f4:	96 95       	lsr	r25
    17f6:	97 70       	andi	r25, 0x07	; 7
    17f8:	84 81       	ldd	r24, Z+4	; 0x04
    17fa:	88 0f       	add	r24, r24
    17fc:	88 0f       	add	r24, r24
    17fe:	88 0f       	add	r24, r24
    1800:	89 0f       	add	r24, r25
    1802:	80 93 f2 00 	sts	0x00F2, r24
    1806:	92 81       	ldd	r25, Z+2	; 0x02
    1808:	92 95       	swap	r25
    180a:	96 95       	lsr	r25
    180c:	97 70       	andi	r25, 0x07	; 7
    180e:	83 81       	ldd	r24, Z+3	; 0x03
    1810:	88 0f       	add	r24, r24
    1812:	88 0f       	add	r24, r24
    1814:	88 0f       	add	r24, r24
    1816:	89 0f       	add	r24, r25
    1818:	80 93 f1 00 	sts	0x00F1, r24
    181c:	82 81       	ldd	r24, Z+2	; 0x02
    181e:	88 0f       	add	r24, r24
    1820:	88 0f       	add	r24, r24
    1822:	88 0f       	add	r24, r24
    1824:	80 93 f0 00 	sts	0x00F0, r24
    1828:	ef ee       	ldi	r30, 0xEF	; 239
    182a:	f0 e0       	ldi	r31, 0x00	; 0
    182c:	80 81       	ld	r24, Z
    182e:	80 61       	ori	r24, 0x10	; 16
    1830:	80 83       	st	Z, r24
    1832:	16 c0       	rjmp	.+44     	; 0x1860 <can_cmd+0x8b6>
          else              { Can_set_std_id(cmd->id.std);}
    1834:	92 81       	ldd	r25, Z+2	; 0x02
    1836:	96 95       	lsr	r25
    1838:	96 95       	lsr	r25
    183a:	96 95       	lsr	r25
    183c:	83 81       	ldd	r24, Z+3	; 0x03
    183e:	82 95       	swap	r24
    1840:	88 0f       	add	r24, r24
    1842:	80 7e       	andi	r24, 0xE0	; 224
    1844:	89 0f       	add	r24, r25
    1846:	80 93 f3 00 	sts	0x00F3, r24
    184a:	82 81       	ldd	r24, Z+2	; 0x02
    184c:	82 95       	swap	r24
    184e:	88 0f       	add	r24, r24
    1850:	80 7e       	andi	r24, 0xE0	; 224
    1852:	80 93 f2 00 	sts	0x00F2, r24
    1856:	ef ee       	ldi	r30, 0xEF	; 239
    1858:	f0 e0       	ldi	r31, 0x00	; 0
    185a:	80 81       	ld	r24, Z
    185c:	8f 7e       	andi	r24, 0xEF	; 239
    185e:	80 83       	st	Z, r24

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1860:	c8 01       	movw	r24, r16
    1862:	0e 94 9c 07 	call	0xf38	; 0xf38 <get_idmask>
    1866:	dc 01       	movw	r26, r24
    1868:	cb 01       	movw	r24, r22
    186a:	89 83       	std	Y+1, r24	; 0x01
    186c:	9a 83       	std	Y+2, r25	; 0x02
    186e:	ab 83       	std	Y+3, r26	; 0x03
    1870:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1872:	9b 81       	ldd	r25, Y+3	; 0x03
    1874:	92 95       	swap	r25
    1876:	96 95       	lsr	r25
    1878:	97 70       	andi	r25, 0x07	; 7
    187a:	8c 81       	ldd	r24, Y+4	; 0x04
    187c:	88 0f       	add	r24, r24
    187e:	88 0f       	add	r24, r24
    1880:	88 0f       	add	r24, r24
    1882:	89 0f       	add	r24, r25
    1884:	80 93 f7 00 	sts	0x00F7, r24
    1888:	9a 81       	ldd	r25, Y+2	; 0x02
    188a:	92 95       	swap	r25
    188c:	96 95       	lsr	r25
    188e:	97 70       	andi	r25, 0x07	; 7
    1890:	8b 81       	ldd	r24, Y+3	; 0x03
    1892:	88 0f       	add	r24, r24
    1894:	88 0f       	add	r24, r24
    1896:	88 0f       	add	r24, r24
    1898:	89 0f       	add	r24, r25
    189a:	80 93 f6 00 	sts	0x00F6, r24
    189e:	99 81       	ldd	r25, Y+1	; 0x01
    18a0:	92 95       	swap	r25
    18a2:	96 95       	lsr	r25
    18a4:	97 70       	andi	r25, 0x07	; 7
    18a6:	8a 81       	ldd	r24, Y+2	; 0x02
    18a8:	88 0f       	add	r24, r24
    18aa:	88 0f       	add	r24, r24
    18ac:	88 0f       	add	r24, r24
    18ae:	89 0f       	add	r24, r25
    18b0:	80 93 f5 00 	sts	0x00F5, r24
    18b4:	89 81       	ldd	r24, Y+1	; 0x01
    18b6:	88 0f       	add	r24, r24
    18b8:	88 0f       	add	r24, r24
    18ba:	88 0f       	add	r24, r24
    18bc:	44 ef       	ldi	r20, 0xF4	; 244
    18be:	50 e0       	ldi	r21, 0x00	; 0
    18c0:	fa 01       	movw	r30, r20
    18c2:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    18c4:	ef ee       	ldi	r30, 0xEF	; 239
    18c6:	f0 e0       	ldi	r31, 0x00	; 0
    18c8:	90 81       	ld	r25, Z
    18ca:	d8 01       	movw	r26, r16
    18cc:	16 96       	adiw	r26, 0x06	; 6
    18ce:	8c 91       	ld	r24, X
    18d0:	16 97       	sbiw	r26, 0x06	; 6
    18d2:	89 2b       	or	r24, r25
    18d4:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    18d6:	81 e0       	ldi	r24, 0x01	; 1
    18d8:	1e 96       	adiw	r26, 0x0e	; 14
    18da:	8c 93       	st	X, r24
    18dc:	da 01       	movw	r26, r20
    18de:	8c 91       	ld	r24, X
    18e0:	84 60       	ori	r24, 0x04	; 4
    18e2:	8c 93       	st	X, r24
    18e4:	80 ef       	ldi	r24, 0xF0	; 240
    18e6:	90 e0       	ldi	r25, 0x00	; 0
    18e8:	dc 01       	movw	r26, r24
    18ea:	2c 91       	ld	r18, X
    18ec:	24 60       	ori	r18, 0x04	; 4
    18ee:	2c 93       	st	X, r18
          Can_clear_rplv();
    18f0:	80 81       	ld	r24, Z
    18f2:	8f 7d       	andi	r24, 0xDF	; 223
    18f4:	80 83       	st	Z, r24
          Can_set_idemsk();
    18f6:	da 01       	movw	r26, r20
    18f8:	8c 91       	ld	r24, X
    18fa:	81 60       	ori	r24, 0x01	; 1
    18fc:	8c 93       	st	X, r24
          Can_config_rx();       
    18fe:	80 81       	ld	r24, Z
    1900:	8f 73       	andi	r24, 0x3F	; 63
    1902:	80 83       	st	Z, r24
    1904:	80 81       	ld	r24, Z
    1906:	80 68       	ori	r24, 0x80	; 128
    1908:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    190a:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_clear_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    190c:	1f c1       	rjmp	.+574    	; 0x1b4c <can_cmd+0xba2>
        //------------      
        case CMD_REPLY:
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    190e:	80 e0       	ldi	r24, 0x00	; 0
    1910:	2a ef       	ldi	r18, 0xFA	; 250
    1912:	30 e0       	ldi	r19, 0x00	; 0
    1914:	f8 01       	movw	r30, r16
    1916:	a7 81       	ldd	r26, Z+7	; 0x07
    1918:	b0 85       	ldd	r27, Z+8	; 0x08
    191a:	a8 0f       	add	r26, r24
    191c:	b1 1d       	adc	r27, r1
    191e:	9c 91       	ld	r25, X
    1920:	d9 01       	movw	r26, r18
    1922:	9c 93       	st	X, r25
    1924:	8f 5f       	subi	r24, 0xFF	; 255
    1926:	96 81       	ldd	r25, Z+6	; 0x06
    1928:	89 17       	cp	r24, r25
    192a:	a0 f3       	brcs	.-24     	; 0x1914 <can_cmd+0x96a>
          
		  u32_temp=~0; Can_set_ext_msk(u32_temp); // nderung durch Muri Christian		  
    192c:	8f ef       	ldi	r24, 0xFF	; 255
    192e:	9f ef       	ldi	r25, 0xFF	; 255
    1930:	dc 01       	movw	r26, r24
    1932:	89 83       	std	Y+1, r24	; 0x01
    1934:	9a 83       	std	Y+2, r25	; 0x02
    1936:	ab 83       	std	Y+3, r26	; 0x03
    1938:	bc 83       	std	Y+4, r27	; 0x04
    193a:	9b 81       	ldd	r25, Y+3	; 0x03
    193c:	92 95       	swap	r25
    193e:	96 95       	lsr	r25
    1940:	97 70       	andi	r25, 0x07	; 7
    1942:	8c 81       	ldd	r24, Y+4	; 0x04
    1944:	88 0f       	add	r24, r24
    1946:	88 0f       	add	r24, r24
    1948:	88 0f       	add	r24, r24
    194a:	89 0f       	add	r24, r25
    194c:	80 93 f7 00 	sts	0x00F7, r24
    1950:	9a 81       	ldd	r25, Y+2	; 0x02
    1952:	92 95       	swap	r25
    1954:	96 95       	lsr	r25
    1956:	97 70       	andi	r25, 0x07	; 7
    1958:	8b 81       	ldd	r24, Y+3	; 0x03
    195a:	88 0f       	add	r24, r24
    195c:	88 0f       	add	r24, r24
    195e:	88 0f       	add	r24, r24
    1960:	89 0f       	add	r24, r25
    1962:	80 93 f6 00 	sts	0x00F6, r24
    1966:	99 81       	ldd	r25, Y+1	; 0x01
    1968:	92 95       	swap	r25
    196a:	96 95       	lsr	r25
    196c:	97 70       	andi	r25, 0x07	; 7
    196e:	8a 81       	ldd	r24, Y+2	; 0x02
    1970:	88 0f       	add	r24, r24
    1972:	88 0f       	add	r24, r24
    1974:	88 0f       	add	r24, r24
    1976:	89 0f       	add	r24, r25
    1978:	80 93 f5 00 	sts	0x00F5, r24
    197c:	89 81       	ldd	r24, Y+1	; 0x01
    197e:	88 0f       	add	r24, r24
    1980:	88 0f       	add	r24, r24
    1982:	88 0f       	add	r24, r24
    1984:	44 ef       	ldi	r20, 0xF4	; 244
    1986:	50 e0       	ldi	r21, 0x00	; 0
    1988:	fa 01       	movw	r30, r20
    198a:	80 83       	st	Z, r24

		  //u32_temp=0; Can_set_ext_msk(u32_temp); //origianl
          Can_set_dlc(cmd->dlc);
    198c:	ef ee       	ldi	r30, 0xEF	; 239
    198e:	f0 e0       	ldi	r31, 0x00	; 0
    1990:	90 81       	ld	r25, Z
    1992:	d8 01       	movw	r26, r16
    1994:	16 96       	adiw	r26, 0x06	; 6
    1996:	8c 91       	ld	r24, X
    1998:	16 97       	sbiw	r26, 0x06	; 6
    199a:	89 2b       	or	r24, r25
    199c:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    199e:	81 e0       	ldi	r24, 0x01	; 1
    19a0:	1e 96       	adiw	r26, 0x0e	; 14
    19a2:	8c 93       	st	X, r24
    19a4:	da 01       	movw	r26, r20
    19a6:	8c 91       	ld	r24, X
    19a8:	84 60       	ori	r24, 0x04	; 4
    19aa:	8c 93       	st	X, r24
    19ac:	80 ef       	ldi	r24, 0xF0	; 240
    19ae:	90 e0       	ldi	r25, 0x00	; 0
    19b0:	dc 01       	movw	r26, r24
    19b2:	2c 91       	ld	r18, X
    19b4:	24 60       	ori	r18, 0x04	; 4
    19b6:	2c 93       	st	X, r18
          Can_set_rplv();
    19b8:	80 81       	ld	r24, Z
    19ba:	80 62       	ori	r24, 0x20	; 32
    19bc:	80 83       	st	Z, r24
          Can_clear_idemsk();
    19be:	da 01       	movw	r26, r20
    19c0:	8c 91       	ld	r24, X
    19c2:	8e 7f       	andi	r24, 0xFE	; 254
    19c4:	8c 93       	st	X, r24
          Can_config_rx();       
    19c6:	80 81       	ld	r24, Z
    19c8:	8f 73       	andi	r24, 0x3F	; 63
    19ca:	80 83       	st	Z, r24
    19cc:	80 81       	ld	r24, Z
    19ce:	80 68       	ori	r24, 0x80	; 128
    19d0:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    19d2:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_clear_idemsk();
          Can_config_rx();       
          break;
    19d4:	bb c0       	rjmp	.+374    	; 0x1b4c <can_cmd+0xba2>
        //------------      
        case CMD_REPLY_MASKED:
          if (cmd->ctrl.ide){ Can_set_ext_id(cmd->id.ext);}
    19d6:	f8 01       	movw	r30, r16
    19d8:	87 85       	ldd	r24, Z+15	; 0x0f
    19da:	88 23       	and	r24, r24
    19dc:	69 f1       	breq	.+90     	; 0x1a38 <can_cmd+0xa8e>
    19de:	94 81       	ldd	r25, Z+4	; 0x04
    19e0:	92 95       	swap	r25
    19e2:	96 95       	lsr	r25
    19e4:	97 70       	andi	r25, 0x07	; 7
    19e6:	85 81       	ldd	r24, Z+5	; 0x05
    19e8:	88 0f       	add	r24, r24
    19ea:	88 0f       	add	r24, r24
    19ec:	88 0f       	add	r24, r24
    19ee:	89 0f       	add	r24, r25
    19f0:	80 93 f3 00 	sts	0x00F3, r24
    19f4:	93 81       	ldd	r25, Z+3	; 0x03
    19f6:	92 95       	swap	r25
    19f8:	96 95       	lsr	r25
    19fa:	97 70       	andi	r25, 0x07	; 7
    19fc:	84 81       	ldd	r24, Z+4	; 0x04
    19fe:	88 0f       	add	r24, r24
    1a00:	88 0f       	add	r24, r24
    1a02:	88 0f       	add	r24, r24
    1a04:	89 0f       	add	r24, r25
    1a06:	80 93 f2 00 	sts	0x00F2, r24
    1a0a:	92 81       	ldd	r25, Z+2	; 0x02
    1a0c:	92 95       	swap	r25
    1a0e:	96 95       	lsr	r25
    1a10:	97 70       	andi	r25, 0x07	; 7
    1a12:	83 81       	ldd	r24, Z+3	; 0x03
    1a14:	88 0f       	add	r24, r24
    1a16:	88 0f       	add	r24, r24
    1a18:	88 0f       	add	r24, r24
    1a1a:	89 0f       	add	r24, r25
    1a1c:	80 93 f1 00 	sts	0x00F1, r24
    1a20:	82 81       	ldd	r24, Z+2	; 0x02
    1a22:	88 0f       	add	r24, r24
    1a24:	88 0f       	add	r24, r24
    1a26:	88 0f       	add	r24, r24
    1a28:	80 93 f0 00 	sts	0x00F0, r24
    1a2c:	ef ee       	ldi	r30, 0xEF	; 239
    1a2e:	f0 e0       	ldi	r31, 0x00	; 0
    1a30:	80 81       	ld	r24, Z
    1a32:	80 61       	ori	r24, 0x10	; 16
    1a34:	80 83       	st	Z, r24
    1a36:	16 c0       	rjmp	.+44     	; 0x1a64 <can_cmd+0xaba>
          else              { Can_set_std_id(cmd->id.std);}
    1a38:	92 81       	ldd	r25, Z+2	; 0x02
    1a3a:	96 95       	lsr	r25
    1a3c:	96 95       	lsr	r25
    1a3e:	96 95       	lsr	r25
    1a40:	83 81       	ldd	r24, Z+3	; 0x03
    1a42:	82 95       	swap	r24
    1a44:	88 0f       	add	r24, r24
    1a46:	80 7e       	andi	r24, 0xE0	; 224
    1a48:	89 0f       	add	r24, r25
    1a4a:	80 93 f3 00 	sts	0x00F3, r24
    1a4e:	82 81       	ldd	r24, Z+2	; 0x02
    1a50:	82 95       	swap	r24
    1a52:	88 0f       	add	r24, r24
    1a54:	80 7e       	andi	r24, 0xE0	; 224
    1a56:	80 93 f2 00 	sts	0x00F2, r24
    1a5a:	ef ee       	ldi	r30, 0xEF	; 239
    1a5c:	f0 e0       	ldi	r31, 0x00	; 0
    1a5e:	80 81       	ld	r24, Z
    1a60:	8f 7e       	andi	r24, 0xEF	; 239
    1a62:	80 83       	st	Z, r24
          for (cpt=0;cpt<cmd->dlc;cpt++) CANMSG = *(cmd->pt_data + cpt);
    1a64:	f8 01       	movw	r30, r16
    1a66:	86 81       	ldd	r24, Z+6	; 0x06
    1a68:	88 23       	and	r24, r24
    1a6a:	79 f0       	breq	.+30     	; 0x1a8a <can_cmd+0xae0>
    1a6c:	80 e0       	ldi	r24, 0x00	; 0
    1a6e:	2a ef       	ldi	r18, 0xFA	; 250
    1a70:	30 e0       	ldi	r19, 0x00	; 0
    1a72:	f8 01       	movw	r30, r16
    1a74:	a7 81       	ldd	r26, Z+7	; 0x07
    1a76:	b0 85       	ldd	r27, Z+8	; 0x08
    1a78:	a8 0f       	add	r26, r24
    1a7a:	b1 1d       	adc	r27, r1
    1a7c:	9c 91       	ld	r25, X
    1a7e:	d9 01       	movw	r26, r18
    1a80:	9c 93       	st	X, r25
    1a82:	8f 5f       	subi	r24, 0xFF	; 255
    1a84:	96 81       	ldd	r25, Z+6	; 0x06
    1a86:	89 17       	cp	r24, r25
    1a88:	a0 f3       	brcs	.-24     	; 0x1a72 <can_cmd+0xac8>

          u32_temp = get_idmask(cmd);	//nderung durch Muri Christian
    1a8a:	c8 01       	movw	r24, r16
    1a8c:	0e 94 9c 07 	call	0xf38	; 0xf38 <get_idmask>
    1a90:	dc 01       	movw	r26, r24
    1a92:	cb 01       	movw	r24, r22
    1a94:	89 83       	std	Y+1, r24	; 0x01
    1a96:	9a 83       	std	Y+2, r25	; 0x02
    1a98:	ab 83       	std	Y+3, r26	; 0x03
    1a9a:	bc 83       	std	Y+4, r27	; 0x04
		  Can_set_ext_msk(u32_temp);
    1a9c:	9b 81       	ldd	r25, Y+3	; 0x03
    1a9e:	92 95       	swap	r25
    1aa0:	96 95       	lsr	r25
    1aa2:	97 70       	andi	r25, 0x07	; 7
    1aa4:	8c 81       	ldd	r24, Y+4	; 0x04
    1aa6:	88 0f       	add	r24, r24
    1aa8:	88 0f       	add	r24, r24
    1aaa:	88 0f       	add	r24, r24
    1aac:	89 0f       	add	r24, r25
    1aae:	80 93 f7 00 	sts	0x00F7, r24
    1ab2:	9a 81       	ldd	r25, Y+2	; 0x02
    1ab4:	92 95       	swap	r25
    1ab6:	96 95       	lsr	r25
    1ab8:	97 70       	andi	r25, 0x07	; 7
    1aba:	8b 81       	ldd	r24, Y+3	; 0x03
    1abc:	88 0f       	add	r24, r24
    1abe:	88 0f       	add	r24, r24
    1ac0:	88 0f       	add	r24, r24
    1ac2:	89 0f       	add	r24, r25
    1ac4:	80 93 f6 00 	sts	0x00F6, r24
    1ac8:	99 81       	ldd	r25, Y+1	; 0x01
    1aca:	92 95       	swap	r25
    1acc:	96 95       	lsr	r25
    1ace:	97 70       	andi	r25, 0x07	; 7
    1ad0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad2:	88 0f       	add	r24, r24
    1ad4:	88 0f       	add	r24, r24
    1ad6:	88 0f       	add	r24, r24
    1ad8:	89 0f       	add	r24, r25
    1ada:	80 93 f5 00 	sts	0x00F5, r24
    1ade:	89 81       	ldd	r24, Y+1	; 0x01
    1ae0:	88 0f       	add	r24, r24
    1ae2:	88 0f       	add	r24, r24
    1ae4:	88 0f       	add	r24, r24
    1ae6:	44 ef       	ldi	r20, 0xF4	; 244
    1ae8:	50 e0       	ldi	r21, 0x00	; 0
    1aea:	fa 01       	movw	r30, r20
    1aec:	80 83       	st	Z, r24

		  //u32_temp=~0; Can_set_ext_msk(u32_temp); //original
          Can_set_dlc(cmd->dlc);
    1aee:	ef ee       	ldi	r30, 0xEF	; 239
    1af0:	f0 e0       	ldi	r31, 0x00	; 0
    1af2:	90 81       	ld	r25, Z
    1af4:	d8 01       	movw	r26, r16
    1af6:	16 96       	adiw	r26, 0x06	; 6
    1af8:	8c 91       	ld	r24, X
    1afa:	16 97       	sbiw	r26, 0x06	; 6
    1afc:	89 2b       	or	r24, r25
    1afe:	80 83       	st	Z, r24
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
    1b00:	81 e0       	ldi	r24, 0x01	; 1
    1b02:	1e 96       	adiw	r26, 0x0e	; 14
    1b04:	8c 93       	st	X, r24
    1b06:	da 01       	movw	r26, r20
    1b08:	8c 91       	ld	r24, X
    1b0a:	84 60       	ori	r24, 0x04	; 4
    1b0c:	8c 93       	st	X, r24
    1b0e:	80 ef       	ldi	r24, 0xF0	; 240
    1b10:	90 e0       	ldi	r25, 0x00	; 0
    1b12:	dc 01       	movw	r26, r24
    1b14:	2c 91       	ld	r18, X
    1b16:	24 60       	ori	r18, 0x04	; 4
    1b18:	2c 93       	st	X, r18
          Can_set_rplv();
    1b1a:	80 81       	ld	r24, Z
    1b1c:	80 62       	ori	r24, 0x20	; 32
    1b1e:	80 83       	st	Z, r24
          Can_set_idemsk();
    1b20:	da 01       	movw	r26, r20
    1b22:	8c 91       	ld	r24, X
    1b24:	81 60       	ori	r24, 0x01	; 1
    1b26:	8c 93       	st	X, r24
          Can_config_rx();       
    1b28:	80 81       	ld	r24, Z
    1b2a:	8f 73       	andi	r24, 0x3F	; 63
    1b2c:	80 83       	st	Z, r24
    1b2e:	80 81       	ld	r24, Z
    1b30:	80 68       	ori	r24, 0x80	; 128
    1b32:	80 83       	st	Z, r24
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1b34:	80 e0       	ldi	r24, 0x00	; 0
          Can_set_dlc(cmd->dlc);
          cmd->ctrl.rtr=1; Can_set_rtrmsk(); Can_set_rtr();
          Can_set_rplv();
          Can_set_idemsk();
          Can_config_rx();       
          break;
    1b36:	0a c0       	rjmp	.+20     	; 0x1b4c <can_cmd+0xba2>
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
    1b38:	f8 01       	movw	r30, r16
    1b3a:	11 86       	std	Z+9, r1	; 0x09
    {
      cmd->status = MOB_NOT_REACHED;
      return CAN_CMD_REFUSED;
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
    1b3c:	80 e0       	ldi	r24, 0x00	; 0
          break;
        //------------      
        default:
          // case CMD_NONE or not implemented command
          cmd->status = STATUS_CLEARED; 
          break;
    1b3e:	06 c0       	rjmp	.+12     	; 0x1b4c <can_cmd+0xba2>
        //------------      
      } // switch (cmd ...
    } // if (mob_handle ...
    else
    {
      cmd->status = MOB_NOT_REACHED;
    1b40:	8f e1       	ldi	r24, 0x1F	; 31
    1b42:	d8 01       	movw	r26, r16
    1b44:	19 96       	adiw	r26, 0x09	; 9
    1b46:	8c 93       	st	X, r24
    1b48:	19 97       	sbiw	r26, 0x09	; 9
      return CAN_CMD_REFUSED;
    1b4a:	8f ef       	ldi	r24, 0xFF	; 255
    }
  } // else of no CMD_ABORT
  return CAN_CMD_ACCEPTED;
}
    1b4c:	0f 90       	pop	r0
    1b4e:	0f 90       	pop	r0
    1b50:	0f 90       	pop	r0
    1b52:	0f 90       	pop	r0
    1b54:	df 91       	pop	r29
    1b56:	cf 91       	pop	r28
    1b58:	1f 91       	pop	r17
    1b5a:	0f 91       	pop	r16
    1b5c:	08 95       	ret

00001b5e <can_get_status>:
//!         CAN_STATUS_ERROR         - Error in configuration or in the
//!                                    CAN communication
//!
//------------------------------------------------------------------------------
U8 can_get_status (st_cmd_t* cmd)
{
    1b5e:	ef 92       	push	r14
    1b60:	ff 92       	push	r15
    1b62:	1f 93       	push	r17
    1b64:	cf 93       	push	r28
    1b66:	df 93       	push	r29
    1b68:	ec 01       	movw	r28, r24
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    1b6a:	89 85       	ldd	r24, Y+9	; 0x09
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    1b6c:	88 23       	and	r24, r24
    1b6e:	09 f4       	brne	.+2      	; 0x1b72 <can_get_status+0x14>
    1b70:	96 c0       	rjmp	.+300    	; 0x1c9e <can_get_status+0x140>
    1b72:	8f 31       	cpi	r24, 0x1F	; 31
    1b74:	09 f4       	brne	.+2      	; 0x1b78 <can_get_status+0x1a>
    1b76:	95 c0       	rjmp	.+298    	; 0x1ca2 <can_get_status+0x144>
    1b78:	8f 3f       	cpi	r24, 0xFF	; 255
    1b7a:	09 f4       	brne	.+2      	; 0x1b7e <can_get_status+0x20>
    1b7c:	94 c0       	rjmp	.+296    	; 0x1ca6 <can_get_status+0x148>
    {
        return CAN_STATUS_ERROR;
    }

    Can_set_mob(cmd->handle);
    1b7e:	88 81       	ld	r24, Y
    1b80:	82 95       	swap	r24
    1b82:	80 7f       	andi	r24, 0xF0	; 240
    1b84:	80 93 ed 00 	sts	0x00ED, r24
    a_status = can_get_mob_status();
    1b88:	0e 94 43 05 	call	0xa86	; 0xa86 <can_get_mob_status>
    1b8c:	18 2f       	mov	r17, r24
    
    switch (a_status)
    1b8e:	80 32       	cpi	r24, 0x20	; 32
    1b90:	61 f0       	breq	.+24     	; 0x1baa <can_get_status+0x4c>
    1b92:	81 32       	cpi	r24, 0x21	; 33
    1b94:	20 f4       	brcc	.+8      	; 0x1b9e <can_get_status+0x40>
    1b96:	88 23       	and	r24, r24
    1b98:	09 f4       	brne	.+2      	; 0x1b9c <can_get_status+0x3e>
    1b9a:	87 c0       	rjmp	.+270    	; 0x1caa <can_get_status+0x14c>
    1b9c:	76 c0       	rjmp	.+236    	; 0x1c8a <can_get_status+0x12c>
    1b9e:	80 34       	cpi	r24, 0x40	; 64
    1ba0:	09 f4       	brne	.+2      	; 0x1ba4 <can_get_status+0x46>
    1ba2:	68 c0       	rjmp	.+208    	; 0x1c74 <can_get_status+0x116>
    1ba4:	80 3a       	cpi	r24, 0xA0	; 160
    1ba6:	09 f0       	breq	.+2      	; 0x1baa <can_get_status+0x4c>
    1ba8:	70 c0       	rjmp	.+224    	; 0x1c8a <can_get_status+0x12c>
            rtn_val = CAN_STATUS_NOT_COMPLETED;
            break;
        //---------------      
        case MOB_RX_COMPLETED:     
        case MOB_RX_COMPLETED_DLCW:
            cmd->dlc = Can_get_dlc();
    1baa:	0f 2e       	mov	r0, r31
    1bac:	ff ee       	ldi	r31, 0xEF	; 239
    1bae:	ef 2e       	mov	r14, r31
    1bb0:	ff 24       	eor	r15, r15
    1bb2:	f0 2d       	mov	r31, r0
    1bb4:	f7 01       	movw	r30, r14
    1bb6:	80 81       	ld	r24, Z
    1bb8:	8f 70       	andi	r24, 0x0F	; 15
    1bba:	8e 83       	std	Y+6, r24	; 0x06
            can_get_data(cmd->pt_data);
    1bbc:	8f 81       	ldd	r24, Y+7	; 0x07
    1bbe:	98 85       	ldd	r25, Y+8	; 0x08
    1bc0:	0e 94 56 05 	call	0xaac	; 0xaac <can_get_data>
            cmd->ctrl.rtr = Can_get_rtr();
    1bc4:	80 91 f0 00 	lds	r24, 0x00F0
    1bc8:	90 e0       	ldi	r25, 0x00	; 0
    1bca:	84 70       	andi	r24, 0x04	; 4
    1bcc:	90 70       	andi	r25, 0x00	; 0
    1bce:	95 95       	asr	r25
    1bd0:	87 95       	ror	r24
    1bd2:	95 95       	asr	r25
    1bd4:	87 95       	ror	r24
    1bd6:	8e 87       	std	Y+14, r24	; 0x0e
            if (Can_get_ide()) // if extended frame
    1bd8:	f7 01       	movw	r30, r14
    1bda:	80 81       	ld	r24, Z
    1bdc:	84 ff       	sbrs	r24, 4
    1bde:	2d c0       	rjmp	.+90     	; 0x1c3a <can_get_status+0xdc>
            {
                cmd->ctrl.ide = 1; // extended frame
    1be0:	81 e0       	ldi	r24, 0x01	; 1
    1be2:	8f 87       	std	Y+15, r24	; 0x0f
                Can_get_ext_id(cmd->id.ext);
    1be4:	e3 ef       	ldi	r30, 0xF3	; 243
    1be6:	f0 e0       	ldi	r31, 0x00	; 0
    1be8:	80 81       	ld	r24, Z
    1bea:	86 95       	lsr	r24
    1bec:	86 95       	lsr	r24
    1bee:	86 95       	lsr	r24
    1bf0:	8d 83       	std	Y+5, r24	; 0x05
    1bf2:	a2 ef       	ldi	r26, 0xF2	; 242
    1bf4:	b0 e0       	ldi	r27, 0x00	; 0
    1bf6:	8c 91       	ld	r24, X
    1bf8:	90 81       	ld	r25, Z
    1bfa:	92 95       	swap	r25
    1bfc:	99 0f       	add	r25, r25
    1bfe:	90 7e       	andi	r25, 0xE0	; 224
    1c00:	86 95       	lsr	r24
    1c02:	86 95       	lsr	r24
    1c04:	86 95       	lsr	r24
    1c06:	89 0f       	add	r24, r25
    1c08:	8c 83       	std	Y+4, r24	; 0x04
    1c0a:	e1 ef       	ldi	r30, 0xF1	; 241
    1c0c:	f0 e0       	ldi	r31, 0x00	; 0
    1c0e:	80 81       	ld	r24, Z
    1c10:	9c 91       	ld	r25, X
    1c12:	92 95       	swap	r25
    1c14:	99 0f       	add	r25, r25
    1c16:	90 7e       	andi	r25, 0xE0	; 224
    1c18:	86 95       	lsr	r24
    1c1a:	86 95       	lsr	r24
    1c1c:	86 95       	lsr	r24
    1c1e:	89 0f       	add	r24, r25
    1c20:	8b 83       	std	Y+3, r24	; 0x03
    1c22:	80 91 f0 00 	lds	r24, 0x00F0
    1c26:	90 81       	ld	r25, Z
    1c28:	92 95       	swap	r25
    1c2a:	99 0f       	add	r25, r25
    1c2c:	90 7e       	andi	r25, 0xE0	; 224
    1c2e:	86 95       	lsr	r24
    1c30:	86 95       	lsr	r24
    1c32:	86 95       	lsr	r24
    1c34:	89 0f       	add	r24, r25
    1c36:	8a 83       	std	Y+2, r24	; 0x02
    1c38:	13 c0       	rjmp	.+38     	; 0x1c60 <can_get_status+0x102>
            }
            else // else standard frame
                {
                    cmd->ctrl.ide = 0;
    1c3a:	1f 86       	std	Y+15, r1	; 0x0f
                    Can_get_std_id(cmd->id.std);
    1c3c:	e3 ef       	ldi	r30, 0xF3	; 243
    1c3e:	f0 e0       	ldi	r31, 0x00	; 0
    1c40:	80 81       	ld	r24, Z
    1c42:	82 95       	swap	r24
    1c44:	86 95       	lsr	r24
    1c46:	87 70       	andi	r24, 0x07	; 7
    1c48:	8b 83       	std	Y+3, r24	; 0x03
    1c4a:	80 91 f2 00 	lds	r24, 0x00F2
    1c4e:	90 81       	ld	r25, Z
    1c50:	99 0f       	add	r25, r25
    1c52:	99 0f       	add	r25, r25
    1c54:	99 0f       	add	r25, r25
    1c56:	82 95       	swap	r24
    1c58:	86 95       	lsr	r24
    1c5a:	87 70       	andi	r24, 0x07	; 7
    1c5c:	89 0f       	add	r24, r25
    1c5e:	8a 83       	std	Y+2, r24	; 0x02
                }
            // Status field of descriptor: 0x20 if Rx completed
            // Status field of descriptor: 0xA0 if Rx completed with DLCWarning    
            cmd->status = a_status;
    1c60:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1c62:	ef ee       	ldi	r30, 0xEF	; 239
    1c64:	f0 e0       	ldi	r31, 0x00	; 0
    1c66:	80 81       	ld	r24, Z
    1c68:	8f 73       	andi	r24, 0x3F	; 63
    1c6a:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1c6c:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1c70:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1c72:	1c c0       	rjmp	.+56     	; 0x1cac <can_get_status+0x14e>
        //---------------      
        case MOB_TX_COMPLETED:     
            // Status field of descriptor: 0x40 if Tx completed
            cmd->status = a_status;
    1c74:	80 e4       	ldi	r24, 0x40	; 64
    1c76:	89 87       	std	Y+9, r24	; 0x09
            Can_mob_abort();        // Freed the MOB
    1c78:	ef ee       	ldi	r30, 0xEF	; 239
    1c7a:	f0 e0       	ldi	r31, 0x00	; 0
    1c7c:	80 81       	ld	r24, Z
    1c7e:	8f 73       	andi	r24, 0x3F	; 63
    1c80:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1c82:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_COMPLETED;
    1c86:	80 e0       	ldi	r24, 0x00	; 0
            break;
    1c88:	11 c0       	rjmp	.+34     	; 0x1cac <can_get_status+0x14e>
        //---------------      
        default:
            // Status field of descriptor: (bin)000b.scfa if MOb error
            cmd->status = a_status;
    1c8a:	19 87       	std	Y+9, r17	; 0x09
            Can_mob_abort();        // Freed the MOB
    1c8c:	ef ee       	ldi	r30, 0xEF	; 239
    1c8e:	f0 e0       	ldi	r31, 0x00	; 0
    1c90:	80 81       	ld	r24, Z
    1c92:	8f 73       	andi	r24, 0x3F	; 63
    1c94:	80 83       	st	Z, r24
            Can_clear_status_mob(); //   and reset MOb status
    1c96:	10 92 ee 00 	sts	0x00EE, r1
            rtn_val = CAN_STATUS_ERROR;
    1c9a:	82 e0       	ldi	r24, 0x02	; 2
            break;
    1c9c:	07 c0       	rjmp	.+14     	; 0x1cac <can_get_status+0x14e>
    U8 a_status, rtn_val;
     
    a_status = cmd->status;
    if ((a_status==STATUS_CLEARED)||(a_status==MOB_NOT_REACHED)||(a_status==MOB_DISABLE))
    {
        return CAN_STATUS_ERROR;
    1c9e:	82 e0       	ldi	r24, 0x02	; 2
    1ca0:	05 c0       	rjmp	.+10     	; 0x1cac <can_get_status+0x14e>
    1ca2:	82 e0       	ldi	r24, 0x02	; 2
    1ca4:	03 c0       	rjmp	.+6      	; 0x1cac <can_get_status+0x14e>
    1ca6:	82 e0       	ldi	r24, 0x02	; 2
    1ca8:	01 c0       	rjmp	.+2      	; 0x1cac <can_get_status+0x14e>
    
    switch (a_status)
    {
        case MOB_NOT_COMPLETED:
            // cmd->status not updated
            rtn_val = CAN_STATUS_NOT_COMPLETED;
    1caa:	81 e0       	ldi	r24, 0x01	; 1
            break;
             
    } // switch (a_status...
 
    return (rtn_val);
}
    1cac:	df 91       	pop	r29
    1cae:	cf 91       	pop	r28
    1cb0:	1f 91       	pop	r17
    1cb2:	ff 90       	pop	r15
    1cb4:	ef 90       	pop	r14
    1cb6:	08 95       	ret

00001cb8 <display_make_display_line_min_av_max_volt>:
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
}/* end display_make_display_line_percent */

void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1cb8:	cf 93       	push	r28
    1cba:	fc 01       	movw	r30, r24
    1cbc:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cbe:	c4 e6       	ldi	r28, 0x64	; 100
    1cc0:	86 2f       	mov	r24, r22
    1cc2:	6c 2f       	mov	r22, r28
    1cc4:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1cc8:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1cca:	80 83       	st	Z, r24
    1ccc:	be e2       	ldi	r27, 0x2E	; 46
    1cce:	b1 83       	std	Z+1, r27	; 0x01
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cd0:	5a e0       	ldi	r21, 0x0A	; 10
    1cd2:	83 2f       	mov	r24, r19
    1cd4:	65 2f       	mov	r22, r21
    1cd6:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1cda:	39 2f       	mov	r19, r25
    1cdc:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1ce0:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ce2:	92 83       	std	Z+2, r25	; 0x02
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1ce4:	30 5d       	subi	r19, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ce6:	33 83       	std	Z+3, r19	; 0x03
    1ce8:	a6 e5       	ldi	r26, 0x56	; 86
    1cea:	a4 83       	std	Z+4, r26	; 0x04
    1cec:	30 e2       	ldi	r19, 0x20	; 32
    1cee:	35 83       	std	Z+5, r19	; 0x05
    1cf0:	36 83       	std	Z+6, r19	; 0x06
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1cf2:	84 2f       	mov	r24, r20
    1cf4:	6c 2f       	mov	r22, r28
    1cf6:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1cfa:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1cfc:	87 83       	std	Z+7, r24	; 0x07
    1cfe:	b0 87       	std	Z+8, r27	; 0x08
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d00:	84 2f       	mov	r24, r20
    1d02:	65 2f       	mov	r22, r21
    1d04:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1d08:	49 2f       	mov	r20, r25
    1d0a:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1d0e:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d10:	91 87       	std	Z+9, r25	; 0x09
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d12:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d14:	42 87       	std	Z+10, r20	; 0x0a
    1d16:	a3 87       	std	Z+11, r26	; 0x0b
    1d18:	34 87       	std	Z+12, r19	; 0x0c
    1d1a:	35 87       	std	Z+13, r19	; 0x0d
    1d1c:	36 87       	std	Z+14, r19	; 0x0e
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d1e:	82 2f       	mov	r24, r18
    1d20:	6c 2f       	mov	r22, r28
    1d22:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1d26:	8e 5c       	subi	r24, 0xCE	; 206
	memcpy(dpl,dpl_volt,20);
    1d28:	87 87       	std	Z+15, r24	; 0x0f
    1d2a:	b0 8b       	std	Z+16, r27	; 0x10
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d2c:	82 2f       	mov	r24, r18
    1d2e:	65 2f       	mov	r22, r21
    1d30:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1d34:	29 2f       	mov	r18, r25
    1d36:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1d3a:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d3c:	91 8b       	std	Z+17, r25	; 0x11
void display_make_display_line_min_av_max_volt(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
	#define GET_DEC_POS1_VOLT(x) (char)(0b00110000+(x/100+2))
	#define GET_DEC_POS2_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_VOLT(x) (char)(0b00110000+((x)%10))
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
    1d3e:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1d40:	22 8b       	std	Z+18, r18	; 0x12
    1d42:	a3 8b       	std	Z+19, r26	; 0x13
}/*display_make_display_line_min_av_max_volt */
    1d44:	cf 91       	pop	r28
    1d46:	08 95       	ret

00001d48 <display_make_display_line_percent_bar>:

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1d48:	1f 93       	push	r17
    1d4a:	cf 93       	push	r28
    1d4c:	df 93       	push	r29
    1d4e:	cd b7       	in	r28, 0x3d	; 61
    1d50:	de b7       	in	r29, 0x3e	; 62
    1d52:	64 97       	sbiw	r28, 0x14	; 20
    1d54:	0f b6       	in	r0, 0x3f	; 63
    1d56:	f8 94       	cli
    1d58:	de bf       	out	0x3e, r29	; 62
    1d5a:	0f be       	out	0x3f, r0	; 63
    1d5c:	cd bf       	out	0x3d, r28	; 61
    1d5e:	58 2f       	mov	r21, r24
    1d60:	19 2f       	mov	r17, r25
    1d62:	46 2f       	mov	r20, r22
	#define GET_DEC_POS1_PERCENT_BAR(x) (x/100)
	#define GET_DEC_POS2_PERCENT_BAR(x) (char)(0b00110000+((x/10)%10))
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};
    1d64:	ce 01       	movw	r24, r28
    1d66:	01 96       	adiw	r24, 0x01	; 1
    1d68:	e0 e0       	ldi	r30, 0x00	; 0
    1d6a:	f1 e0       	ldi	r31, 0x01	; 1
    1d6c:	24 e1       	ldi	r18, 0x14	; 20
    1d6e:	01 90       	ld	r0, Z+
    1d70:	dc 01       	movw	r26, r24
    1d72:	0d 92       	st	X+, r0
    1d74:	cd 01       	movw	r24, r26
    1d76:	21 50       	subi	r18, 0x01	; 1
    1d78:	d1 f7       	brne	.-12     	; 0x1d6e <display_make_display_line_percent_bar+0x26>

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1d7a:	84 2f       	mov	r24, r20
    1d7c:	6a e0       	ldi	r22, 0x0A	; 10
    1d7e:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1d82:	b8 2f       	mov	r27, r24
    1d84:	6b e0       	ldi	r22, 0x0B	; 11
    1d86:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1d8a:	29 2f       	mov	r18, r25
    1d8c:	30 e0       	ldi	r19, 0x00	; 0
    1d8e:	12 16       	cp	r1, r18
    1d90:	13 06       	cpc	r1, r19
    1d92:	44 f0       	brlt	.+16     	; 0x1da4 <display_make_display_line_percent_bar+0x5c>
    1d94:	20 e0       	ldi	r18, 0x00	; 0
    1d96:	30 e0       	ldi	r19, 0x00	; 0
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1d98:	fe 01       	movw	r30, r28
    1d9a:	e2 0f       	add	r30, r18
    1d9c:	f3 1f       	adc	r31, r19
    1d9e:	35 96       	adiw	r30, 0x05	; 5
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
		display_line_percent[i+4]=0b00101010;
    1da0:	8a e2       	ldi	r24, 0x2A	; 42
    1da2:	0f c0       	rjmp	.+30     	; 0x1dc2 <display_make_display_line_percent_bar+0x7a>
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1da4:	fe 01       	movw	r30, r28
    1da6:	35 96       	adiw	r30, 0x05	; 5
	
	display_line_t dpl_volt={GET_DEC_POS1_VOLT(min_i),'.',GET_DEC_POS2_VOLT(min_i),GET_DEC_POS3_VOLT(min_i),'V',' ',' ',GET_DEC_POS1_VOLT(av_i),'.',GET_DEC_POS2_VOLT(av_i),GET_DEC_POS3_VOLT(av_i),'V',' ',' ',' ',GET_DEC_POS1_VOLT(max_i),'.',GET_DEC_POS2_VOLT(max_i),GET_DEC_POS3_VOLT(max_i),'V'};
	memcpy(dpl,dpl_volt,20);
}/*display_make_display_line_min_av_max_volt */

void display_make_display_line_percent_bar(char * dpl,uint8_t percent){
    1da8:	bf 01       	movw	r22, r30
    1daa:	69 0f       	add	r22, r25
    1dac:	71 1d       	adc	r23, r1
    1dae:	cb 01       	movw	r24, r22
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
    1db0:	66 e1       	ldi	r22, 0x16	; 22
    1db2:	61 93       	st	Z+, r22
		
		
	display_line_t display_line_percent={' ',' ',' ',' ','A','B','C','D','E','F','G','H','I','J',' ',' ',' ',' ',' ',' '};

	int i;
	for(i=0;i<((percent/10)%11);i++){
    1db4:	e8 17       	cp	r30, r24
    1db6:	f9 07       	cpc	r31, r25
    1db8:	e1 f7       	brne	.-8      	; 0x1db2 <display_make_display_line_percent_bar+0x6a>
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1dba:	2a 30       	cpi	r18, 0x0A	; 10
    1dbc:	31 05       	cpc	r19, r1
    1dbe:	64 f3       	brlt	.-40     	; 0x1d98 <display_make_display_line_percent_bar+0x50>
    1dc0:	06 c0       	rjmp	.+12     	; 0x1dce <display_make_display_line_percent_bar+0x86>
		display_line_percent[i+4]=0b00101010;
    1dc2:	81 93       	st	Z+, r24
	int i;
	for(i=0;i<((percent/10)%11);i++){
		display_line_percent[i+4]=(char)0b00010110;
	}
	
	for(i;i<10;i++){
    1dc4:	2f 5f       	subi	r18, 0xFF	; 255
    1dc6:	3f 4f       	sbci	r19, 0xFF	; 255
    1dc8:	2a 30       	cpi	r18, 0x0A	; 10
    1dca:	31 05       	cpc	r19, r1
    1dcc:	d4 f3       	brlt	.-12     	; 0x1dc2 <display_make_display_line_percent_bar+0x7a>
		display_line_percent[i+4]=0b00101010;
	}
	i++;
	if(GET_DEC_POS1_PERCENT_BAR(percent)==1){
    1dce:	44 56       	subi	r20, 0x64	; 100
    1dd0:	44 36       	cpi	r20, 0x64	; 100
    1dd2:	30 f4       	brcc	.+12     	; 0x1de0 <display_make_display_line_percent_bar+0x98>
		display_line_percent[i+4]='1';
    1dd4:	fe 01       	movw	r30, r28
    1dd6:	e2 0f       	add	r30, r18
    1dd8:	f3 1f       	adc	r31, r19
    1dda:	81 e3       	ldi	r24, 0x31	; 49
    1ddc:	86 83       	std	Z+6, r24	; 0x06
    1dde:	05 c0       	rjmp	.+10     	; 0x1dea <display_make_display_line_percent_bar+0xa2>
	}else{
		display_line_percent[i+4]=' ';
    1de0:	fe 01       	movw	r30, r28
    1de2:	e2 0f       	add	r30, r18
    1de4:	f3 1f       	adc	r31, r19
    1de6:	80 e2       	ldi	r24, 0x20	; 32
    1de8:	86 83       	std	Z+6, r24	; 0x06
	}
	i++;	
	display_line_percent[i+4]=GET_DEC_POS2_PERCENT_BAR(percent);
    1dea:	fe 01       	movw	r30, r28
    1dec:	e2 0f       	add	r30, r18
    1dee:	f3 1f       	adc	r31, r19
    1df0:	8b 2f       	mov	r24, r27
    1df2:	6a e0       	ldi	r22, 0x0A	; 10
    1df4:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1df8:	90 5d       	subi	r25, 0xD0	; 208
    1dfa:	97 83       	std	Z+7, r25	; 0x07
	i++;
	display_line_percent[i+4]='0';
    1dfc:	fe 01       	movw	r30, r28
    1dfe:	e2 0f       	add	r30, r18
    1e00:	f3 1f       	adc	r31, r19
    1e02:	80 e3       	ldi	r24, 0x30	; 48
    1e04:	80 87       	std	Z+8, r24	; 0x08
	i++;
	display_line_percent[i+4]='%';
    1e06:	85 e2       	ldi	r24, 0x25	; 37
    1e08:	81 87       	std	Z+9, r24	; 0x09
	memcpy(dpl,display_line_percent,20);
    1e0a:	e5 2f       	mov	r30, r21
    1e0c:	f1 2f       	mov	r31, r17
    1e0e:	de 01       	movw	r26, r28
    1e10:	11 96       	adiw	r26, 0x01	; 1
    1e12:	84 e1       	ldi	r24, 0x14	; 20
    1e14:	0d 90       	ld	r0, X+
    1e16:	01 92       	st	Z+, r0
    1e18:	81 50       	subi	r24, 0x01	; 1
    1e1a:	e1 f7       	brne	.-8      	; 0x1e14 <display_make_display_line_percent_bar+0xcc>
	
}/* end display_make_display_line_percent_bar */	
    1e1c:	64 96       	adiw	r28, 0x14	; 20
    1e1e:	0f b6       	in	r0, 0x3f	; 63
    1e20:	f8 94       	cli
    1e22:	de bf       	out	0x3e, r29	; 62
    1e24:	0f be       	out	0x3f, r0	; 63
    1e26:	cd bf       	out	0x3d, r28	; 61
    1e28:	df 91       	pop	r29
    1e2a:	cf 91       	pop	r28
    1e2c:	1f 91       	pop	r17
    1e2e:	08 95       	ret

00001e30 <display_make_display_line_min_av_max_temp>:

void display_make_display_line_min_av_max_temp(char* dpl,uint8_t min_i,uint8_t av_i,uint8_t max_i){
    1e30:	fc 01       	movw	r30, r24
    1e32:	86 2f       	mov	r24, r22
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={' ',GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',' ',GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',' ',GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
	memcpy(dpl,dpl_volt,20);
    1e34:	30 e2       	ldi	r19, 0x20	; 32
    1e36:	30 83       	st	Z, r19
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={' ',GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',' ',GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',' ',GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e38:	5a e0       	ldi	r21, 0x0A	; 10
    1e3a:	65 2f       	mov	r22, r21
    1e3c:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1e40:	a9 2f       	mov	r26, r25
    1e42:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1e46:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e48:	91 83       	std	Z+1, r25	; 0x01
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={' ',GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',' ',GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',' ',GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e4a:	a0 5d       	subi	r26, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e4c:	a2 83       	std	Z+2, r26	; 0x02
    1e4e:	b0 eb       	ldi	r27, 0xB0	; 176
    1e50:	b3 83       	std	Z+3, r27	; 0x03
    1e52:	a3 e4       	ldi	r26, 0x43	; 67
    1e54:	a4 83       	std	Z+4, r26	; 0x04
    1e56:	35 83       	std	Z+5, r19	; 0x05
    1e58:	36 83       	std	Z+6, r19	; 0x06
    1e5a:	37 83       	std	Z+7, r19	; 0x07
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={' ',GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',' ',GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',' ',GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e5c:	84 2f       	mov	r24, r20
    1e5e:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1e62:	49 2f       	mov	r20, r25
    1e64:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1e68:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e6a:	90 87       	std	Z+8, r25	; 0x08
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={' ',GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',' ',GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',' ',GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e6c:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e6e:	41 87       	std	Z+9, r20	; 0x09
    1e70:	b2 87       	std	Z+10, r27	; 0x0a
    1e72:	a3 87       	std	Z+11, r26	; 0x0b
    1e74:	34 87       	std	Z+12, r19	; 0x0c
    1e76:	35 87       	std	Z+13, r19	; 0x0d
    1e78:	36 87       	std	Z+14, r19	; 0x0e
    1e7a:	37 87       	std	Z+15, r19	; 0x0f
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={' ',GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',' ',GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',' ',GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e7c:	82 2f       	mov	r24, r18
    1e7e:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1e82:	29 2f       	mov	r18, r25
    1e84:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1e88:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e8a:	90 8b       	std	Z+16, r25	; 0x10
	#define GET_DEC_POS1_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_TEMP(x) (char)(0b00110000+((x)%10))
	
	
	display_line_t dpl_volt={' ',GET_DEC_POS2_TEMP(min_i),GET_DEC_POS3_TEMP(min_i),'','C',' ',' ',' ',GET_DEC_POS2_TEMP(av_i),GET_DEC_POS3_TEMP(av_i),'','C',' ',' ',' ',' ',GET_DEC_POS2_TEMP(max_i),GET_DEC_POS3_TEMP(max_i),'','C'};
    1e8c:	20 5d       	subi	r18, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1e8e:	21 8b       	std	Z+17, r18	; 0x11
    1e90:	b2 8b       	std	Z+18, r27	; 0x12
    1e92:	a3 8b       	std	Z+19, r26	; 0x13
}/* end display_make_display_line_min_av_max_temp*/
    1e94:	08 95       	ret

00001e96 <display_make_display_line_lv_voltage>:



void display_make_display_line_lv_voltage(char *dpl,uint8_t value1){
    1e96:	fc 01       	movw	r30, r24
    1e98:	46 2f       	mov	r20, r22
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_LV_VOLT(x) (char)(0b00110000+((x)%10))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_LV_VOLT(value1),GET_DEC_POS2_LV_VOLT(value1),'.',GET_DEC_POS3_LV_VOLT(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,dpl_volt,20);
    1e9a:	20 e2       	ldi	r18, 0x20	; 32
    1e9c:	20 83       	st	Z, r18
    1e9e:	21 83       	std	Z+1, r18	; 0x01
    1ea0:	22 83       	std	Z+2, r18	; 0x02
    1ea2:	23 83       	std	Z+3, r18	; 0x03
    1ea4:	24 83       	std	Z+4, r18	; 0x04
    1ea6:	25 83       	std	Z+5, r18	; 0x05
    1ea8:	26 83       	std	Z+6, r18	; 0x06
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_LV_VOLT(x) (char)(0b00110000+((x)%10))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_LV_VOLT(value1),GET_DEC_POS2_LV_VOLT(value1),'.',GET_DEC_POS3_LV_VOLT(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1eaa:	86 2f       	mov	r24, r22
    1eac:	64 e6       	ldi	r22, 0x64	; 100
    1eae:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1eb2:	80 5d       	subi	r24, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1eb4:	87 83       	std	Z+7, r24	; 0x07
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_LV_VOLT(x) (char)(0b00110000+((x)%10))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_LV_VOLT(value1),GET_DEC_POS2_LV_VOLT(value1),'.',GET_DEC_POS3_LV_VOLT(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1eb6:	3a e0       	ldi	r19, 0x0A	; 10
    1eb8:	84 2f       	mov	r24, r20
    1eba:	63 2f       	mov	r22, r19
    1ebc:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1ec0:	49 2f       	mov	r20, r25
    1ec2:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1ec6:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ec8:	90 87       	std	Z+8, r25	; 0x08
    1eca:	8e e2       	ldi	r24, 0x2E	; 46
    1ecc:	81 87       	std	Z+9, r24	; 0x09
	#define GET_DEC_POS1_LV_VOLT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_LV_VOLT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_LV_VOLT(x) (char)(0b00110000+((x)%10))
		
		
	display_line_t dpl_volt={' ',' ',' ',' ',' ',' ',' ',GET_DEC_POS1_LV_VOLT(value1),GET_DEC_POS2_LV_VOLT(value1),'.',GET_DEC_POS3_LV_VOLT(value1),'V',' ',' ',' ',' ',' ',' ',' ',' '};
    1ece:	40 5d       	subi	r20, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1ed0:	42 87       	std	Z+10, r20	; 0x0a
    1ed2:	86 e5       	ldi	r24, 0x56	; 86
    1ed4:	83 87       	std	Z+11, r24	; 0x0b
    1ed6:	24 87       	std	Z+12, r18	; 0x0c
    1ed8:	25 87       	std	Z+13, r18	; 0x0d
    1eda:	26 87       	std	Z+14, r18	; 0x0e
    1edc:	27 87       	std	Z+15, r18	; 0x0f
    1ede:	20 8b       	std	Z+16, r18	; 0x10
    1ee0:	21 8b       	std	Z+17, r18	; 0x11
    1ee2:	22 8b       	std	Z+18, r18	; 0x12
    1ee4:	23 8b       	std	Z+19, r18	; 0x13
	
} /*end display_make_display_line_lv_voltage */
    1ee6:	08 95       	ret

00001ee8 <display_make_display_line_motor_temp>:

void display_make_display_line_motor_temp(char *dpl,uint8_t value1,uint8_t value2){
    1ee8:	cf 93       	push	r28
    1eea:	fc 01       	movw	r30, r24
    1eec:	26 2f       	mov	r18, r22
	
	#define GET_DEC_POS1_MOTOR_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_MOTOR_TEMP(x) (char)(0b00110000+((x/10)%10))		
	#define GET_DEC_POS3_MOTOR_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_MOTOR_TEMP(value1);
    1eee:	54 e6       	ldi	r21, 0x64	; 100
    1ef0:	86 2f       	mov	r24, r22
    1ef2:	65 2f       	mov	r22, r21
    1ef4:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1ef8:	a8 2f       	mov	r26, r24
    1efa:	a0 5d       	subi	r26, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
    1efc:	3a e0       	ldi	r19, 0x0A	; 10
    1efe:	82 2f       	mov	r24, r18
    1f00:	63 2f       	mov	r22, r19
    1f02:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1f06:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1f0a:	b9 2f       	mov	r27, r25
    1f0c:	b0 5d       	subi	r27, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
    1f0e:	84 2f       	mov	r24, r20
    1f10:	65 2f       	mov	r22, r21
    1f12:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1f16:	58 2f       	mov	r21, r24
    1f18:	50 5d       	subi	r21, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
    1f1a:	84 2f       	mov	r24, r20
    1f1c:	63 2f       	mov	r22, r19
    1f1e:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1f22:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1f26:	c9 2f       	mov	r28, r25
    1f28:	c0 5d       	subi	r28, 0xD0	; 208
	
	if(pos_1a=='0'){
    1f2a:	a0 33       	cpi	r26, 0x30	; 48
    1f2c:	31 f4       	brne	.+12     	; 0x1f3a <display_make_display_line_motor_temp+0x52>
		pos_1a=' ';
		if(pos_2a=='0'){
    1f2e:	b0 33       	cpi	r27, 0x30	; 48
    1f30:	11 f0       	breq	.+4      	; 0x1f36 <display_make_display_line_motor_temp+0x4e>
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1f32:	a0 e2       	ldi	r26, 0x20	; 32
    1f34:	02 c0       	rjmp	.+4      	; 0x1f3a <display_make_display_line_motor_temp+0x52>
		if(pos_2a=='0'){
			pos_2a=' ';			
    1f36:	b0 e2       	ldi	r27, 0x20	; 32
	char pos_2a=GET_DEC_POS2_MOTOR_TEMP(value1);
	char pos_1b=GET_DEC_POS1_MOTOR_TEMP(value2);
	char pos_2b=GET_DEC_POS2_MOTOR_TEMP(value2);	
	
	if(pos_1a=='0'){
		pos_1a=' ';
    1f38:	a0 e2       	ldi	r26, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
    1f3a:	50 33       	cpi	r21, 0x30	; 48
    1f3c:	31 f4       	brne	.+12     	; 0x1f4a <display_make_display_line_motor_temp+0x62>
			pos_1b=' ';
			if(pos_2b=='0'){
    1f3e:	c0 33       	cpi	r28, 0x30	; 48
    1f40:	11 f0       	breq	.+4      	; 0x1f46 <display_make_display_line_motor_temp+0x5e>
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
			pos_1b=' ';
    1f42:	50 e2       	ldi	r21, 0x20	; 32
    1f44:	02 c0       	rjmp	.+4      	; 0x1f4a <display_make_display_line_motor_temp+0x62>
			if(pos_2b=='0'){
				pos_2b=' ';
    1f46:	c0 e2       	ldi	r28, 0x20	; 32
			pos_2a=' ';			
		}
	}	
	
	if(pos_1b=='0'){
			pos_1b=' ';
    1f48:	50 e2       	ldi	r21, 0x20	; 32
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS3_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_2b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
	memcpy(dpl,dpl_volt,20);
    1f4a:	30 e2       	ldi	r19, 0x20	; 32
    1f4c:	30 83       	st	Z, r19
    1f4e:	a1 83       	std	Z+1, r26	; 0x01
    1f50:	b2 83       	std	Z+2, r27	; 0x02
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS3_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_2b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    1f52:	ba e0       	ldi	r27, 0x0A	; 10
    1f54:	82 2f       	mov	r24, r18
    1f56:	6b 2f       	mov	r22, r27
    1f58:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1f5c:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1f5e:	93 83       	std	Z+3, r25	; 0x03
    1f60:	a0 eb       	ldi	r26, 0xB0	; 176
    1f62:	a4 83       	std	Z+4, r26	; 0x04
    1f64:	23 e4       	ldi	r18, 0x43	; 67
    1f66:	25 83       	std	Z+5, r18	; 0x05
    1f68:	36 83       	std	Z+6, r19	; 0x06
    1f6a:	37 83       	std	Z+7, r19	; 0x07
    1f6c:	30 87       	std	Z+8, r19	; 0x08
    1f6e:	31 87       	std	Z+9, r19	; 0x09
    1f70:	32 87       	std	Z+10, r19	; 0x0a
    1f72:	33 87       	std	Z+11, r19	; 0x0b
    1f74:	34 87       	std	Z+12, r19	; 0x0c
    1f76:	35 87       	std	Z+13, r19	; 0x0d
    1f78:	56 87       	std	Z+14, r21	; 0x0e
    1f7a:	c7 87       	std	Z+15, r28	; 0x0f
				pos_2b=' ';
			}
	}	
		
			
	display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS3_MOTOR_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_2b,GET_DEC_POS3_MOTOR_TEMP(value2),'','C',' '};
    1f7c:	84 2f       	mov	r24, r20
    1f7e:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    1f82:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,dpl_volt,20);
    1f84:	90 8b       	std	Z+16, r25	; 0x10
    1f86:	a1 8b       	std	Z+17, r26	; 0x11
    1f88:	22 8b       	std	Z+18, r18	; 0x12
    1f8a:	33 8b       	std	Z+19, r19	; 0x13
	
} /*end display_make_display_line_motor_temp*/
    1f8c:	cf 91       	pop	r28
    1f8e:	08 95       	ret

00001f90 <display_make_display_line_error_or_message>:



void display_make_display_line_error_or_message(char * dpl,uint8_t code){
    1f90:	1f 93       	push	r17
    1f92:	cf 93       	push	r28
    1f94:	df 93       	push	r29
    1f96:	ec 01       	movw	r28, r24
	
	uint8_t bpd;
	if((code>9)&&(code<20)){
    1f98:	36 2f       	mov	r19, r22
    1f9a:	3a 50       	subi	r19, 0x0A	; 10
    1f9c:	3a 30       	cpi	r19, 0x0A	; 10
    1f9e:	18 f0       	brcs	.+6      	; 0x1fa6 <display_make_display_line_error_or_message+0x16>
    1fa0:	36 2f       	mov	r19, r22
		bpd=1;
		code=code-10;
	}else{
		bpd=0;
    1fa2:	10 e0       	ldi	r17, 0x00	; 0
    1fa4:	01 c0       	rjmp	.+2      	; 0x1fa8 <display_make_display_line_error_or_message+0x18>

void display_make_display_line_error_or_message(char * dpl,uint8_t code){
	
	uint8_t bpd;
	if((code>9)&&(code<20)){
		bpd=1;
    1fa6:	11 e0       	ldi	r17, 0x01	; 1
	
	#define GET_DEC_POS3_ERROR(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_ERROR(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_ERROR(x) (char)(0b00110000+((x)%10))
		
	switch(code){
    1fa8:	e3 2f       	mov	r30, r19
    1faa:	f0 e0       	ldi	r31, 0x00	; 0
    1fac:	e6 5b       	subi	r30, 0xB6	; 182
    1fae:	ff 4f       	sbci	r31, 0xFF	; 255
    1fb0:	ee 0f       	add	r30, r30
    1fb2:	ff 1f       	adc	r31, r31
    1fb4:	05 90       	lpm	r0, Z+
    1fb6:	f4 91       	lpm	r31, Z
    1fb8:	e0 2d       	mov	r30, r0
    1fba:	09 94       	ijmp
		case ERRROR_NONE:
			memcpy(dpl,display_line_error_none,20);
    1fbc:	fe 01       	movw	r30, r28
    1fbe:	a8 e6       	ldi	r26, 0x68	; 104
    1fc0:	b7 e0       	ldi	r27, 0x07	; 7
    1fc2:	84 e1       	ldi	r24, 0x14	; 20
    1fc4:	0d 90       	ld	r0, X+
    1fc6:	01 92       	st	Z+, r0
    1fc8:	81 50       	subi	r24, 0x01	; 1
    1fca:	e1 f7       	brne	.-8      	; 0x1fc4 <display_make_display_line_error_or_message+0x34>
    1fcc:	8b c1       	rjmp	.+790    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_SC_DOWN:
			memcpy(dpl,display_line_error_sc_down,20);
    1fce:	fe 01       	movw	r30, r28
    1fd0:	a4 e5       	ldi	r26, 0x54	; 84
    1fd2:	b7 e0       	ldi	r27, 0x07	; 7
    1fd4:	84 e1       	ldi	r24, 0x14	; 20
    1fd6:	0d 90       	ld	r0, X+
    1fd8:	01 92       	st	Z+, r0
    1fda:	81 50       	subi	r24, 0x01	; 1
    1fdc:	e1 f7       	brne	.-8      	; 0x1fd6 <display_make_display_line_error_or_message+0x46>
    1fde:	82 c1       	rjmp	.+772    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_PRE_ENRE:
			memcpy(dpl,display_line_error_pre_enre,20);
    1fe0:	fe 01       	movw	r30, r28
    1fe2:	ac e2       	ldi	r26, 0x2C	; 44
    1fe4:	b7 e0       	ldi	r27, 0x07	; 7
    1fe6:	84 e1       	ldi	r24, 0x14	; 20
    1fe8:	0d 90       	ld	r0, X+
    1fea:	01 92       	st	Z+, r0
    1fec:	81 50       	subi	r24, 0x01	; 1
    1fee:	e1 f7       	brne	.-8      	; 0x1fe8 <display_make_display_line_error_or_message+0x58>
    1ff0:	79 c1       	rjmp	.+754    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_PRE_BOTS:
			memcpy(dpl,display_line_error_pre_bots,20);
    1ff2:	fe 01       	movw	r30, r28
    1ff4:	a8 e1       	ldi	r26, 0x18	; 24
    1ff6:	b7 e0       	ldi	r27, 0x07	; 7
    1ff8:	84 e1       	ldi	r24, 0x14	; 20
    1ffa:	0d 90       	ld	r0, X+
    1ffc:	01 92       	st	Z+, r0
    1ffe:	81 50       	subi	r24, 0x01	; 1
    2000:	e1 f7       	brne	.-8      	; 0x1ffa <display_make_display_line_error_or_message+0x6a>
    2002:	70 c1       	rjmp	.+736    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_BOTS:
			memcpy(dpl,display_line_error_bots,20);
    2004:	fe 01       	movw	r30, r28
    2006:	a4 e0       	ldi	r26, 0x04	; 4
    2008:	b7 e0       	ldi	r27, 0x07	; 7
    200a:	84 e1       	ldi	r24, 0x14	; 20
    200c:	0d 90       	ld	r0, X+
    200e:	01 92       	st	Z+, r0
    2010:	81 50       	subi	r24, 0x01	; 1
    2012:	e1 f7       	brne	.-8      	; 0x200c <display_make_display_line_error_or_message+0x7c>
    2014:	67 c1       	rjmp	.+718    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_BMS_RELAY:
			memcpy(dpl,display_line_error_bms_relay,20);
    2016:	fe 01       	movw	r30, r28
    2018:	a8 e7       	ldi	r26, 0x78	; 120
    201a:	b6 e0       	ldi	r27, 0x06	; 6
    201c:	84 e1       	ldi	r24, 0x14	; 20
    201e:	0d 90       	ld	r0, X+
    2020:	01 92       	st	Z+, r0
    2022:	81 50       	subi	r24, 0x01	; 1
    2024:	e1 f7       	brne	.-8      	; 0x201e <display_make_display_line_error_or_message+0x8e>
    2026:	5e c1       	rjmp	.+700    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_HVDI:
			memcpy(dpl,display_line_error_hvdi,20);
    2028:	fe 01       	movw	r30, r28
    202a:	a0 ef       	ldi	r26, 0xF0	; 240
    202c:	b6 e0       	ldi	r27, 0x06	; 6
    202e:	84 e1       	ldi	r24, 0x14	; 20
    2030:	0d 90       	ld	r0, X+
    2032:	01 92       	st	Z+, r0
    2034:	81 50       	subi	r24, 0x01	; 1
    2036:	e1 f7       	brne	.-8      	; 0x2030 <display_make_display_line_error_or_message+0xa0>
    2038:	55 c1       	rjmp	.+682    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_IMD:
			memcpy(dpl,display_line_error_imd,20);
    203a:	fe 01       	movw	r30, r28
    203c:	ac ed       	ldi	r26, 0xDC	; 220
    203e:	b6 e0       	ldi	r27, 0x06	; 6
    2040:	84 e1       	ldi	r24, 0x14	; 20
    2042:	0d 90       	ld	r0, X+
    2044:	01 92       	st	Z+, r0
    2046:	81 50       	subi	r24, 0x01	; 1
    2048:	e1 f7       	brne	.-8      	; 0x2042 <display_make_display_line_error_or_message+0xb2>
    204a:	4c c1       	rjmp	.+664    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_IMDF:
			memcpy(dpl,display_line_error_imdf,20);
    204c:	fe 01       	movw	r30, r28
    204e:	a8 ec       	ldi	r26, 0xC8	; 200
    2050:	b6 e0       	ldi	r27, 0x06	; 6
    2052:	84 e1       	ldi	r24, 0x14	; 20
    2054:	0d 90       	ld	r0, X+
    2056:	01 92       	st	Z+, r0
    2058:	81 50       	subi	r24, 0x01	; 1
    205a:	e1 f7       	brne	.-8      	; 0x2054 <display_make_display_line_error_or_message+0xc4>
    205c:	43 c1       	rjmp	.+646    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERRROR_PBD:
			memcpy(dpl,display_line_error_bpd,20);
    205e:	fe 01       	movw	r30, r28
    2060:	a4 eb       	ldi	r26, 0xB4	; 180
    2062:	b6 e0       	ldi	r27, 0x06	; 6
    2064:	84 e1       	ldi	r24, 0x14	; 20
    2066:	0d 90       	ld	r0, X+
    2068:	01 92       	st	Z+, r0
    206a:	81 50       	subi	r24, 0x01	; 1
    206c:	e1 f7       	brne	.-8      	; 0x2066 <display_make_display_line_error_or_message+0xd6>
    206e:	3a c1       	rjmp	.+628    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;		
		case ERROR_BMS_UNDERVOLTAGE:
			memcpy(dpl,display_line_error_bms_undervoltage,20);
    2070:	fe 01       	movw	r30, r28
    2072:	a0 e0       	ldi	r26, 0x00	; 0
    2074:	b6 e0       	ldi	r27, 0x06	; 6
    2076:	84 e1       	ldi	r24, 0x14	; 20
    2078:	0d 90       	ld	r0, X+
    207a:	01 92       	st	Z+, r0
    207c:	81 50       	subi	r24, 0x01	; 1
    207e:	e1 f7       	brne	.-8      	; 0x2078 <display_make_display_line_error_or_message+0xe8>
    2080:	31 c1       	rjmp	.+610    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_BMS_OVERCURRENT:
			memcpy(dpl,display_line_error_bms_overcurrent,20);
    2082:	fe 01       	movw	r30, r28
    2084:	ac ee       	ldi	r26, 0xEC	; 236
    2086:	b5 e0       	ldi	r27, 0x05	; 5
    2088:	84 e1       	ldi	r24, 0x14	; 20
    208a:	0d 90       	ld	r0, X+
    208c:	01 92       	st	Z+, r0
    208e:	81 50       	subi	r24, 0x01	; 1
    2090:	e1 f7       	brne	.-8      	; 0x208a <display_make_display_line_error_or_message+0xfa>
    2092:	28 c1       	rjmp	.+592    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_BMS_OVERTEMP:
			memcpy(dpl,display_line_error_bms_overtemp,20);
    2094:	fe 01       	movw	r30, r28
    2096:	a8 ed       	ldi	r26, 0xD8	; 216
    2098:	b5 e0       	ldi	r27, 0x05	; 5
    209a:	84 e1       	ldi	r24, 0x14	; 20
    209c:	0d 90       	ld	r0, X+
    209e:	01 92       	st	Z+, r0
    20a0:	81 50       	subi	r24, 0x01	; 1
    20a2:	e1 f7       	brne	.-8      	; 0x209c <display_make_display_line_error_or_message+0x10c>
    20a4:	1f c1       	rjmp	.+574    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_DISCHARGE_TEMP:
			memcpy(dpl,display_line_error_bms_dischargetemp,20);
    20a6:	fe 01       	movw	r30, r28
    20a8:	a4 ec       	ldi	r26, 0xC4	; 196
    20aa:	b5 e0       	ldi	r27, 0x05	; 5
    20ac:	84 e1       	ldi	r24, 0x14	; 20
    20ae:	0d 90       	ld	r0, X+
    20b0:	01 92       	st	Z+, r0
    20b2:	81 50       	subi	r24, 0x01	; 1
    20b4:	e1 f7       	brne	.-8      	; 0x20ae <display_make_display_line_error_or_message+0x11e>
    20b6:	16 c1       	rjmp	.+556    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_TOTAL_VOLTAGE_LOW:
			memcpy(dpl,display_line_error_total_voltage_low,20);
    20b8:	fe 01       	movw	r30, r28
    20ba:	ac e3       	ldi	r26, 0x3C	; 60
    20bc:	b6 e0       	ldi	r27, 0x06	; 6
    20be:	84 e1       	ldi	r24, 0x14	; 20
    20c0:	0d 90       	ld	r0, X+
    20c2:	01 92       	st	Z+, r0
    20c4:	81 50       	subi	r24, 0x01	; 1
    20c6:	e1 f7       	brne	.-8      	; 0x20c0 <display_make_display_line_error_or_message+0x130>
    20c8:	0d c1       	rjmp	.+538    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_SHUNT_VOLTAGE_LOW:
			memcpy(dpl,display_line_error_shunt_voltage_low,20);
    20ca:	fe 01       	movw	r30, r28
    20cc:	a8 e2       	ldi	r26, 0x28	; 40
    20ce:	b6 e0       	ldi	r27, 0x06	; 6
    20d0:	84 e1       	ldi	r24, 0x14	; 20
    20d2:	0d 90       	ld	r0, X+
    20d4:	01 92       	st	Z+, r0
    20d6:	81 50       	subi	r24, 0x01	; 1
    20d8:	e1 f7       	brne	.-8      	; 0x20d2 <display_make_display_line_error_or_message+0x142>
    20da:	04 c1       	rjmp	.+520    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_DC_LINK_VOLTAGE_LOW:
			memcpy(dpl,display_line_error_dc_link_voltage_low,20);
    20dc:	fe 01       	movw	r30, r28
    20de:	a4 e1       	ldi	r26, 0x14	; 20
    20e0:	b6 e0       	ldi	r27, 0x06	; 6
    20e2:	84 e1       	ldi	r24, 0x14	; 20
    20e4:	0d 90       	ld	r0, X+
    20e6:	01 92       	st	Z+, r0
    20e8:	81 50       	subi	r24, 0x01	; 1
    20ea:	e1 f7       	brne	.-8      	; 0x20e4 <display_make_display_line_error_or_message+0x154>
    20ec:	fb c0       	rjmp	.+502    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_THROTTLE_FAIL:
			memcpy(dpl,display_line_throttle_fail,20);
    20ee:	fe 01       	movw	r30, r28
    20f0:	a0 eb       	ldi	r26, 0xB0	; 176
    20f2:	b5 e0       	ldi	r27, 0x05	; 5
    20f4:	84 e1       	ldi	r24, 0x14	; 20
    20f6:	0d 90       	ld	r0, X+
    20f8:	01 92       	st	Z+, r0
    20fa:	81 50       	subi	r24, 0x01	; 1
    20fc:	e1 f7       	brne	.-8      	; 0x20f6 <display_make_display_line_error_or_message+0x166>
    20fe:	f2 c0       	rjmp	.+484    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_BRAKE_FORCE_FAIL:
			memcpy(dpl,display_line_brake_force_fail,20);
    2100:	fe 01       	movw	r30, r28
    2102:	ac e9       	ldi	r26, 0x9C	; 156
    2104:	b5 e0       	ldi	r27, 0x05	; 5
    2106:	84 e1       	ldi	r24, 0x14	; 20
    2108:	0d 90       	ld	r0, X+
    210a:	01 92       	st	Z+, r0
    210c:	81 50       	subi	r24, 0x01	; 1
    210e:	e1 f7       	brne	.-8      	; 0x2108 <display_make_display_line_error_or_message+0x178>
    2110:	e9 c0       	rjmp	.+466    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_MISSING_MCM_REAR:
			memcpy(dpl,display_line_error_missing_mcm_rear,20);
    2112:	fe 01       	movw	r30, r28
    2114:	a8 e8       	ldi	r26, 0x88	; 136
    2116:	b5 e0       	ldi	r27, 0x05	; 5
    2118:	84 e1       	ldi	r24, 0x14	; 20
    211a:	0d 90       	ld	r0, X+
    211c:	01 92       	st	Z+, r0
    211e:	81 50       	subi	r24, 0x01	; 1
    2120:	e1 f7       	brne	.-8      	; 0x211a <display_make_display_line_error_or_message+0x18a>
    2122:	e0 c0       	rjmp	.+448    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_MISSING_MCM_FRONT:
			memcpy(dpl,display_line_error_missing_mcm_front,20);
    2124:	fe 01       	movw	r30, r28
    2126:	a4 e7       	ldi	r26, 0x74	; 116
    2128:	b5 e0       	ldi	r27, 0x05	; 5
    212a:	84 e1       	ldi	r24, 0x14	; 20
    212c:	0d 90       	ld	r0, X+
    212e:	01 92       	st	Z+, r0
    2130:	81 50       	subi	r24, 0x01	; 1
    2132:	e1 f7       	brne	.-8      	; 0x212c <display_make_display_line_error_or_message+0x19c>
    2134:	d7 c0       	rjmp	.+430    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_MISSING_MCM_LVB:
			memcpy(dpl,display_line_error_missing_mcm_lvb,20);
    2136:	fe 01       	movw	r30, r28
    2138:	a0 e6       	ldi	r26, 0x60	; 96
    213a:	b5 e0       	ldi	r27, 0x05	; 5
    213c:	84 e1       	ldi	r24, 0x14	; 20
    213e:	0d 90       	ld	r0, X+
    2140:	01 92       	st	Z+, r0
    2142:	81 50       	subi	r24, 0x01	; 1
    2144:	e1 f7       	brne	.-8      	; 0x213e <display_make_display_line_error_or_message+0x1ae>
    2146:	ce c0       	rjmp	.+412    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_MISSING_MCM_AB:
			memcpy(dpl,display_line_error_missing_mcm_ab,20);
    2148:	fe 01       	movw	r30, r28
    214a:	ac e4       	ldi	r26, 0x4C	; 76
    214c:	b5 e0       	ldi	r27, 0x05	; 5
    214e:	84 e1       	ldi	r24, 0x14	; 20
    2150:	0d 90       	ld	r0, X+
    2152:	01 92       	st	Z+, r0
    2154:	81 50       	subi	r24, 0x01	; 1
    2156:	e1 f7       	brne	.-8      	; 0x2150 <display_make_display_line_error_or_message+0x1c0>
    2158:	c5 c0       	rjmp	.+394    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_MISSING_MC_LEFT:
			memcpy(dpl,display_line_error_missing_mc_left,20);
    215a:	fe 01       	movw	r30, r28
    215c:	a8 e3       	ldi	r26, 0x38	; 56
    215e:	b5 e0       	ldi	r27, 0x05	; 5
    2160:	84 e1       	ldi	r24, 0x14	; 20
    2162:	0d 90       	ld	r0, X+
    2164:	01 92       	st	Z+, r0
    2166:	81 50       	subi	r24, 0x01	; 1
    2168:	e1 f7       	brne	.-8      	; 0x2162 <display_make_display_line_error_or_message+0x1d2>
    216a:	bc c0       	rjmp	.+376    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_MISSING_MC_RIGHT:
			memcpy(dpl,display_line_error_missing_mc_right,20);
    216c:	fe 01       	movw	r30, r28
    216e:	a4 e2       	ldi	r26, 0x24	; 36
    2170:	b5 e0       	ldi	r27, 0x05	; 5
    2172:	84 e1       	ldi	r24, 0x14	; 20
    2174:	0d 90       	ld	r0, X+
    2176:	01 92       	st	Z+, r0
    2178:	81 50       	subi	r24, 0x01	; 1
    217a:	e1 f7       	brne	.-8      	; 0x2174 <display_make_display_line_error_or_message+0x1e4>
    217c:	b3 c0       	rjmp	.+358    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_MISSING_SHUNT:
			memcpy(dpl,display_line_error_missing_shunt,20);
    217e:	fe 01       	movw	r30, r28
    2180:	a0 e1       	ldi	r26, 0x10	; 16
    2182:	b5 e0       	ldi	r27, 0x05	; 5
    2184:	84 e1       	ldi	r24, 0x14	; 20
    2186:	0d 90       	ld	r0, X+
    2188:	01 92       	st	Z+, r0
    218a:	81 50       	subi	r24, 0x01	; 1
    218c:	e1 f7       	brne	.-8      	; 0x2186 <display_make_display_line_error_or_message+0x1f6>
    218e:	aa c0       	rjmp	.+340    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_AIRp_meltdown:
			memcpy(dpl,display_line_error_airp_melt_down,20);
    2190:	fe 01       	movw	r30, r28
    2192:	a8 ee       	ldi	r26, 0xE8	; 232
    2194:	b4 e0       	ldi	r27, 0x04	; 4
    2196:	84 e1       	ldi	r24, 0x14	; 20
    2198:	0d 90       	ld	r0, X+
    219a:	01 92       	st	Z+, r0
    219c:	81 50       	subi	r24, 0x01	; 1
    219e:	e1 f7       	brne	.-8      	; 0x2198 <display_make_display_line_error_or_message+0x208>
    21a0:	a1 c0       	rjmp	.+322    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_AIRn_meltdown:
			memcpy(dpl,display_line_error_airn_melt_down,20);
    21a2:	fe 01       	movw	r30, r28
    21a4:	a4 ed       	ldi	r26, 0xD4	; 212
    21a6:	b4 e0       	ldi	r27, 0x04	; 4
    21a8:	84 e1       	ldi	r24, 0x14	; 20
    21aa:	0d 90       	ld	r0, X+
    21ac:	01 92       	st	Z+, r0
    21ae:	81 50       	subi	r24, 0x01	; 1
    21b0:	e1 f7       	brne	.-8      	; 0x21aa <display_make_display_line_error_or_message+0x21a>
    21b2:	98 c0       	rjmp	.+304    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case ERROR_AIRror:
			memcpy(dpl,display_line_error_air_ror,20);
    21b4:	fe 01       	movw	r30, r28
    21b6:	ac ef       	ldi	r26, 0xFC	; 252
    21b8:	b4 e0       	ldi	r27, 0x04	; 4
    21ba:	84 e1       	ldi	r24, 0x14	; 20
    21bc:	0d 90       	ld	r0, X+
    21be:	01 92       	st	Z+, r0
    21c0:	81 50       	subi	r24, 0x01	; 1
    21c2:	e1 f7       	brne	.-8      	; 0x21bc <display_make_display_line_error_or_message+0x22c>
    21c4:	8f c0       	rjmp	.+286    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_STARTING_TS:
			memcpy(dpl,display_line_message_starting_ts,20);
    21c6:	fe 01       	movw	r30, r28
    21c8:	a0 ec       	ldi	r26, 0xC0	; 192
    21ca:	b4 e0       	ldi	r27, 0x04	; 4
    21cc:	84 e1       	ldi	r24, 0x14	; 20
    21ce:	0d 90       	ld	r0, X+
    21d0:	01 92       	st	Z+, r0
    21d2:	81 50       	subi	r24, 0x01	; 1
    21d4:	e1 f7       	brne	.-8      	; 0x21ce <display_make_display_line_error_or_message+0x23e>
    21d6:	86 c0       	rjmp	.+268    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_CHECK_MS:
			memcpy(dpl,display_line_message_check_ms,20);
    21d8:	fe 01       	movw	r30, r28
    21da:	ac ea       	ldi	r26, 0xAC	; 172
    21dc:	b4 e0       	ldi	r27, 0x04	; 4
    21de:	84 e1       	ldi	r24, 0x14	; 20
    21e0:	0d 90       	ld	r0, X+
    21e2:	01 92       	st	Z+, r0
    21e4:	81 50       	subi	r24, 0x01	; 1
    21e6:	e1 f7       	brne	.-8      	; 0x21e0 <display_make_display_line_error_or_message+0x250>
    21e8:	7d c0       	rjmp	.+250    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_PRECHARGING:
			memcpy(dpl,display_line_message_precharging,20);
    21ea:	fe 01       	movw	r30, r28
    21ec:	a8 e9       	ldi	r26, 0x98	; 152
    21ee:	b4 e0       	ldi	r27, 0x04	; 4
    21f0:	84 e1       	ldi	r24, 0x14	; 20
    21f2:	0d 90       	ld	r0, X+
    21f4:	01 92       	st	Z+, r0
    21f6:	81 50       	subi	r24, 0x01	; 1
    21f8:	e1 f7       	brne	.-8      	; 0x21f2 <display_make_display_line_error_or_message+0x262>
    21fa:	74 c0       	rjmp	.+232    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_PRECHARGED:
			memcpy(dpl,display_line_message_precharged,20);
    21fc:	fe 01       	movw	r30, r28
    21fe:	a4 e8       	ldi	r26, 0x84	; 132
    2200:	b4 e0       	ldi	r27, 0x04	; 4
    2202:	84 e1       	ldi	r24, 0x14	; 20
    2204:	0d 90       	ld	r0, X+
    2206:	01 92       	st	Z+, r0
    2208:	81 50       	subi	r24, 0x01	; 1
    220a:	e1 f7       	brne	.-8      	; 0x2204 <display_make_display_line_error_or_message+0x274>
    220c:	6b c0       	rjmp	.+214    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_STARTING_MOTOR_CONTROLLER:
			memcpy(dpl,display_line_message_starting_motor_controller,20);
    220e:	fe 01       	movw	r30, r28
    2210:	a0 e7       	ldi	r26, 0x70	; 112
    2212:	b4 e0       	ldi	r27, 0x04	; 4
    2214:	84 e1       	ldi	r24, 0x14	; 20
    2216:	0d 90       	ld	r0, X+
    2218:	01 92       	st	Z+, r0
    221a:	81 50       	subi	r24, 0x01	; 1
    221c:	e1 f7       	brne	.-8      	; 0x2216 <display_make_display_line_error_or_message+0x286>
    221e:	62 c0       	rjmp	.+196    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_READY_2_DRIVE:
			memcpy(dpl,display_line_message_ready_2_drive,20);
    2220:	fe 01       	movw	r30, r28
    2222:	ac e5       	ldi	r26, 0x5C	; 92
    2224:	b4 e0       	ldi	r27, 0x04	; 4
    2226:	84 e1       	ldi	r24, 0x14	; 20
    2228:	0d 90       	ld	r0, X+
    222a:	01 92       	st	Z+, r0
    222c:	81 50       	subi	r24, 0x01	; 1
    222e:	e1 f7       	brne	.-8      	; 0x2228 <display_make_display_line_error_or_message+0x298>
    2230:	59 c0       	rjmp	.+178    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_MANUAL_MC:
			memcpy(dpl,display_line_message_manual_mc,20);
    2232:	fe 01       	movw	r30, r28
    2234:	a8 e4       	ldi	r26, 0x48	; 72
    2236:	b4 e0       	ldi	r27, 0x04	; 4
    2238:	84 e1       	ldi	r24, 0x14	; 20
    223a:	0d 90       	ld	r0, X+
    223c:	01 92       	st	Z+, r0
    223e:	81 50       	subi	r24, 0x01	; 1
    2240:	e1 f7       	brne	.-8      	; 0x223a <display_make_display_line_error_or_message+0x2aa>
    2242:	50 c0       	rjmp	.+160    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_PRECHARGE_ONLY:
			memcpy(dpl,display_line_message_precharge_only,20);
    2244:	fe 01       	movw	r30, r28
    2246:	a4 e3       	ldi	r26, 0x34	; 52
    2248:	b4 e0       	ldi	r27, 0x04	; 4
    224a:	84 e1       	ldi	r24, 0x14	; 20
    224c:	0d 90       	ld	r0, X+
    224e:	01 92       	st	Z+, r0
    2250:	81 50       	subi	r24, 0x01	; 1
    2252:	e1 f7       	brne	.-8      	; 0x224c <display_make_display_line_error_or_message+0x2bc>
    2254:	47 c0       	rjmp	.+142    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_ENRE_FAIL:
			memcpy(dpl,display_line_message_enre_fail,20);
    2256:	fe 01       	movw	r30, r28
    2258:	a0 e2       	ldi	r26, 0x20	; 32
    225a:	b4 e0       	ldi	r27, 0x04	; 4
    225c:	84 e1       	ldi	r24, 0x14	; 20
    225e:	0d 90       	ld	r0, X+
    2260:	01 92       	st	Z+, r0
    2262:	81 50       	subi	r24, 0x01	; 1
    2264:	e1 f7       	brne	.-8      	; 0x225e <display_make_display_line_error_or_message+0x2ce>
    2266:	3e c0       	rjmp	.+124    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_MS_OPEN:
			memcpy(dpl,display_line_message_ms_open,20);
    2268:	fe 01       	movw	r30, r28
    226a:	ac e0       	ldi	r26, 0x0C	; 12
    226c:	b4 e0       	ldi	r27, 0x04	; 4
    226e:	84 e1       	ldi	r24, 0x14	; 20
    2270:	0d 90       	ld	r0, X+
    2272:	01 92       	st	Z+, r0
    2274:	81 50       	subi	r24, 0x01	; 1
    2276:	e1 f7       	brne	.-8      	; 0x2270 <display_make_display_line_error_or_message+0x2e0>
    2278:	35 c0       	rjmp	.+106    	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_PRECHARGE_FAIL:
			memcpy(dpl,display_line_message_precharge_fail,20);
    227a:	fe 01       	movw	r30, r28
    227c:	a8 ef       	ldi	r26, 0xF8	; 248
    227e:	b3 e0       	ldi	r27, 0x03	; 3
    2280:	84 e1       	ldi	r24, 0x14	; 20
    2282:	0d 90       	ld	r0, X+
    2284:	01 92       	st	Z+, r0
    2286:	81 50       	subi	r24, 0x01	; 1
    2288:	e1 f7       	brne	.-8      	; 0x2282 <display_make_display_line_error_or_message+0x2f2>
    228a:	2c c0       	rjmp	.+88     	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_MC_FAIL:
			memcpy(dpl,display_line_message_mc_fail,20);
    228c:	fe 01       	movw	r30, r28
    228e:	a4 ee       	ldi	r26, 0xE4	; 228
    2290:	b3 e0       	ldi	r27, 0x03	; 3
    2292:	84 e1       	ldi	r24, 0x14	; 20
    2294:	0d 90       	ld	r0, X+
    2296:	01 92       	st	Z+, r0
    2298:	81 50       	subi	r24, 0x01	; 1
    229a:	e1 f7       	brne	.-8      	; 0x2294 <display_make_display_line_error_or_message+0x304>
    229c:	23 c0       	rjmp	.+70     	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_LV_LOW:
			memcpy(dpl,display_line_message_lv_low,20);
    229e:	fe 01       	movw	r30, r28
    22a0:	ac eb       	ldi	r26, 0xBC	; 188
    22a2:	b3 e0       	ldi	r27, 0x03	; 3
    22a4:	84 e1       	ldi	r24, 0x14	; 20
    22a6:	0d 90       	ld	r0, X+
    22a8:	01 92       	st	Z+, r0
    22aa:	81 50       	subi	r24, 0x01	; 1
    22ac:	e1 f7       	brne	.-8      	; 0x22a6 <display_make_display_line_error_or_message+0x316>
    22ae:	1a c0       	rjmp	.+52     	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		case MESSAGE_LV_CRITICAL:
			memcpy(dpl,display_line_message_lv_critical,20);
    22b0:	fe 01       	movw	r30, r28
    22b2:	a8 ea       	ldi	r26, 0xA8	; 168
    22b4:	b3 e0       	ldi	r27, 0x03	; 3
    22b6:	84 e1       	ldi	r24, 0x14	; 20
    22b8:	0d 90       	ld	r0, X+
    22ba:	01 92       	st	Z+, r0
    22bc:	81 50       	subi	r24, 0x01	; 1
    22be:	e1 f7       	brne	.-8      	; 0x22b8 <display_make_display_line_error_or_message+0x328>
    22c0:	11 c0       	rjmp	.+34     	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;		
		case MESSAGE_BOOT_UP:
			memcpy(dpl,display_line_message_boot_up,20);
    22c2:	fe 01       	movw	r30, r28
    22c4:	a0 ed       	ldi	r26, 0xD0	; 208
    22c6:	b3 e0       	ldi	r27, 0x03	; 3
    22c8:	84 e1       	ldi	r24, 0x14	; 20
    22ca:	0d 90       	ld	r0, X+
    22cc:	01 92       	st	Z+, r0
    22ce:	81 50       	subi	r24, 0x01	; 1
    22d0:	e1 f7       	brne	.-8      	; 0x22ca <display_make_display_line_error_or_message+0x33a>
    22d2:	08 c0       	rjmp	.+16     	; 0x22e4 <display_make_display_line_error_or_message+0x354>
			break;
		default:
			memcpy(dpl,display_line_error_unknown_code,20);
    22d4:	fe 01       	movw	r30, r28
    22d6:	a0 e4       	ldi	r26, 0x40	; 64
    22d8:	b7 e0       	ldi	r27, 0x07	; 7
    22da:	84 e1       	ldi	r24, 0x14	; 20
    22dc:	0d 90       	ld	r0, X+
    22de:	01 92       	st	Z+, r0
    22e0:	81 50       	subi	r24, 0x01	; 1
    22e2:	e1 f7       	brne	.-8      	; 0x22dc <display_make_display_line_error_or_message+0x34c>
		break;
	}
	
	if(bpd){
    22e4:	11 23       	and	r17, r17
    22e6:	11 f0       	breq	.+4      	; 0x22ec <display_make_display_line_error_or_message+0x35c>
		dpl[19]='P';
		dpl[19]='+';		
    22e8:	8b e2       	ldi	r24, 0x2B	; 43
    22ea:	8b 8b       	std	Y+19, r24	; 0x13
	}
	
	if((code>23)&&(code<30)){ // General BMS ERROR
    22ec:	83 2f       	mov	r24, r19
    22ee:	88 51       	subi	r24, 0x18	; 24
    22f0:	86 30       	cpi	r24, 0x06	; 6
    22f2:	40 f4       	brcc	.+16     	; 0x2304 <display_make_display_line_error_or_message+0x374>
			memcpy(dpl,display_line_error_bms,20);
    22f4:	de 01       	movw	r26, r28
    22f6:	ec e8       	ldi	r30, 0x8C	; 140
    22f8:	f6 e0       	ldi	r31, 0x06	; 6
    22fa:	84 e1       	ldi	r24, 0x14	; 20
    22fc:	01 90       	ld	r0, Z+
    22fe:	0d 92       	st	X+, r0
    2300:	81 50       	subi	r24, 0x01	; 1
    2302:	e1 f7       	brne	.-8      	; 0x22fc <display_make_display_line_error_or_message+0x36c>
	}
	
	/* switch case for categories */
	switch((code/10)*10){
    2304:	83 2f       	mov	r24, r19
    2306:	6a e0       	ldi	r22, 0x0A	; 10
    2308:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    230c:	28 2f       	mov	r18, r24
    230e:	48 2f       	mov	r20, r24
    2310:	50 e0       	ldi	r21, 0x00	; 0
    2312:	ca 01       	movw	r24, r20
    2314:	88 0f       	add	r24, r24
    2316:	99 1f       	adc	r25, r25
    2318:	ac 01       	movw	r20, r24
    231a:	44 0f       	add	r20, r20
    231c:	55 1f       	adc	r21, r21
    231e:	44 0f       	add	r20, r20
    2320:	55 1f       	adc	r21, r21
    2322:	84 0f       	add	r24, r20
    2324:	95 1f       	adc	r25, r21
    2326:	88 32       	cpi	r24, 0x28	; 40
    2328:	91 05       	cpc	r25, r1
    232a:	79 f0       	breq	.+30     	; 0x234a <display_make_display_line_error_or_message+0x3ba>
    232c:	82 33       	cpi	r24, 0x32	; 50
    232e:	91 05       	cpc	r25, r1
    2330:	a9 f0       	breq	.+42     	; 0x235c <display_make_display_line_error_or_message+0x3cc>
    2332:	8e 31       	cpi	r24, 0x1E	; 30
    2334:	91 05       	cpc	r25, r1
    2336:	d1 f4       	brne	.+52     	; 0x236c <display_make_display_line_error_or_message+0x3dc>
		case ERROR_MC:
			memcpy(dpl,display_line_error_mc,20);
    2338:	de 01       	movw	r26, r28
    233a:	e4 e6       	ldi	r30, 0x64	; 100
    233c:	f6 e0       	ldi	r31, 0x06	; 6
    233e:	84 e1       	ldi	r24, 0x14	; 20
    2340:	01 90       	ld	r0, Z+
    2342:	0d 92       	st	X+, r0
    2344:	81 50       	subi	r24, 0x01	; 1
    2346:	e1 f7       	brne	.-8      	; 0x2340 <display_make_display_line_error_or_message+0x3b0>
    2348:	11 c0       	rjmp	.+34     	; 0x236c <display_make_display_line_error_or_message+0x3dc>
			break;
		case ERROR_MCM_A:
			memcpy(dpl,display_line_error_mcm,20);
    234a:	de 01       	movw	r26, r28
    234c:	e0 e5       	ldi	r30, 0x50	; 80
    234e:	f6 e0       	ldi	r31, 0x06	; 6
    2350:	84 e1       	ldi	r24, 0x14	; 20
    2352:	01 90       	ld	r0, Z+
    2354:	0d 92       	st	X+, r0
    2356:	81 50       	subi	r24, 0x01	; 1
    2358:	e1 f7       	brne	.-8      	; 0x2352 <display_make_display_line_error_or_message+0x3c2>
    235a:	08 c0       	rjmp	.+16     	; 0x236c <display_make_display_line_error_or_message+0x3dc>
			break;
		case ERROR_MCM_B:
			memcpy(dpl,display_line_error_mcm,20);
    235c:	de 01       	movw	r26, r28
    235e:	e0 e5       	ldi	r30, 0x50	; 80
    2360:	f6 e0       	ldi	r31, 0x06	; 6
    2362:	84 e1       	ldi	r24, 0x14	; 20
    2364:	01 90       	ld	r0, Z+
    2366:	0d 92       	st	X+, r0
    2368:	81 50       	subi	r24, 0x01	; 1
    236a:	e1 f7       	brne	.-8      	; 0x2364 <display_make_display_line_error_or_message+0x3d4>
		default:
			break;
	}	
	
	
	dpl[1]=GET_DEC_POS3_ERROR(code);
    236c:	83 2f       	mov	r24, r19
    236e:	64 e6       	ldi	r22, 0x64	; 100
    2370:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    2374:	80 5d       	subi	r24, 0xD0	; 208
    2376:	89 83       	std	Y+1, r24	; 0x01
	if(bpd){
    2378:	11 23       	and	r17, r17
    237a:	19 f0       	breq	.+6      	; 0x2382 <display_make_display_line_error_or_message+0x3f2>
		dpl[2]='1';
    237c:	81 e3       	ldi	r24, 0x31	; 49
    237e:	8a 83       	std	Y+2, r24	; 0x02
    2380:	06 c0       	rjmp	.+12     	; 0x238e <display_make_display_line_error_or_message+0x3fe>
	}else{
		dpl[2]=GET_DEC_POS2_ERROR(code);
    2382:	82 2f       	mov	r24, r18
    2384:	6a e0       	ldi	r22, 0x0A	; 10
    2386:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    238a:	90 5d       	subi	r25, 0xD0	; 208
    238c:	9a 83       	std	Y+2, r25	; 0x02
	}	
	dpl[3]=GET_DEC_POS1_ERROR(code);
    238e:	83 2f       	mov	r24, r19
    2390:	6a e0       	ldi	r22, 0x0A	; 10
    2392:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    2396:	90 5d       	subi	r25, 0xD0	; 208
    2398:	9b 83       	std	Y+3, r25	; 0x03
	
} /*end display_make_display_error*/
    239a:	df 91       	pop	r29
    239c:	cf 91       	pop	r28
    239e:	1f 91       	pop	r17
    23a0:	08 95       	ret

000023a2 <display_make_display_line_button_test>:

void display_make_display_line_button_test(char* dpl,uint8_t b1,uint8_t b2){
	

	dpl[b1]=(char) (char)(0b00110000+b2);
    23a2:	fc 01       	movw	r30, r24
    23a4:	e6 0f       	add	r30, r22
    23a6:	f1 1d       	adc	r31, r1
    23a8:	40 5d       	subi	r20, 0xD0	; 208
    23aa:	40 83       	st	Z, r20

	
}	
    23ac:	08 95       	ret

000023ae <display_make_display_line_blank>:

void display_make_display_line_blank(char *dpl){
    23ae:	cf 93       	push	r28
    23b0:	df 93       	push	r29
    23b2:	cd b7       	in	r28, 0x3d	; 61
    23b4:	de b7       	in	r29, 0x3e	; 62
    23b6:	64 97       	sbiw	r28, 0x14	; 20
    23b8:	0f b6       	in	r0, 0x3f	; 63
    23ba:	f8 94       	cli
    23bc:	de bf       	out	0x3e, r29	; 62
    23be:	0f be       	out	0x3f, r0	; 63
    23c0:	cd bf       	out	0x3d, r28	; 61
	display_line_t blank={' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' '};
    23c2:	de 01       	movw	r26, r28
    23c4:	11 96       	adiw	r26, 0x01	; 1
    23c6:	e4 e1       	ldi	r30, 0x14	; 20
    23c8:	f1 e0       	ldi	r31, 0x01	; 1
    23ca:	24 e1       	ldi	r18, 0x14	; 20
    23cc:	01 90       	ld	r0, Z+
    23ce:	0d 92       	st	X+, r0
    23d0:	21 50       	subi	r18, 0x01	; 1
    23d2:	e1 f7       	brne	.-8      	; 0x23cc <display_make_display_line_blank+0x1e>
	memcpy(dpl,blank,20);
    23d4:	e8 2f       	mov	r30, r24
    23d6:	f9 2f       	mov	r31, r25
    23d8:	de 01       	movw	r26, r28
    23da:	11 96       	adiw	r26, 0x01	; 1
    23dc:	84 e1       	ldi	r24, 0x14	; 20
    23de:	0d 90       	ld	r0, X+
    23e0:	01 92       	st	Z+, r0
    23e2:	81 50       	subi	r24, 0x01	; 1
    23e4:	e1 f7       	brne	.-8      	; 0x23de <display_make_display_line_blank+0x30>
}
    23e6:	64 96       	adiw	r28, 0x14	; 20
    23e8:	0f b6       	in	r0, 0x3f	; 63
    23ea:	f8 94       	cli
    23ec:	de bf       	out	0x3e, r29	; 62
    23ee:	0f be       	out	0x3f, r0	; 63
    23f0:	cd bf       	out	0x3d, r28	; 61
    23f2:	df 91       	pop	r29
    23f4:	cf 91       	pop	r28
    23f6:	08 95       	ret

000023f8 <display_make_display_line_select_player>:
	#define DISPLAY_PLAYER_YOSHI (2)
	#define DISPLAY_PLAYER_DKONG (3)
	#define DISPLAY_PLAYER_PPEACH (4)
	#define DISPLAY_PLAYER_BOWSER (5)
	
	switch(value1){
    23f8:	62 30       	cpi	r22, 0x02	; 2
    23fa:	21 f1       	breq	.+72     	; 0x2444 <display_make_display_line_select_player+0x4c>
    23fc:	63 30       	cpi	r22, 0x03	; 3
    23fe:	30 f4       	brcc	.+12     	; 0x240c <display_make_display_line_select_player+0x14>
    2400:	66 23       	and	r22, r22
    2402:	61 f0       	breq	.+24     	; 0x241c <display_make_display_line_select_player+0x24>
    2404:	61 30       	cpi	r22, 0x01	; 1
    2406:	09 f0       	breq	.+2      	; 0x240a <display_make_display_line_select_player+0x12>
    2408:	44 c0       	rjmp	.+136    	; 0x2492 <display_make_display_line_select_player+0x9a>
    240a:	12 c0       	rjmp	.+36     	; 0x2430 <display_make_display_line_select_player+0x38>
    240c:	64 30       	cpi	r22, 0x04	; 4
    240e:	71 f1       	breq	.+92     	; 0x246c <display_make_display_line_select_player+0x74>
    2410:	64 30       	cpi	r22, 0x04	; 4
    2412:	10 f1       	brcs	.+68     	; 0x2458 <display_make_display_line_select_player+0x60>
    2414:	65 30       	cpi	r22, 0x05	; 5
    2416:	09 f0       	breq	.+2      	; 0x241a <display_make_display_line_select_player+0x22>
    2418:	3c c0       	rjmp	.+120    	; 0x2492 <display_make_display_line_select_player+0x9a>
    241a:	32 c0       	rjmp	.+100    	; 0x2480 <display_make_display_line_select_player+0x88>
		case DISPLAY_PLAYER_MARIO:
			memcpy(dpl,display_line_player_mario,20);
    241c:	e8 2f       	mov	r30, r24
    241e:	f9 2f       	mov	r31, r25
    2420:	ac e8       	ldi	r26, 0x8C	; 140
    2422:	b1 e0       	ldi	r27, 0x01	; 1
    2424:	84 e1       	ldi	r24, 0x14	; 20
    2426:	0d 90       	ld	r0, X+
    2428:	01 92       	st	Z+, r0
    242a:	81 50       	subi	r24, 0x01	; 1
    242c:	e1 f7       	brne	.-8      	; 0x2426 <display_make_display_line_select_player+0x2e>
    242e:	08 95       	ret
			break;
		case DISPLAY_PLAYER_LUIGI:
			memcpy(dpl,display_line_player_luigi,20);
    2430:	e8 2f       	mov	r30, r24
    2432:	f9 2f       	mov	r31, r25
    2434:	a8 e7       	ldi	r26, 0x78	; 120
    2436:	b1 e0       	ldi	r27, 0x01	; 1
    2438:	84 e1       	ldi	r24, 0x14	; 20
    243a:	0d 90       	ld	r0, X+
    243c:	01 92       	st	Z+, r0
    243e:	81 50       	subi	r24, 0x01	; 1
    2440:	e1 f7       	brne	.-8      	; 0x243a <display_make_display_line_select_player+0x42>
    2442:	08 95       	ret
			break;
		case DISPLAY_PLAYER_YOSHI:
			memcpy(dpl,display_line_player_yoshi,20);
    2444:	e8 2f       	mov	r30, r24
    2446:	f9 2f       	mov	r31, r25
    2448:	a0 ea       	ldi	r26, 0xA0	; 160
    244a:	b1 e0       	ldi	r27, 0x01	; 1
    244c:	84 e1       	ldi	r24, 0x14	; 20
    244e:	0d 90       	ld	r0, X+
    2450:	01 92       	st	Z+, r0
    2452:	81 50       	subi	r24, 0x01	; 1
    2454:	e1 f7       	brne	.-8      	; 0x244e <display_make_display_line_select_player+0x56>
    2456:	08 95       	ret
			break;
		case DISPLAY_PLAYER_DKONG:
			memcpy(dpl,display_line_player_donkey_kong,20);
    2458:	e8 2f       	mov	r30, r24
    245a:	f9 2f       	mov	r31, r25
    245c:	a0 e5       	ldi	r26, 0x50	; 80
    245e:	b1 e0       	ldi	r27, 0x01	; 1
    2460:	84 e1       	ldi	r24, 0x14	; 20
    2462:	0d 90       	ld	r0, X+
    2464:	01 92       	st	Z+, r0
    2466:	81 50       	subi	r24, 0x01	; 1
    2468:	e1 f7       	brne	.-8      	; 0x2462 <display_make_display_line_select_player+0x6a>
    246a:	08 95       	ret
			break;
		case DISPLAY_PLAYER_PPEACH:
			memcpy(dpl,display_line_player_princess_peach,20);
    246c:	e8 2f       	mov	r30, r24
    246e:	f9 2f       	mov	r31, r25
    2470:	ac e3       	ldi	r26, 0x3C	; 60
    2472:	b1 e0       	ldi	r27, 0x01	; 1
    2474:	84 e1       	ldi	r24, 0x14	; 20
    2476:	0d 90       	ld	r0, X+
    2478:	01 92       	st	Z+, r0
    247a:	81 50       	subi	r24, 0x01	; 1
    247c:	e1 f7       	brne	.-8      	; 0x2476 <display_make_display_line_select_player+0x7e>
    247e:	08 95       	ret
			break;
		case DISPLAY_PLAYER_BOWSER:
			memcpy(dpl,display_line_player_bowser,20);
    2480:	e8 2f       	mov	r30, r24
    2482:	f9 2f       	mov	r31, r25
    2484:	a4 e6       	ldi	r26, 0x64	; 100
    2486:	b1 e0       	ldi	r27, 0x01	; 1
    2488:	84 e1       	ldi	r24, 0x14	; 20
    248a:	0d 90       	ld	r0, X+
    248c:	01 92       	st	Z+, r0
    248e:	81 50       	subi	r24, 0x01	; 1
    2490:	e1 f7       	brne	.-8      	; 0x248a <display_make_display_line_select_player+0x92>
    2492:	08 95       	ret

00002494 <display_make_display_line_brake_balance>:
			break;
	}
}


void display_make_display_line_brake_balance(char *dpl,uint8_t percent){
    2494:	0f 93       	push	r16
    2496:	1f 93       	push	r17
    2498:	cf 93       	push	r28
    249a:	df 93       	push	r29
    249c:	cd b7       	in	r28, 0x3d	; 61
    249e:	de b7       	in	r29, 0x3e	; 62
    24a0:	64 97       	sbiw	r28, 0x14	; 20
    24a2:	0f b6       	in	r0, 0x3f	; 63
    24a4:	f8 94       	cli
    24a6:	de bf       	out	0x3e, r29	; 62
    24a8:	0f be       	out	0x3f, r0	; 63
    24aa:	cd bf       	out	0x3d, r28	; 61
    24ac:	8c 01       	movw	r16, r24
	if(percent>100) return; //illegal
    24ae:	65 36       	cpi	r22, 0x65	; 101
    24b0:	88 f5       	brcc	.+98     	; 0x2514 <display_make_display_line_brake_balance+0x80>
	
	uint8_t compliment_percent=100-percent;	
    24b2:	44 e6       	ldi	r20, 0x64	; 100
    24b4:	46 1b       	sub	r20, r22
	
	
	#define GET_DEC_POS2_BRAKE_BALANCE(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS1_BRAKE_BALANCE(x) (char)(0b00110000+(x%10))
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
    24b6:	9e 01       	movw	r18, r28
    24b8:	2f 5f       	subi	r18, 0xFF	; 255
    24ba:	3f 4f       	sbci	r19, 0xFF	; 255
    24bc:	a8 e2       	ldi	r26, 0x28	; 40
    24be:	b1 e0       	ldi	r27, 0x01	; 1
    24c0:	84 e1       	ldi	r24, 0x14	; 20
    24c2:	0d 90       	ld	r0, X+
    24c4:	f9 01       	movw	r30, r18
    24c6:	01 92       	st	Z+, r0
    24c8:	9f 01       	movw	r18, r30
    24ca:	81 50       	subi	r24, 0x01	; 1
    24cc:	d1 f7       	brne	.-12     	; 0x24c2 <display_make_display_line_brake_balance+0x2e>
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    24ce:	98 01       	movw	r18, r16
    24d0:	de 01       	movw	r26, r28
    24d2:	11 96       	adiw	r26, 0x01	; 1
    24d4:	84 e1       	ldi	r24, 0x14	; 20
    24d6:	0d 90       	ld	r0, X+
    24d8:	f9 01       	movw	r30, r18
    24da:	01 92       	st	Z+, r0
    24dc:	9f 01       	movw	r18, r30
    24de:	81 50       	subi	r24, 0x01	; 1
    24e0:	d1 f7       	brne	.-12     	; 0x24d6 <display_make_display_line_brake_balance+0x42>
	#define GET_DEC_POS1_BRAKE_BALANCE(x) (char)(0b00110000+(x%10))
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
    24e2:	2a e0       	ldi	r18, 0x0A	; 10
    24e4:	86 2f       	mov	r24, r22
    24e6:	62 2f       	mov	r22, r18
    24e8:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    24ec:	39 2f       	mov	r19, r25
    24ee:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    24f2:	89 2f       	mov	r24, r25
    24f4:	80 5d       	subi	r24, 0xD0	; 208
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    24f6:	f8 01       	movw	r30, r16
    24f8:	81 83       	std	Z+1, r24	; 0x01
	
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
    24fa:	30 5d       	subi	r19, 0xD0	; 208
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    24fc:	32 83       	std	Z+2, r19	; 0x02
	display_line_t template={' ','a','b','%',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ',' ','c','d','%',' '};
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
    24fe:	84 2f       	mov	r24, r20
    2500:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    2504:	39 2f       	mov	r19, r25
    2506:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    250a:	89 2f       	mov	r24, r25
    250c:	80 5d       	subi	r24, 0xD0	; 208
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
	
	memcpy(dpl,template,20);
    250e:	80 8b       	std	Z+16, r24	; 0x10
	
	
	template[1]=GET_DEC_POS2_BRAKE_BALANCE(percent);
	template[2]=GET_DEC_POS1_BRAKE_BALANCE(percent);
	template[16]=GET_DEC_POS2_BRAKE_BALANCE(compliment_percent);
	template[17]=GET_DEC_POS1_BRAKE_BALANCE(compliment_percent);
    2510:	30 5d       	subi	r19, 0xD0	; 208
	
	memcpy(dpl,template,20);
    2512:	31 8b       	std	Z+17, r19	; 0x11
	
}
    2514:	64 96       	adiw	r28, 0x14	; 20
    2516:	0f b6       	in	r0, 0x3f	; 63
    2518:	f8 94       	cli
    251a:	de bf       	out	0x3e, r29	; 62
    251c:	0f be       	out	0x3f, r0	; 63
    251e:	cd bf       	out	0x3d, r28	; 61
    2520:	df 91       	pop	r29
    2522:	cf 91       	pop	r28
    2524:	1f 91       	pop	r17
    2526:	0f 91       	pop	r16
    2528:	08 95       	ret

0000252a <display_make_soc_line1>:
display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS3_INVERTER_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_INVERTER_TEMP(value2),'','C',' '};
memcpy(dpl,dpl_volt,20);

} /*end display_make_display_line_inverter_temp*/

void display_make_soc_line1(char* dpl,uint8_t value2,uint8_t value3,uint8_t value4,uint8_t toggle_dot){
    252a:	af 92       	push	r10
    252c:	bf 92       	push	r11
    252e:	cf 92       	push	r12
    2530:	df 92       	push	r13
    2532:	ef 92       	push	r14
    2534:	ff 92       	push	r15
    2536:	0f 93       	push	r16
    2538:	1f 93       	push	r17
    253a:	cf 93       	push	r28
    253c:	df 93       	push	r29
    253e:	cd b7       	in	r28, 0x3d	; 61
    2540:	de b7       	in	r29, 0x3e	; 62
    2542:	64 97       	sbiw	r28, 0x14	; 20
    2544:	0f b6       	in	r0, 0x3f	; 63
    2546:	f8 94       	cli
    2548:	de bf       	out	0x3e, r29	; 62
    254a:	0f be       	out	0x3f, r0	; 63
    254c:	cd bf       	out	0x3d, r28	; 61
    254e:	5c 01       	movw	r10, r24
    2550:	36 2f       	mov	r19, r22

	
	/* make SOC */
	uint8_t soc_1=GET_DEC_POS1_PERCENT(value2);
    2552:	86 2f       	mov	r24, r22
    2554:	64 e6       	ldi	r22, 0x64	; 100
    2556:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    255a:	58 2f       	mov	r21, r24
    255c:	50 5d       	subi	r21, 0xD0	; 208
	uint8_t soc_2=GET_DEC_POS2_PERCENT(value2);
    255e:	aa e0       	ldi	r26, 0x0A	; 10
    2560:	83 2f       	mov	r24, r19
    2562:	6a 2f       	mov	r22, r26
    2564:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    2568:	39 2f       	mov	r19, r25
    256a:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    256e:	19 2f       	mov	r17, r25
    2570:	10 5d       	subi	r17, 0xD0	; 208
	uint8_t soc_3=GET_DEC_POS3_PERCENT(value2);
    2572:	0f 2e       	mov	r0, r31
    2574:	f0 e3       	ldi	r31, 0x30	; 48
    2576:	cf 2e       	mov	r12, r31
    2578:	f0 2d       	mov	r31, r0
    257a:	c3 0e       	add	r12, r19
	
	if(soc_1=='0'){
    257c:	50 33       	cpi	r21, 0x30	; 48
    257e:	31 f4       	brne	.+12     	; 0x258c <display_make_soc_line1+0x62>
		soc_1=' ';
		if(soc_2=='0'){
    2580:	10 33       	cpi	r17, 0x30	; 48
    2582:	11 f0       	breq	.+4      	; 0x2588 <display_make_soc_line1+0x5e>
	uint8_t soc_1=GET_DEC_POS1_PERCENT(value2);
	uint8_t soc_2=GET_DEC_POS2_PERCENT(value2);
	uint8_t soc_3=GET_DEC_POS3_PERCENT(value2);
	
	if(soc_1=='0'){
		soc_1=' ';
    2584:	50 e2       	ldi	r21, 0x20	; 32
    2586:	02 c0       	rjmp	.+4      	; 0x258c <display_make_soc_line1+0x62>
		if(soc_2=='0'){
			soc_2=' ';
    2588:	10 e2       	ldi	r17, 0x20	; 32
	uint8_t soc_1=GET_DEC_POS1_PERCENT(value2);
	uint8_t soc_2=GET_DEC_POS2_PERCENT(value2);
	uint8_t soc_3=GET_DEC_POS3_PERCENT(value2);
	
	if(soc_1=='0'){
		soc_1=' ';
    258a:	50 e2       	ldi	r21, 0x20	; 32
			soc_2=' ';
		}
	}
	
	/* volt average */
	uint8_t volt_av_1=GET_DEC_POS1_VOLT(value3);
    258c:	a4 e6       	ldi	r26, 0x64	; 100
    258e:	84 2f       	mov	r24, r20
    2590:	6a 2f       	mov	r22, r26
    2592:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    2596:	0f 2e       	mov	r0, r31
    2598:	f2 e3       	ldi	r31, 0x32	; 50
    259a:	ff 2e       	mov	r15, r31
    259c:	f0 2d       	mov	r31, r0
    259e:	f8 0e       	add	r15, r24
	uint8_t volt_av_2=GET_DEC_POS2_VOLT(value3);
    25a0:	3a e0       	ldi	r19, 0x0A	; 10
    25a2:	84 2f       	mov	r24, r20
    25a4:	63 2f       	mov	r22, r19
    25a6:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    25aa:	b9 2f       	mov	r27, r25
    25ac:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    25b0:	49 2f       	mov	r20, r25
    25b2:	40 5d       	subi	r20, 0xD0	; 208
	uint8_t volt_av_3=GET_DEC_POS3_VOLT(value3);
    25b4:	0f 2e       	mov	r0, r31
    25b6:	f0 e3       	ldi	r31, 0x30	; 48
    25b8:	ef 2e       	mov	r14, r31
    25ba:	f0 2d       	mov	r31, r0
    25bc:	eb 0e       	add	r14, r27

	
	/* volt min */
	
	uint8_t volt_min_1=GET_DEC_POS1_VOLT(value4);
    25be:	82 2f       	mov	r24, r18
    25c0:	6a 2f       	mov	r22, r26
    25c2:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    25c6:	0f 2e       	mov	r0, r31
    25c8:	f2 e3       	ldi	r31, 0x32	; 50
    25ca:	df 2e       	mov	r13, r31
    25cc:	f0 2d       	mov	r31, r0
    25ce:	d8 0e       	add	r13, r24
	uint8_t volt_min_2=GET_DEC_POS2_VOLT(value4);
    25d0:	82 2f       	mov	r24, r18
    25d2:	63 2f       	mov	r22, r19
    25d4:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    25d8:	29 2f       	mov	r18, r25
    25da:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    25de:	90 5d       	subi	r25, 0xD0	; 208
	uint8_t volt_min_3=GET_DEC_POS3_VOLT(value4);
    25e0:	62 2f       	mov	r22, r18
    25e2:	60 5d       	subi	r22, 0xD0	; 208

	display_line_t dpl_soc1={'V',volt_av_1,'.',volt_av_2,volt_av_3,'/',volt_min_1,'.',volt_min_2,volt_min_3,' ','S','O','C',':',soc_1,soc_2,soc_3,'%'};
    25e4:	fe 01       	movw	r30, r28
    25e6:	31 96       	adiw	r30, 0x01	; 1
    25e8:	84 e1       	ldi	r24, 0x14	; 20
    25ea:	df 01       	movw	r26, r30
    25ec:	1d 92       	st	X+, r1
    25ee:	8a 95       	dec	r24
    25f0:	e9 f7       	brne	.-6      	; 0x25ec <display_make_soc_line1+0xc2>
	
	if(toggle_dot==1){
    25f2:	01 30       	cpi	r16, 0x01	; 1
    25f4:	11 f0       	breq	.+4      	; 0x25fa <display_make_soc_line1+0xd0>
	
	uint8_t volt_min_1=GET_DEC_POS1_VOLT(value4);
	uint8_t volt_min_2=GET_DEC_POS2_VOLT(value4);
	uint8_t volt_min_3=GET_DEC_POS3_VOLT(value4);

	display_line_t dpl_soc1={'V',volt_av_1,'.',volt_av_2,volt_av_3,'/',volt_min_1,'.',volt_min_2,volt_min_3,' ','S','O','C',':',soc_1,soc_2,soc_3,'%'};
    25f6:	7a e3       	ldi	r23, 0x3A	; 58
    25f8:	01 c0       	rjmp	.+2      	; 0x25fc <display_make_soc_line1+0xd2>
	
	if(toggle_dot==1){
		dpl_soc1[14]=' ';
    25fa:	70 e2       	ldi	r23, 0x20	; 32
	}
	memcpy(dpl,dpl_soc1,20);
    25fc:	95 01       	movw	r18, r10
    25fe:	de 01       	movw	r26, r28
    2600:	11 96       	adiw	r26, 0x01	; 1
    2602:	84 e1       	ldi	r24, 0x14	; 20
    2604:	0d 90       	ld	r0, X+
    2606:	f9 01       	movw	r30, r18
    2608:	01 92       	st	Z+, r0
    260a:	9f 01       	movw	r18, r30
    260c:	81 50       	subi	r24, 0x01	; 1
    260e:	d1 f7       	brne	.-12     	; 0x2604 <display_make_soc_line1+0xda>
    2610:	86 e5       	ldi	r24, 0x56	; 86
    2612:	d5 01       	movw	r26, r10
    2614:	8c 93       	st	X, r24
    2616:	11 96       	adiw	r26, 0x01	; 1
    2618:	fc 92       	st	X, r15
    261a:	11 97       	sbiw	r26, 0x01	; 1
    261c:	8e e2       	ldi	r24, 0x2E	; 46
    261e:	12 96       	adiw	r26, 0x02	; 2
    2620:	8c 93       	st	X, r24
    2622:	12 97       	sbiw	r26, 0x02	; 2
    2624:	13 96       	adiw	r26, 0x03	; 3
    2626:	4c 93       	st	X, r20
    2628:	13 97       	sbiw	r26, 0x03	; 3
    262a:	14 96       	adiw	r26, 0x04	; 4
    262c:	ec 92       	st	X, r14
    262e:	14 97       	sbiw	r26, 0x04	; 4
    2630:	2f e2       	ldi	r18, 0x2F	; 47
    2632:	15 96       	adiw	r26, 0x05	; 5
    2634:	2c 93       	st	X, r18
    2636:	15 97       	sbiw	r26, 0x05	; 5
    2638:	16 96       	adiw	r26, 0x06	; 6
    263a:	dc 92       	st	X, r13
    263c:	16 97       	sbiw	r26, 0x06	; 6
    263e:	17 96       	adiw	r26, 0x07	; 7
    2640:	8c 93       	st	X, r24
    2642:	17 97       	sbiw	r26, 0x07	; 7
    2644:	18 96       	adiw	r26, 0x08	; 8
    2646:	9c 93       	st	X, r25
    2648:	18 97       	sbiw	r26, 0x08	; 8
    264a:	19 96       	adiw	r26, 0x09	; 9
    264c:	6c 93       	st	X, r22
    264e:	19 97       	sbiw	r26, 0x09	; 9
    2650:	80 e2       	ldi	r24, 0x20	; 32
    2652:	1a 96       	adiw	r26, 0x0a	; 10
    2654:	8c 93       	st	X, r24
    2656:	1a 97       	sbiw	r26, 0x0a	; 10
    2658:	83 e5       	ldi	r24, 0x53	; 83
    265a:	1b 96       	adiw	r26, 0x0b	; 11
    265c:	8c 93       	st	X, r24
    265e:	1b 97       	sbiw	r26, 0x0b	; 11
    2660:	8f e4       	ldi	r24, 0x4F	; 79
    2662:	1c 96       	adiw	r26, 0x0c	; 12
    2664:	8c 93       	st	X, r24
    2666:	1c 97       	sbiw	r26, 0x0c	; 12
    2668:	83 e4       	ldi	r24, 0x43	; 67
    266a:	1d 96       	adiw	r26, 0x0d	; 13
    266c:	8c 93       	st	X, r24
    266e:	1d 97       	sbiw	r26, 0x0d	; 13
    2670:	1e 96       	adiw	r26, 0x0e	; 14
    2672:	7c 93       	st	X, r23
    2674:	1e 97       	sbiw	r26, 0x0e	; 14
    2676:	1f 96       	adiw	r26, 0x0f	; 15
    2678:	5c 93       	st	X, r21
    267a:	1f 97       	sbiw	r26, 0x0f	; 15
    267c:	50 96       	adiw	r26, 0x10	; 16
    267e:	1c 93       	st	X, r17
    2680:	50 97       	sbiw	r26, 0x10	; 16
    2682:	51 96       	adiw	r26, 0x11	; 17
    2684:	cc 92       	st	X, r12
    2686:	51 97       	sbiw	r26, 0x11	; 17
    2688:	85 e2       	ldi	r24, 0x25	; 37
    268a:	52 96       	adiw	r26, 0x12	; 18
    268c:	8c 93       	st	X, r24
    268e:	52 97       	sbiw	r26, 0x12	; 18
}
    2690:	64 96       	adiw	r28, 0x14	; 20
    2692:	0f b6       	in	r0, 0x3f	; 63
    2694:	f8 94       	cli
    2696:	de bf       	out	0x3e, r29	; 62
    2698:	0f be       	out	0x3f, r0	; 63
    269a:	cd bf       	out	0x3d, r28	; 61
    269c:	df 91       	pop	r29
    269e:	cf 91       	pop	r28
    26a0:	1f 91       	pop	r17
    26a2:	0f 91       	pop	r16
    26a4:	ff 90       	pop	r15
    26a6:	ef 90       	pop	r14
    26a8:	df 90       	pop	r13
    26aa:	cf 90       	pop	r12
    26ac:	bf 90       	pop	r11
    26ae:	af 90       	pop	r10
    26b0:	08 95       	ret

000026b2 <display_make_soc_line2>:


void display_make_soc_line2(char* dpl,uint8_t value2,uint8_t value3,uint8_t value4){
    26b2:	1f 93       	push	r17
    26b4:	cf 93       	push	r28
    26b6:	df 93       	push	r29
    26b8:	fc 01       	movw	r30, r24
    26ba:	36 2f       	mov	r19, r22
		
		
		/* make akku temp */
		uint8_t akku_1=GET_DEC_POS1_MOTOR_TEMP(value2);
    26bc:	86 2f       	mov	r24, r22
    26be:	64 e6       	ldi	r22, 0x64	; 100
    26c0:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    26c4:	a8 2f       	mov	r26, r24
    26c6:	a0 5d       	subi	r26, 0xD0	; 208
		uint8_t akku_2=GET_DEC_POS2_MOTOR_TEMP(value2);
    26c8:	5a e0       	ldi	r21, 0x0A	; 10
    26ca:	83 2f       	mov	r24, r19
    26cc:	65 2f       	mov	r22, r21
    26ce:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    26d2:	19 2f       	mov	r17, r25
    26d4:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    26d8:	c9 2f       	mov	r28, r25
    26da:	c0 5d       	subi	r28, 0xD0	; 208
		uint8_t akku_3=GET_DEC_POS3_MOTOR_TEMP(value2);
    26dc:	10 5d       	subi	r17, 0xD0	; 208
		
		if(akku_1=='0'){
    26de:	a0 33       	cpi	r26, 0x30	; 48
    26e0:	31 f4       	brne	.+12     	; 0x26ee <display_make_soc_line2+0x3c>
			akku_1=' ';
			if(akku_2=='0'){
    26e2:	c0 33       	cpi	r28, 0x30	; 48
    26e4:	11 f0       	breq	.+4      	; 0x26ea <display_make_soc_line2+0x38>
		uint8_t akku_1=GET_DEC_POS1_MOTOR_TEMP(value2);
		uint8_t akku_2=GET_DEC_POS2_MOTOR_TEMP(value2);
		uint8_t akku_3=GET_DEC_POS3_MOTOR_TEMP(value2);
		
		if(akku_1=='0'){
			akku_1=' ';
    26e6:	a0 e2       	ldi	r26, 0x20	; 32
    26e8:	02 c0       	rjmp	.+4      	; 0x26ee <display_make_soc_line2+0x3c>
			if(akku_2=='0'){
				akku_2=' ';
    26ea:	c0 e2       	ldi	r28, 0x20	; 32
		uint8_t akku_1=GET_DEC_POS1_MOTOR_TEMP(value2);
		uint8_t akku_2=GET_DEC_POS2_MOTOR_TEMP(value2);
		uint8_t akku_3=GET_DEC_POS3_MOTOR_TEMP(value2);
		
		if(akku_1=='0'){
			akku_1=' ';
    26ec:	a0 e2       	ldi	r26, 0x20	; 32
			if(akku_2=='0'){
				akku_2=' ';
			}
		}
		
		/* make motor temp */		uint8_t motor_1=GET_DEC_POS1_MOTOR_TEMP(value3);
    26ee:	84 2f       	mov	r24, r20
    26f0:	64 e6       	ldi	r22, 0x64	; 100
    26f2:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    26f6:	58 2f       	mov	r21, r24
    26f8:	50 5d       	subi	r21, 0xD0	; 208
		uint8_t motor_2=GET_DEC_POS2_MOTOR_TEMP(value3);
    26fa:	3a e0       	ldi	r19, 0x0A	; 10
    26fc:	84 2f       	mov	r24, r20
    26fe:	63 2f       	mov	r22, r19
    2700:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    2704:	d9 2f       	mov	r29, r25
    2706:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    270a:	b9 2f       	mov	r27, r25
    270c:	b0 5d       	subi	r27, 0xD0	; 208
		uint8_t motor_3=GET_DEC_POS3_MOTOR_TEMP(value3);
    270e:	d0 5d       	subi	r29, 0xD0	; 208
		
		if(motor_1=='0'){
    2710:	50 33       	cpi	r21, 0x30	; 48
    2712:	31 f4       	brne	.+12     	; 0x2720 <display_make_soc_line2+0x6e>
			motor_1=' ';
			if(motor_2=='0'){
    2714:	b0 33       	cpi	r27, 0x30	; 48
    2716:	11 f0       	breq	.+4      	; 0x271c <display_make_soc_line2+0x6a>
		/* make motor temp */		uint8_t motor_1=GET_DEC_POS1_MOTOR_TEMP(value3);
		uint8_t motor_2=GET_DEC_POS2_MOTOR_TEMP(value3);
		uint8_t motor_3=GET_DEC_POS3_MOTOR_TEMP(value3);
		
		if(motor_1=='0'){
			motor_1=' ';
    2718:	50 e2       	ldi	r21, 0x20	; 32
    271a:	02 c0       	rjmp	.+4      	; 0x2720 <display_make_soc_line2+0x6e>
			if(motor_2=='0'){
				motor_2=' ';
    271c:	b0 e2       	ldi	r27, 0x20	; 32
		/* make motor temp */		uint8_t motor_1=GET_DEC_POS1_MOTOR_TEMP(value3);
		uint8_t motor_2=GET_DEC_POS2_MOTOR_TEMP(value3);
		uint8_t motor_3=GET_DEC_POS3_MOTOR_TEMP(value3);
		
		if(motor_1=='0'){
			motor_1=' ';
    271e:	50 e2       	ldi	r21, 0x20	; 32
				motor_2=' ';
			}
		}
		
		/* make inverter temp */
		uint8_t inverter_1=GET_DEC_POS1_MOTOR_TEMP(value4);
    2720:	82 2f       	mov	r24, r18
    2722:	64 e6       	ldi	r22, 0x64	; 100
    2724:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    2728:	38 2f       	mov	r19, r24
    272a:	30 5d       	subi	r19, 0xD0	; 208
		uint8_t inverter_2=GET_DEC_POS2_MOTOR_TEMP(value4);
    272c:	4a e0       	ldi	r20, 0x0A	; 10
    272e:	82 2f       	mov	r24, r18
    2730:	64 2f       	mov	r22, r20
    2732:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    2736:	29 2f       	mov	r18, r25
    2738:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    273c:	90 5d       	subi	r25, 0xD0	; 208
		uint8_t inverter_3=GET_DEC_POS3_MOTOR_TEMP(value4);
    273e:	20 5d       	subi	r18, 0xD0	; 208
			
		if(inverter_1=='0'){
    2740:	30 33       	cpi	r19, 0x30	; 48
    2742:	31 f4       	brne	.+12     	; 0x2750 <display_make_soc_line2+0x9e>
			inverter_1=' ';
			if(inverter_2=='0'){
    2744:	90 33       	cpi	r25, 0x30	; 48
    2746:	11 f0       	breq	.+4      	; 0x274c <display_make_soc_line2+0x9a>
		uint8_t inverter_1=GET_DEC_POS1_MOTOR_TEMP(value4);
		uint8_t inverter_2=GET_DEC_POS2_MOTOR_TEMP(value4);
		uint8_t inverter_3=GET_DEC_POS3_MOTOR_TEMP(value4);
			
		if(inverter_1=='0'){
			inverter_1=' ';
    2748:	30 e2       	ldi	r19, 0x20	; 32
    274a:	02 c0       	rjmp	.+4      	; 0x2750 <display_make_soc_line2+0x9e>
			if(inverter_2=='0'){
				inverter_2=' ';
    274c:	90 e2       	ldi	r25, 0x20	; 32
		uint8_t inverter_1=GET_DEC_POS1_MOTOR_TEMP(value4);
		uint8_t inverter_2=GET_DEC_POS2_MOTOR_TEMP(value4);
		uint8_t inverter_3=GET_DEC_POS3_MOTOR_TEMP(value4);
			
		if(inverter_1=='0'){
			inverter_1=' ';
    274e:	30 e2       	ldi	r19, 0x20	; 32
			}
		}
	
		display_line_t dpl_soc2={'A',':',akku_1,akku_2,akku_3,' ',' ','M',':',motor_1,motor_2,motor_3,' ',' ','I',':',inverter_1,inverter_2,inverter_3,' '};
			
		memcpy(dpl,dpl_soc2,20);
    2750:	81 e4       	ldi	r24, 0x41	; 65
    2752:	80 83       	st	Z, r24
    2754:	4a e3       	ldi	r20, 0x3A	; 58
    2756:	41 83       	std	Z+1, r20	; 0x01
    2758:	a2 83       	std	Z+2, r26	; 0x02
    275a:	c3 83       	std	Z+3, r28	; 0x03
    275c:	14 83       	std	Z+4, r17	; 0x04
    275e:	80 e2       	ldi	r24, 0x20	; 32
    2760:	85 83       	std	Z+5, r24	; 0x05
    2762:	86 83       	std	Z+6, r24	; 0x06
    2764:	6d e4       	ldi	r22, 0x4D	; 77
    2766:	67 83       	std	Z+7, r22	; 0x07
    2768:	40 87       	std	Z+8, r20	; 0x08
    276a:	51 87       	std	Z+9, r21	; 0x09
    276c:	b2 87       	std	Z+10, r27	; 0x0a
    276e:	d3 87       	std	Z+11, r29	; 0x0b
    2770:	84 87       	std	Z+12, r24	; 0x0c
    2772:	85 87       	std	Z+13, r24	; 0x0d
    2774:	59 e4       	ldi	r21, 0x49	; 73
    2776:	56 87       	std	Z+14, r21	; 0x0e
    2778:	47 87       	std	Z+15, r20	; 0x0f
    277a:	30 8b       	std	Z+16, r19	; 0x10
    277c:	91 8b       	std	Z+17, r25	; 0x11
    277e:	22 8b       	std	Z+18, r18	; 0x12
    2780:	83 8b       	std	Z+19, r24	; 0x13
}
    2782:	df 91       	pop	r29
    2784:	cf 91       	pop	r28
    2786:	1f 91       	pop	r17
    2788:	08 95       	ret

0000278a <display_write_data>:

uint8_t address_counter; 



void display_write_data(uint8_t data){
    278a:	cf 93       	push	r28
    278c:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    278e:	15 98       	cbi	0x02, 5	; 2
	spi_putchar(START_BITS_WRITE_DATA);
    2790:	8a ef       	ldi	r24, 0xFA	; 250
    2792:	0e 94 08 1a 	call	0x3410	; 0x3410 <spi_putchar>
	spi_putchar(data);
    2796:	8c 2f       	mov	r24, r28
    2798:	0e 94 08 1a 	call	0x3410	; 0x3410 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    279c:	15 9a       	sbi	0x02, 5	; 2
}
    279e:	cf 91       	pop	r28
    27a0:	08 95       	ret

000027a2 <display_write_instruction>:

void display_write_instruction(uint8_t inst){
    27a2:	cf 93       	push	r28
    27a4:	c8 2f       	mov	r28, r24
	SPI_START_PORT&=~(1<<SPI_START_PIN);
    27a6:	15 98       	cbi	0x02, 5	; 2
	spi_putchar(START_BITS_WRITE_INSTRUCTION);
    27a8:	88 ef       	ldi	r24, 0xF8	; 248
    27aa:	0e 94 08 1a 	call	0x3410	; 0x3410 <spi_putchar>
	spi_putchar(inst);
    27ae:	8c 2f       	mov	r24, r28
    27b0:	0e 94 08 1a 	call	0x3410	; 0x3410 <spi_putchar>
	SPI_START_PORT|=(1<<SPI_START_PIN);
    27b4:	15 9a       	sbi	0x02, 5	; 2
}
    27b6:	cf 91       	pop	r28
    27b8:	08 95       	ret

000027ba <display_write_display_lines>:

void display_write_display_lines(display_line_t s1,display_line_t s2){
    27ba:	ef 92       	push	r14
    27bc:	ff 92       	push	r15
    27be:	0f 93       	push	r16
    27c0:	1f 93       	push	r17
    27c2:	cf 93       	push	r28
    27c4:	df 93       	push	r29
    27c6:	d8 2f       	mov	r29, r24
    27c8:	c9 2f       	mov	r28, r25
    27ca:	f6 2e       	mov	r15, r22
    27cc:	e7 2e       	mov	r14, r23
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    27ce:	82 e0       	ldi	r24, 0x02	; 2
    27d0:	0e 94 d1 13 	call	0x27a2	; 0x27a2 <display_write_instruction>
    27d4:	0d 2f       	mov	r16, r29
    27d6:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    27d8:	c0 e0       	ldi	r28, 0x00	; 0
    27da:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    27dc:	f8 01       	movw	r30, r16
    27de:	81 91       	ld	r24, Z+
    27e0:	8f 01       	movw	r16, r30
    27e2:	0e 94 c5 13 	call	0x278a	; 0x278a <display_write_data>
}

void display_write_display_lines(display_line_t s1,display_line_t s2){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    27e6:	21 96       	adiw	r28, 0x01	; 1
    27e8:	c4 31       	cpi	r28, 0x14	; 20
    27ea:	d1 05       	cpc	r29, r1
    27ec:	b9 f7       	brne	.-18     	; 0x27dc <display_write_display_lines+0x22>
    27ee:	c4 e1       	ldi	r28, 0x14	; 20
    27f0:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
	}
	
	for(i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    27f2:	84 e1       	ldi	r24, 0x14	; 20
    27f4:	0e 94 d1 13 	call	0x27a2	; 0x27a2 <display_write_instruction>
    27f8:	21 97       	sbiw	r28, 0x01	; 1
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
	}
	
	for(i=0;i<20;i++){
    27fa:	d9 f7       	brne	.-10     	; 0x27f2 <display_write_display_lines+0x38>
    27fc:	0f 2d       	mov	r16, r15
    27fe:	1e 2d       	mov	r17, r14
    2800:	c0 e0       	ldi	r28, 0x00	; 0
    2802:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
		display_write_data(s2[i]);
    2804:	f8 01       	movw	r30, r16
    2806:	81 91       	ld	r24, Z+
    2808:	8f 01       	movw	r16, r30
    280a:	0e 94 c5 13 	call	0x278a	; 0x278a <display_write_data>
	
	for(i=0;i<20;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
			
	for(i=0;i<20;i++){
    280e:	21 96       	adiw	r28, 0x01	; 1
    2810:	c4 31       	cpi	r28, 0x14	; 20
    2812:	d1 05       	cpc	r29, r1
    2814:	b9 f7       	brne	.-18     	; 0x2804 <display_write_display_lines+0x4a>
		display_write_data(s2[i]);
	}	
}
    2816:	df 91       	pop	r29
    2818:	cf 91       	pop	r28
    281a:	1f 91       	pop	r17
    281c:	0f 91       	pop	r16
    281e:	ff 90       	pop	r15
    2820:	ef 90       	pop	r14
    2822:	08 95       	ret

00002824 <display_write_top_line>:

void display_write_top_line(display_line_t s1){
    2824:	0f 93       	push	r16
    2826:	1f 93       	push	r17
    2828:	cf 93       	push	r28
    282a:	df 93       	push	r29
    282c:	d8 2f       	mov	r29, r24
    282e:	c9 2f       	mov	r28, r25
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    2830:	82 e0       	ldi	r24, 0x02	; 2
    2832:	0e 94 d1 13 	call	0x27a2	; 0x27a2 <display_write_instruction>
    2836:	0d 2f       	mov	r16, r29
    2838:	1c 2f       	mov	r17, r28
	for(i=0;i<20;i++){
    283a:	c0 e0       	ldi	r28, 0x00	; 0
    283c:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_data(s1[i]);
    283e:	f8 01       	movw	r30, r16
    2840:	81 91       	ld	r24, Z+
    2842:	8f 01       	movw	r16, r30
    2844:	0e 94 c5 13 	call	0x278a	; 0x278a <display_write_data>
}

void display_write_top_line(display_line_t s1){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	for(i=0;i<20;i++){
    2848:	21 96       	adiw	r28, 0x01	; 1
    284a:	c4 31       	cpi	r28, 0x14	; 20
    284c:	d1 05       	cpc	r29, r1
    284e:	b9 f7       	brne	.-18     	; 0x283e <display_write_top_line+0x1a>
		display_write_data(s1[i]);
	}
	
}
    2850:	df 91       	pop	r29
    2852:	cf 91       	pop	r28
    2854:	1f 91       	pop	r17
    2856:	0f 91       	pop	r16
    2858:	08 95       	ret

0000285a <display_write_bottom_line>:

void display_write_bottom_line(display_line_t s1){
    285a:	ef 92       	push	r14
    285c:	ff 92       	push	r15
    285e:	0f 93       	push	r16
    2860:	1f 93       	push	r17
    2862:	cf 93       	push	r28
    2864:	df 93       	push	r29
    2866:	f8 2e       	mov	r15, r24
    2868:	e9 2e       	mov	r14, r25
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
    286a:	82 e0       	ldi	r24, 0x02	; 2
    286c:	0e 94 d1 13 	call	0x27a2	; 0x27a2 <display_write_instruction>
    2870:	c8 e2       	ldi	r28, 0x28	; 40
    2872:	d0 e0       	ldi	r29, 0x00	; 0
	
	for(i=0;i<40;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
    2874:	84 e1       	ldi	r24, 0x14	; 20
    2876:	0e 94 d1 13 	call	0x27a2	; 0x27a2 <display_write_instruction>
    287a:	21 97       	sbiw	r28, 0x01	; 1

void display_write_bottom_line(display_line_t s1){
	int i;
	display_write_instruction(INSTRUCTION_CURSOR_HOME);	// cursor to pos 1
	
	for(i=0;i<40;i++){
    287c:	d9 f7       	brne	.-10     	; 0x2874 <display_write_bottom_line+0x1a>
    287e:	0f 2d       	mov	r16, r15
    2880:	1e 2d       	mov	r17, r14
    2882:	c0 e0       	ldi	r28, 0x00	; 0
    2884:	d0 e0       	ldi	r29, 0x00	; 0
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
	
	for(i=0;i<20;i++){
		display_write_data(s1[i]);
    2886:	f8 01       	movw	r30, r16
    2888:	81 91       	ld	r24, Z+
    288a:	8f 01       	movw	r16, r30
    288c:	0e 94 c5 13 	call	0x278a	; 0x278a <display_write_data>
	
	for(i=0;i<40;i++){
		display_write_instruction(INSTRUCTION_CURSOR_RIGHT_SHIFT);	// cursor to second line
	};
	
	for(i=0;i<20;i++){
    2890:	21 96       	adiw	r28, 0x01	; 1
    2892:	c4 31       	cpi	r28, 0x14	; 20
    2894:	d1 05       	cpc	r29, r1
    2896:	b9 f7       	brne	.-18     	; 0x2886 <display_write_bottom_line+0x2c>
		display_write_data(s1[i]);
	}
	
}
    2898:	df 91       	pop	r29
    289a:	cf 91       	pop	r28
    289c:	1f 91       	pop	r17
    289e:	0f 91       	pop	r16
    28a0:	ff 90       	pop	r15
    28a2:	ef 90       	pop	r14
    28a4:	08 95       	ret

000028a6 <display_update>:
	
	/* init last menu before error to none */
	selected_menu_pre_error=255;	
}

void display_update(uint8_t request_id, uint8_t value1,uint8_t value2,uint8_t value3, uint8_t value4, uint8_t value5,uint8_t error){
    28a6:	cf 92       	push	r12
    28a8:	0f 93       	push	r16
    28aa:	1f 93       	push	r17
    28ac:	cf 93       	push	r28
    28ae:	df 93       	push	r29
	char * dpl=display_line_blank;
	
	switch(request_id){
    28b0:	e8 2f       	mov	r30, r24
    28b2:	f0 e0       	ldi	r31, 0x00	; 0
    28b4:	e5 33       	cpi	r30, 0x35	; 53
    28b6:	f1 05       	cpc	r31, r1
    28b8:	08 f0       	brcs	.+2      	; 0x28bc <display_update+0x16>
    28ba:	18 c1       	rjmp	.+560    	; 0x2aec <display_update+0x246>
    28bc:	e6 5b       	subi	r30, 0xB6	; 182
    28be:	fe 4f       	sbci	r31, 0xFE	; 254
    28c0:	ee 0f       	add	r30, r30
    28c2:	ff 1f       	adc	r31, r31
    28c4:	05 90       	lpm	r0, Z+
    28c6:	f4 91       	lpm	r31, Z
    28c8:	e0 2d       	mov	r30, r0
    28ca:	09 94       	ijmp
		case DISPLAY_MENU_HOME:
				display_make_display_line_blank(dpl);
    28cc:	cc e2       	ldi	r28, 0x2C	; 44
    28ce:	d2 e0       	ldi	r29, 0x02	; 2
    28d0:	ce 01       	movw	r24, r28
    28d2:	0e 94 d7 11 	call	0x23ae	; 0x23ae <display_make_display_line_blank>
				display_write_display_lines(display_line_home,dpl);
    28d6:	84 e9       	ldi	r24, 0x94	; 148
    28d8:	93 e0       	ldi	r25, 0x03	; 3
    28da:	be 01       	movw	r22, r28
    28dc:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
			break;
    28e0:	05 c1       	rjmp	.+522    	; 0x2aec <display_update+0x246>
		case DISPLAY_MENU_ERROR:
				display_make_display_line_error_or_message(dpl,error);
    28e2:	8c e2       	ldi	r24, 0x2C	; 44
    28e4:	92 e0       	ldi	r25, 0x02	; 2
    28e6:	6c 2d       	mov	r22, r12
    28e8:	70 e0       	ldi	r23, 0x00	; 0
    28ea:	0e 94 c8 0f 	call	0x1f90	; 0x1f90 <display_make_display_line_error_or_message>
				if(error>=100){// is message
    28ee:	83 e6       	ldi	r24, 0x63	; 99
    28f0:	8c 15       	cp	r24, r12
    28f2:	38 f4       	brcc	.+14     	; 0x2902 <display_update+0x5c>
					display_write_display_lines(display_line_message,dpl);
    28f4:	8c e6       	ldi	r24, 0x6C	; 108
    28f6:	93 e0       	ldi	r25, 0x03	; 3
    28f8:	6c e2       	ldi	r22, 0x2C	; 44
    28fa:	72 e0       	ldi	r23, 0x02	; 2
    28fc:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
    2900:	f5 c0       	rjmp	.+490    	; 0x2aec <display_update+0x246>
				}else{ //is error
					display_write_display_lines(display_line_error,dpl);
    2902:	80 e8       	ldi	r24, 0x80	; 128
    2904:	93 e0       	ldi	r25, 0x03	; 3
    2906:	6c e2       	ldi	r22, 0x2C	; 44
    2908:	72 e0       	ldi	r23, 0x02	; 2
    290a:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
    290e:	ee c0       	rjmp	.+476    	; 0x2aec <display_update+0x246>
				}				
			break;
		case DISPLAY_MENU_ACCLERATION_MODE:
				switch(value1){
    2910:	62 30       	cpi	r22, 0x02	; 2
    2912:	61 f0       	breq	.+24     	; 0x292c <display_update+0x86>
    2914:	63 30       	cpi	r22, 0x03	; 3
    2916:	b9 f0       	breq	.+46     	; 0x2946 <display_update+0xa0>
    2918:	61 30       	cpi	r22, 0x01	; 1
    291a:	09 f0       	breq	.+2      	; 0x291e <display_update+0x78>
    291c:	e7 c0       	rjmp	.+462    	; 0x2aec <display_update+0x246>
					case 1: // normal drive
							display_write_display_lines(display_line_accleration_mode,display_line_accleration_mode_normal);
    291e:	80 e9       	ldi	r24, 0x90	; 144
    2920:	92 e0       	ldi	r25, 0x02	; 2
    2922:	6c e7       	ldi	r22, 0x7C	; 124
    2924:	72 e0       	ldi	r23, 0x02	; 2
    2926:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
						break;
    292a:	e0 c0       	rjmp	.+448    	; 0x2aec <display_update+0x246>
					case 2: // Ready, both buttons pressed, show break percent
							display_make_display_line_percent_bar(dpl,value2);
    292c:	cc e2       	ldi	r28, 0x2C	; 44
    292e:	d2 e0       	ldi	r29, 0x02	; 2
    2930:	ce 01       	movw	r24, r28
    2932:	64 2f       	mov	r22, r20
    2934:	70 e0       	ldi	r23, 0x00	; 0
    2936:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <display_make_display_line_percent_bar>
							display_write_display_lines(display_line_accleration_mode_ready,dpl);
    293a:	88 e6       	ldi	r24, 0x68	; 104
    293c:	92 e0       	ldi	r25, 0x02	; 2
    293e:	be 01       	movw	r22, r28
    2940:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
						break;
    2944:	d3 c0       	rjmp	.+422    	; 0x2aec <display_update+0x246>
					case 3: // acceleration GO GO GO
							display_make_display_line_blank(dpl);
    2946:	cc e2       	ldi	r28, 0x2C	; 44
    2948:	d2 e0       	ldi	r29, 0x02	; 2
    294a:	ce 01       	movw	r24, r28
    294c:	0e 94 d7 11 	call	0x23ae	; 0x23ae <display_make_display_line_blank>
							display_write_display_lines(display_line_accleration_mode_go_go,dpl);
    2950:	84 e5       	ldi	r24, 0x54	; 84
    2952:	92 e0       	ldi	r25, 0x02	; 2
    2954:	be 01       	movw	r22, r28
    2956:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
						break;
    295a:	c8 c0       	rjmp	.+400    	; 0x2aec <display_update+0x246>
						break;					
				}
				
			break;
		case DISPLAY_MENU_SOC:
				if(value1==1){
    295c:	61 30       	cpi	r22, 0x01	; 1
    295e:	a9 f4       	brne	.+42     	; 0x298a <display_update+0xe4>
						display_make_soc_line1(dpl,value2,value3,value4,toggle_dot);
    2960:	cc e2       	ldi	r28, 0x2C	; 44
    2962:	d2 e0       	ldi	r29, 0x02	; 2
    2964:	e0 91 80 07 	lds	r30, 0x0780
    2968:	ce 01       	movw	r24, r28
    296a:	64 2f       	mov	r22, r20
    296c:	70 e0       	ldi	r23, 0x00	; 0
    296e:	42 2f       	mov	r20, r18
    2970:	50 e0       	ldi	r21, 0x00	; 0
    2972:	20 2f       	mov	r18, r16
    2974:	30 e0       	ldi	r19, 0x00	; 0
    2976:	0e 2f       	mov	r16, r30
    2978:	10 e0       	ldi	r17, 0x00	; 0
    297a:	0e 94 95 12 	call	0x252a	; 0x252a <display_make_soc_line1>
						display_write_top_line(dpl);
    297e:	ce 01       	movw	r24, r28
    2980:	0e 94 12 14 	call	0x2824	; 0x2824 <display_write_top_line>
						toggle_dot=0;
    2984:	10 92 80 07 	sts	0x0780, r1
    2988:	b1 c0       	rjmp	.+354    	; 0x2aec <display_update+0x246>
				}else if(value1==2){
    298a:	62 30       	cpi	r22, 0x02	; 2
    298c:	09 f0       	breq	.+2      	; 0x2990 <display_update+0xea>
    298e:	ae c0       	rjmp	.+348    	; 0x2aec <display_update+0x246>
						display_make_soc_line2(dpl,value2,value3,value4);
    2990:	cc e2       	ldi	r28, 0x2C	; 44
    2992:	d2 e0       	ldi	r29, 0x02	; 2
    2994:	ce 01       	movw	r24, r28
    2996:	64 2f       	mov	r22, r20
    2998:	70 e0       	ldi	r23, 0x00	; 0
    299a:	42 2f       	mov	r20, r18
    299c:	50 e0       	ldi	r21, 0x00	; 0
    299e:	20 2f       	mov	r18, r16
    29a0:	30 e0       	ldi	r19, 0x00	; 0
    29a2:	0e 94 59 13 	call	0x26b2	; 0x26b2 <display_make_soc_line2>
						display_write_bottom_line(dpl);
    29a6:	ce 01       	movw	r24, r28
    29a8:	0e 94 2d 14 	call	0x285a	; 0x285a <display_write_bottom_line>
						toggle_dot=1;
    29ac:	81 e0       	ldi	r24, 0x01	; 1
    29ae:	80 93 80 07 	sts	0x0780, r24
    29b2:	9c c0       	rjmp	.+312    	; 0x2aec <display_update+0x246>
				}

			break;
		case DISPLAY_MENU_MIN_AV_MAX_VOLT:
				display_make_display_line_min_av_max_volt(dpl,value1,value2,value3);
    29b4:	cc e2       	ldi	r28, 0x2C	; 44
    29b6:	d2 e0       	ldi	r29, 0x02	; 2
    29b8:	ce 01       	movw	r24, r28
    29ba:	70 e0       	ldi	r23, 0x00	; 0
    29bc:	50 e0       	ldi	r21, 0x00	; 0
    29be:	30 e0       	ldi	r19, 0x00	; 0
    29c0:	0e 94 5c 0e 	call	0x1cb8	; 0x1cb8 <display_make_display_line_min_av_max_volt>
				display_write_display_lines(display_line_min_cv_max,dpl);
    29c4:	84 e4       	ldi	r24, 0x44	; 68
    29c6:	93 e0       	ldi	r25, 0x03	; 3
    29c8:	be 01       	movw	r22, r28
    29ca:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
			break;
    29ce:	8e c0       	rjmp	.+284    	; 0x2aec <display_update+0x246>
		case DISPLAY_MENU_MIN_AV_MAX_TEMP:
				display_make_display_line_min_av_max_temp(dpl,value1,value2,value3);
    29d0:	cc e2       	ldi	r28, 0x2C	; 44
    29d2:	d2 e0       	ldi	r29, 0x02	; 2
    29d4:	ce 01       	movw	r24, r28
    29d6:	70 e0       	ldi	r23, 0x00	; 0
    29d8:	50 e0       	ldi	r21, 0x00	; 0
    29da:	30 e0       	ldi	r19, 0x00	; 0
    29dc:	0e 94 18 0f 	call	0x1e30	; 0x1e30 <display_make_display_line_min_av_max_temp>
				display_write_display_lines(display_line_cel_temp,dpl);
    29e0:	80 e3       	ldi	r24, 0x30	; 48
    29e2:	93 e0       	ldi	r25, 0x03	; 3
    29e4:	be 01       	movw	r22, r28
    29e6:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
			break;
    29ea:	80 c0       	rjmp	.+256    	; 0x2aec <display_update+0x246>
		case DISPLAY_MENU_LV_VOLTAGE:
				display_make_display_line_lv_voltage(dpl,value1);
    29ec:	cc e2       	ldi	r28, 0x2C	; 44
    29ee:	d2 e0       	ldi	r29, 0x02	; 2
    29f0:	ce 01       	movw	r24, r28
    29f2:	70 e0       	ldi	r23, 0x00	; 0
    29f4:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <display_make_display_line_lv_voltage>
				display_write_display_lines(display_line_lv_voltage,dpl);
    29f8:	8c e1       	ldi	r24, 0x1C	; 28
    29fa:	93 e0       	ldi	r25, 0x03	; 3
    29fc:	be 01       	movw	r22, r28
    29fe:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
			break;
    2a02:	74 c0       	rjmp	.+232    	; 0x2aec <display_update+0x246>
		case DISPLAY_MENU_MOTOR_TEMP_REAR:
				display_make_display_line_motor_temp(dpl,value1,value2);
    2a04:	cc e2       	ldi	r28, 0x2C	; 44
    2a06:	d2 e0       	ldi	r29, 0x02	; 2
    2a08:	ce 01       	movw	r24, r28
    2a0a:	70 e0       	ldi	r23, 0x00	; 0
    2a0c:	50 e0       	ldi	r21, 0x00	; 0
    2a0e:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_rear,dpl);
    2a12:	8c ec       	ldi	r24, 0xCC	; 204
    2a14:	92 e0       	ldi	r25, 0x02	; 2
    2a16:	be 01       	movw	r22, r28
    2a18:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
			break;
    2a1c:	67 c0       	rjmp	.+206    	; 0x2aec <display_update+0x246>
		case DISPLAY_MENU_MOTOR_TEMP_FRONT:
				display_make_display_line_motor_temp(dpl,value1,value2);
    2a1e:	cc e2       	ldi	r28, 0x2C	; 44
    2a20:	d2 e0       	ldi	r29, 0x02	; 2
    2a22:	ce 01       	movw	r24, r28
    2a24:	70 e0       	ldi	r23, 0x00	; 0
    2a26:	50 e0       	ldi	r21, 0x00	; 0
    2a28:	0e 94 74 0f 	call	0x1ee8	; 0x1ee8 <display_make_display_line_motor_temp>
				display_write_display_lines(display_line_motor_temp_front,dpl);
    2a2c:	80 ee       	ldi	r24, 0xE0	; 224
    2a2e:	92 e0       	ldi	r25, 0x02	; 2
    2a30:	be 01       	movw	r22, r28
    2a32:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
			break;
    2a36:	5a c0       	rjmp	.+180    	; 0x2aec <display_update+0x246>
		case DISPLAY_MENU_MOTOR_POWER_REAR:
				display_make_display_line_percent_bar(dpl,value1);
    2a38:	cc e2       	ldi	r28, 0x2C	; 44
    2a3a:	d2 e0       	ldi	r29, 0x02	; 2
    2a3c:	ce 01       	movw	r24, r28
    2a3e:	70 e0       	ldi	r23, 0x00	; 0
    2a40:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_rear,dpl);
    2a44:	84 ef       	ldi	r24, 0xF4	; 244
    2a46:	92 e0       	ldi	r25, 0x02	; 2
    2a48:	be 01       	movw	r22, r28
    2a4a:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
			break;	
    2a4e:	4e c0       	rjmp	.+156    	; 0x2aec <display_update+0x246>
		case DISPLAY_MENU_MOTOR_POWER_FRONT:
				display_make_display_line_percent_bar(dpl,value1);
    2a50:	cc e2       	ldi	r28, 0x2C	; 44
    2a52:	d2 e0       	ldi	r29, 0x02	; 2
    2a54:	ce 01       	movw	r24, r28
    2a56:	70 e0       	ldi	r23, 0x00	; 0
    2a58:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_motor_power_front,dpl);
    2a5c:	88 e0       	ldi	r24, 0x08	; 8
    2a5e:	93 e0       	ldi	r25, 0x03	; 3
    2a60:	be 01       	movw	r22, r28
    2a62:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
			break;
    2a66:	42 c0       	rjmp	.+132    	; 0x2aec <display_update+0x246>
		case DISPLAY_MENU_TRACTION_CONTROL:
				display_make_display_line_percent_bar(dpl,value1);
    2a68:	cc e2       	ldi	r28, 0x2C	; 44
    2a6a:	d2 e0       	ldi	r29, 0x02	; 2
    2a6c:	ce 01       	movw	r24, r28
    2a6e:	70 e0       	ldi	r23, 0x00	; 0
    2a70:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_traction_control,dpl);
    2a74:	88 eb       	ldi	r24, 0xB8	; 184
    2a76:	92 e0       	ldi	r25, 0x02	; 2
    2a78:	be 01       	movw	r22, r28
    2a7a:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
			break;				
    2a7e:	36 c0       	rjmp	.+108    	; 0x2aec <display_update+0x246>
		case DISPLAY_MENU_TORQUE_VECTORING:
				display_make_display_line_percent_bar(dpl,value1);
    2a80:	cc e2       	ldi	r28, 0x2C	; 44
    2a82:	d2 e0       	ldi	r29, 0x02	; 2
    2a84:	ce 01       	movw	r24, r28
    2a86:	70 e0       	ldi	r23, 0x00	; 0
    2a88:	0e 94 a4 0e 	call	0x1d48	; 0x1d48 <display_make_display_line_percent_bar>
				display_write_display_lines(display_line_torque_vectoring,dpl);		
    2a8c:	84 ea       	ldi	r24, 0xA4	; 164
    2a8e:	92 e0       	ldi	r25, 0x02	; 2
    2a90:	be 01       	movw	r22, r28
    2a92:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
				break;
    2a96:	2a c0       	rjmp	.+84     	; 0x2aec <display_update+0x246>
		case DISPLAY_MENU_BUTTON_TEST:
				display_make_display_line_button_test(dpl,value1);
    2a98:	cc e2       	ldi	r28, 0x2C	; 44
    2a9a:	d2 e0       	ldi	r29, 0x02	; 2
    2a9c:	ce 01       	movw	r24, r28
    2a9e:	70 e0       	ldi	r23, 0x00	; 0
    2aa0:	0e 94 d1 11 	call	0x23a2	; 0x23a2 <display_make_display_line_button_test>
				display_write_display_lines(display_line_buttons_pressed,dpl);
    2aa4:	80 e4       	ldi	r24, 0x40	; 64
    2aa6:	92 e0       	ldi	r25, 0x02	; 2
    2aa8:	be 01       	movw	r22, r28
    2aaa:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
			break;
    2aae:	1e c0       	rjmp	.+60     	; 0x2aec <display_update+0x246>
		case DISPLAY_MENU_TSAL:
				display_write_display_lines(display_line_tsal1,display_line_tsal2);
    2ab0:	88 e1       	ldi	r24, 0x18	; 24
    2ab2:	92 e0       	ldi	r25, 0x02	; 2
    2ab4:	64 e0       	ldi	r22, 0x04	; 4
    2ab6:	72 e0       	ldi	r23, 0x02	; 2
    2ab8:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
			break;
    2abc:	17 c0       	rjmp	.+46     	; 0x2aec <display_update+0x246>
		case DISPLAY_MENU_SELECT_PLAYER:
				display_make_display_line_select_player(dpl,value1);
    2abe:	cc e2       	ldi	r28, 0x2C	; 44
    2ac0:	d2 e0       	ldi	r29, 0x02	; 2
    2ac2:	ce 01       	movw	r24, r28
    2ac4:	70 e0       	ldi	r23, 0x00	; 0
    2ac6:	0e 94 fc 11 	call	0x23f8	; 0x23f8 <display_make_display_line_select_player>
				display_write_display_lines(display_line_player_select,dpl);
    2aca:	84 eb       	ldi	r24, 0xB4	; 180
    2acc:	91 e0       	ldi	r25, 0x01	; 1
    2ace:	be 01       	movw	r22, r28
    2ad0:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
			break;
    2ad4:	0b c0       	rjmp	.+22     	; 0x2aec <display_update+0x246>
		case DISPLAY_MENU_BRAKE_BALANCE:
				 display_make_display_line_brake_balance(dpl,value1);
    2ad6:	cc e2       	ldi	r28, 0x2C	; 44
    2ad8:	d2 e0       	ldi	r29, 0x02	; 2
    2ada:	ce 01       	movw	r24, r28
    2adc:	70 e0       	ldi	r23, 0x00	; 0
    2ade:	0e 94 4a 12 	call	0x2494	; 0x2494 <display_make_display_line_brake_balance>
				 display_write_display_lines(display_line_brake_balance,dpl);
    2ae2:	8c ed       	ldi	r24, 0xDC	; 220
    2ae4:	91 e0       	ldi	r25, 0x01	; 1
    2ae6:	be 01       	movw	r22, r28
    2ae8:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
			break;
		default:
			break;		
	}/* end switch */
}/* end display update */
    2aec:	df 91       	pop	r29
    2aee:	cf 91       	pop	r28
    2af0:	1f 91       	pop	r17
    2af2:	0f 91       	pop	r16
    2af4:	cf 90       	pop	r12
    2af6:	08 95       	ret

00002af8 <display_init>:
		display_write_data(s1[i]);
	}
	
}

void display_init(void){
    2af8:	cf 92       	push	r12
    2afa:	ef 92       	push	r14
    2afc:	0f 93       	push	r16
		/* Clock phase is change on leading edge */
		/* parity is none */
		/* chip select toggle is no */
		/* clock rate index is 0 */
		/* clock rate is CPU clock, so 12MHz and 16Mhz withe new quarz */
	spi_init(SPI_MASTER|SPI_MSB_FIRST|SPI_DATA_MODE_3|SPI_CLKIO_BY_64);
    2afe:	8e e1       	ldi	r24, 0x1E	; 30
    2b00:	0e 94 f2 19 	call	0x33e4	; 0x33e4 <spi_init>
	Spi_disable_it();	
    2b04:	8c b5       	in	r24, 0x2c	; 44
    2b06:	8f 77       	andi	r24, 0x7F	; 127
    2b08:	8c bd       	out	0x2c, r24	; 44
	Spi_select_master_mode();
    2b0a:	8c b5       	in	r24, 0x2c	; 44
    2b0c:	80 61       	ori	r24, 0x10	; 16
    2b0e:	8c bd       	out	0x2c, r24	; 44

	/* Display selected Menu init */
	selected_menu=DISPLAY_MENU_HOME;
    2b10:	10 92 1c 08 	sts	0x081C, r1
	
	
	/*toggle button init */
	SPI_START_DDR|=(1<<SPI_START_PIN);
    2b14:	0d 9a       	sbi	0x01, 5	; 1
	SPI_START_PORT|=(1<<SPI_START_PIN);
    2b16:	15 9a       	sbi	0x02, 5	; 2
	
	/* turn display on */
	display_write_instruction(INSTRUCTION_DISPLAY_ON);
    2b18:	8c e0       	ldi	r24, 0x0C	; 12
    2b1a:	0e 94 d1 13 	call	0x27a2	; 0x27a2 <display_write_instruction>
	
	/* set brigthness to max*/
	display_write_instruction(INSTRUCTION_BRIGHTNESS_100);
    2b1e:	88 e3       	ldi	r24, 0x38	; 56
    2b20:	0e 94 d1 13 	call	0x27a2	; 0x27a2 <display_write_instruction>

	/* set menu to home */
	display_update(DISPLAY_MENU_HOME,0,0,0,0,0,0);
    2b24:	80 e0       	ldi	r24, 0x00	; 0
    2b26:	60 e0       	ldi	r22, 0x00	; 0
    2b28:	40 e0       	ldi	r20, 0x00	; 0
    2b2a:	20 e0       	ldi	r18, 0x00	; 0
    2b2c:	00 e0       	ldi	r16, 0x00	; 0
    2b2e:	ee 24       	eor	r14, r14
    2b30:	cc 24       	eor	r12, r12
    2b32:	0e 94 53 14 	call	0x28a6	; 0x28a6 <display_update>
	
	/* init last menu before error to none */
	selected_menu_pre_error=255;	
    2b36:	8f ef       	ldi	r24, 0xFF	; 255
    2b38:	80 93 d9 07 	sts	0x07D9, r24
}
    2b3c:	0f 91       	pop	r16
    2b3e:	ef 90       	pop	r14
    2b40:	cf 90       	pop	r12
    2b42:	08 95       	ret

00002b44 <display_set_display_string>:
			break;		
	}/* end switch */
}/* end display update */

void display_set_display_string(display_string_t s){
	memcpy(s,display_string,20);
    2b44:	e8 2f       	mov	r30, r24
    2b46:	f9 2f       	mov	r31, r25
    2b48:	aa ed       	ldi	r26, 0xDA	; 218
    2b4a:	b7 e0       	ldi	r27, 0x07	; 7
    2b4c:	84 e1       	ldi	r24, 0x14	; 20
    2b4e:	0d 90       	ld	r0, X+
    2b50:	01 92       	st	Z+, r0
    2b52:	81 50       	subi	r24, 0x01	; 1
    2b54:	e1 f7       	brne	.-8      	; 0x2b4e <display_set_display_string+0xa>
}/* end display_set_display_string*/
    2b56:	08 95       	ret

00002b58 <display_make_display_line_percent>:

void display_make_display_line_percent(char* dpl,uint8_t percent){
    2b58:	fc 01       	movw	r30, r24
    2b5a:	36 2f       	mov	r19, r22
	#define GET_DEC_POS1_PERCENT(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_PERCENT(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_PERCENT(x) (char)(0b00110000+((x)%10))
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
    2b5c:	86 2f       	mov	r24, r22
    2b5e:	64 e6       	ldi	r22, 0x64	; 100
    2b60:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    2b64:	48 2f       	mov	r20, r24
    2b66:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2=GET_DEC_POS2_PERCENT(percent);
    2b68:	2a e0       	ldi	r18, 0x0A	; 10
    2b6a:	83 2f       	mov	r24, r19
    2b6c:	62 2f       	mov	r22, r18
    2b6e:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    2b72:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    2b76:	90 5d       	subi	r25, 0xD0	; 208
	
	if(pos_1=='0'){
    2b78:	40 33       	cpi	r20, 0x30	; 48
    2b7a:	31 f4       	brne	.+12     	; 0x2b88 <display_make_display_line_percent+0x30>
		pos_1=' ';
		if(pos_2=='0'){
    2b7c:	90 33       	cpi	r25, 0x30	; 48
    2b7e:	11 f0       	breq	.+4      	; 0x2b84 <display_make_display_line_percent+0x2c>
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    2b80:	40 e2       	ldi	r20, 0x20	; 32
    2b82:	02 c0       	rjmp	.+4      	; 0x2b88 <display_make_display_line_percent+0x30>
		if(pos_2=='0'){
			pos_2=' ';
    2b84:	90 e2       	ldi	r25, 0x20	; 32
	
	char pos_1=GET_DEC_POS1_PERCENT(percent);
	char pos_2=GET_DEC_POS2_PERCENT(percent);
	
	if(pos_1=='0'){
		pos_1=' ';
    2b86:	40 e2       	ldi	r20, 0x20	; 32
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
	memcpy(dpl,display_line_percent,20);
    2b88:	20 e2       	ldi	r18, 0x20	; 32
    2b8a:	20 83       	st	Z, r18
    2b8c:	21 83       	std	Z+1, r18	; 0x01
    2b8e:	22 83       	std	Z+2, r18	; 0x02
    2b90:	23 83       	std	Z+3, r18	; 0x03
    2b92:	24 83       	std	Z+4, r18	; 0x04
    2b94:	25 83       	std	Z+5, r18	; 0x05
    2b96:	26 83       	std	Z+6, r18	; 0x06
    2b98:	27 83       	std	Z+7, r18	; 0x07
    2b9a:	40 87       	std	Z+8, r20	; 0x08
    2b9c:	91 87       	std	Z+9, r25	; 0x09
		if(pos_2=='0'){
			pos_2=' ';
		}
	}	
	
	display_line_t display_line_percent={' ',' ',' ',' ',' ',' ',' ',' ',pos_1,pos_2,GET_DEC_POS3_PERCENT(percent),'%',' ',' ',' ',' ',' ',' ',' ',' '};
    2b9e:	83 2f       	mov	r24, r19
    2ba0:	6a e0       	ldi	r22, 0x0A	; 10
    2ba2:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    2ba6:	90 5d       	subi	r25, 0xD0	; 208
	memcpy(dpl,display_line_percent,20);
    2ba8:	92 87       	std	Z+10, r25	; 0x0a
    2baa:	85 e2       	ldi	r24, 0x25	; 37
    2bac:	83 87       	std	Z+11, r24	; 0x0b
    2bae:	24 87       	std	Z+12, r18	; 0x0c
    2bb0:	25 87       	std	Z+13, r18	; 0x0d
    2bb2:	26 87       	std	Z+14, r18	; 0x0e
    2bb4:	27 87       	std	Z+15, r18	; 0x0f
    2bb6:	20 8b       	std	Z+16, r18	; 0x10
    2bb8:	21 8b       	std	Z+17, r18	; 0x11
    2bba:	22 8b       	std	Z+18, r18	; 0x12
    2bbc:	23 8b       	std	Z+19, r18	; 0x13
}/* end display_make_display_line_percent */
    2bbe:	08 95       	ret

00002bc0 <display_up>:
	memcpy(dpl,blank,20);
}

void display_up( void )
{
	if((selected_menu==DISPLAY_MENU_ERROR)&&(selected_menu_pre_error!=255)){
    2bc0:	80 91 1c 08 	lds	r24, 0x081C
    2bc4:	8c 30       	cpi	r24, 0x0C	; 12
    2bc6:	51 f4       	brne	.+20     	; 0x2bdc <display_up+0x1c>
    2bc8:	90 91 d9 07 	lds	r25, 0x07D9
    2bcc:	9f 3f       	cpi	r25, 0xFF	; 255
    2bce:	31 f0       	breq	.+12     	; 0x2bdc <display_up+0x1c>
		selected_menu=selected_menu_pre_error;
    2bd0:	90 93 1c 08 	sts	0x081C, r25
		selected_menu_pre_error=255;
    2bd4:	8f ef       	ldi	r24, 0xFF	; 255
    2bd6:	80 93 d9 07 	sts	0x07D9, r24
    2bda:	03 c0       	rjmp	.+6      	; 0x2be2 <display_up+0x22>
	}else{
		selected_menu++;
    2bdc:	8f 5f       	subi	r24, 0xFF	; 255
    2bde:	80 93 1c 08 	sts	0x081C, r24
	}		
	selected_menu%=(DISPLAY_MENU_NUMBER);
    2be2:	80 91 1c 08 	lds	r24, 0x081C
    2be6:	6f e0       	ldi	r22, 0x0F	; 15
    2be8:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    2bec:	90 93 1c 08 	sts	0x081C, r25
	if(selected_menu==0) selected_menu=1;
    2bf0:	99 23       	and	r25, r25
    2bf2:	19 f4       	brne	.+6      	; 0x2bfa <display_up+0x3a>
    2bf4:	81 e0       	ldi	r24, 0x01	; 1
    2bf6:	80 93 1c 08 	sts	0x081C, r24
    2bfa:	08 95       	ret

00002bfc <display_down>:
	return;
}

void display_down( void )
{
	if((selected_menu==1)||(selected_menu==0)){
    2bfc:	80 91 1c 08 	lds	r24, 0x081C
    2c00:	82 30       	cpi	r24, 0x02	; 2
    2c02:	20 f4       	brcc	.+8      	; 0x2c0c <display_down+0x10>
		selected_menu=(DISPLAY_MENU_NUMBER-1);
    2c04:	8e e0       	ldi	r24, 0x0E	; 14
    2c06:	80 93 1c 08 	sts	0x081C, r24
		return;
    2c0a:	08 95       	ret
	}
	
	if((selected_menu==DISPLAY_MENU_ERROR)&&(selected_menu_pre_error!=255)){
    2c0c:	8c 30       	cpi	r24, 0x0C	; 12
    2c0e:	51 f4       	brne	.+20     	; 0x2c24 <display_down+0x28>
    2c10:	90 91 d9 07 	lds	r25, 0x07D9
    2c14:	9f 3f       	cpi	r25, 0xFF	; 255
    2c16:	31 f0       	breq	.+12     	; 0x2c24 <display_down+0x28>
		selected_menu=selected_menu_pre_error;
    2c18:	90 93 1c 08 	sts	0x081C, r25
		selected_menu_pre_error=255;
    2c1c:	8f ef       	ldi	r24, 0xFF	; 255
    2c1e:	80 93 d9 07 	sts	0x07D9, r24
    2c22:	08 95       	ret
	}else{
		selected_menu--;	
    2c24:	81 50       	subi	r24, 0x01	; 1
    2c26:	80 93 1c 08 	sts	0x081C, r24
    2c2a:	08 95       	ret

00002c2c <display_starting>:
	}	
	return;

}

void display_starting(uint8_t percent){
    2c2c:	cf 93       	push	r28
    2c2e:	df 93       	push	r29
    2c30:	68 2f       	mov	r22, r24
	char * dpl=display_line_blank;
	
	display_make_display_line_percent(dpl,percent);
    2c32:	cc e2       	ldi	r28, 0x2C	; 44
    2c34:	d2 e0       	ldi	r29, 0x02	; 2
    2c36:	ce 01       	movw	r24, r28
    2c38:	0e 94 ac 15 	call	0x2b58	; 0x2b58 <display_make_display_line_percent>
	display_write_display_lines(display_line_starting,dpl);
    2c3c:	80 ef       	ldi	r24, 0xF0	; 240
    2c3e:	91 e0       	ldi	r25, 0x01	; 1
    2c40:	be 01       	movw	r22, r28
    2c42:	0e 94 dd 13 	call	0x27ba	; 0x27ba <display_write_display_lines>
	
}
    2c46:	df 91       	pop	r29
    2c48:	cf 91       	pop	r28
    2c4a:	08 95       	ret

00002c4c <display_make_display_line_inverter_temp>:
	
	memcpy(dpl,template,20);
	
}

void display_make_display_line_inverter_temp(dpl,value1,value2){
    2c4c:	cf 92       	push	r12
    2c4e:	df 92       	push	r13
    2c50:	ef 92       	push	r14
    2c52:	ff 92       	push	r15
    2c54:	0f 93       	push	r16
    2c56:	1f 93       	push	r17
    2c58:	cf 93       	push	r28
    2c5a:	df 93       	push	r29
    2c5c:	cd b7       	in	r28, 0x3d	; 61
    2c5e:	de b7       	in	r29, 0x3e	; 62
    2c60:	64 97       	sbiw	r28, 0x14	; 20
    2c62:	0f b6       	in	r0, 0x3f	; 63
    2c64:	f8 94       	cli
    2c66:	de bf       	out	0x3e, r29	; 62
    2c68:	0f be       	out	0x3f, r0	; 63
    2c6a:	cd bf       	out	0x3d, r28	; 61
    2c6c:	f8 2e       	mov	r15, r24
    2c6e:	e9 2e       	mov	r14, r25
    2c70:	fb 01       	movw	r30, r22
    2c72:	6a 01       	movw	r12, r20
	
	#define GET_DEC_POS1_INVERTER_TEMP(x) (char)(0b00110000+(x/100))
	#define GET_DEC_POS2_INVERTER_TEMP(x) (char)(0b00110000+((x/10)%10))
	#define GET_DEC_POS3_INVERTER_TEMP(x) (char)(0b00110000+((x)%10))
	
	char pos_1a=GET_DEC_POS1_INVERTER_TEMP(value1);
    2c74:	04 e6       	ldi	r16, 0x64	; 100
    2c76:	10 e0       	ldi	r17, 0x00	; 0
    2c78:	cb 01       	movw	r24, r22
    2c7a:	b8 01       	movw	r22, r16
    2c7c:	0e 94 48 1c 	call	0x3890	; 0x3890 <__divmodhi4>
    2c80:	46 2f       	mov	r20, r22
    2c82:	40 5d       	subi	r20, 0xD0	; 208
	char pos_2a=GET_DEC_POS2_INVERTER_TEMP(value1);
    2c84:	2a e0       	ldi	r18, 0x0A	; 10
    2c86:	30 e0       	ldi	r19, 0x00	; 0
    2c88:	cf 01       	movw	r24, r30
    2c8a:	b9 01       	movw	r22, r18
    2c8c:	0e 94 48 1c 	call	0x3890	; 0x3890 <__divmodhi4>
    2c90:	cb 01       	movw	r24, r22
    2c92:	b9 01       	movw	r22, r18
    2c94:	0e 94 48 1c 	call	0x3890	; 0x3890 <__divmodhi4>
    2c98:	28 2f       	mov	r18, r24
    2c9a:	20 5d       	subi	r18, 0xD0	; 208
	char pos_1b=GET_DEC_POS1_INVERTER_TEMP(value2);
    2c9c:	c6 01       	movw	r24, r12
    2c9e:	b8 01       	movw	r22, r16
    2ca0:	0e 94 48 1c 	call	0x3890	; 0x3890 <__divmodhi4>
    2ca4:	16 2f       	mov	r17, r22
    2ca6:	10 5d       	subi	r17, 0xD0	; 208
	char pos_2b=GET_DEC_POS2_INVERTER_TEMP(value2);
	
	if(pos_1a=='0'){
    2ca8:	40 33       	cpi	r20, 0x30	; 48
    2caa:	31 f4       	brne	.+12     	; 0x2cb8 <display_make_display_line_inverter_temp+0x6c>
		pos_1a=' ';
		if(pos_2a=='0'){
    2cac:	20 33       	cpi	r18, 0x30	; 48
    2cae:	11 f0       	breq	.+4      	; 0x2cb4 <display_make_display_line_inverter_temp+0x68>
	char pos_2a=GET_DEC_POS2_INVERTER_TEMP(value1);
	char pos_1b=GET_DEC_POS1_INVERTER_TEMP(value2);
	char pos_2b=GET_DEC_POS2_INVERTER_TEMP(value2);
	
	if(pos_1a=='0'){
		pos_1a=' ';
    2cb0:	40 e2       	ldi	r20, 0x20	; 32
    2cb2:	02 c0       	rjmp	.+4      	; 0x2cb8 <display_make_display_line_inverter_temp+0x6c>
		if(pos_2a=='0'){
			pos_2a=' ';
    2cb4:	20 e2       	ldi	r18, 0x20	; 32
	char pos_2a=GET_DEC_POS2_INVERTER_TEMP(value1);
	char pos_1b=GET_DEC_POS1_INVERTER_TEMP(value2);
	char pos_2b=GET_DEC_POS2_INVERTER_TEMP(value2);
	
	if(pos_1a=='0'){
		pos_1a=' ';
    2cb6:	40 e2       	ldi	r20, 0x20	; 32
		if(pos_2a=='0'){
			pos_2a=' ';
		}
	}
	
	if(pos_1b=='0'){
    2cb8:	10 33       	cpi	r17, 0x30	; 48
    2cba:	09 f4       	brne	.+2      	; 0x2cbe <display_make_display_line_inverter_temp+0x72>
		pos_1b=' ';
    2cbc:	10 e2       	ldi	r17, 0x20	; 32
			pos_2b=' ';
		}
	}
	
	
display_line_t dpl_volt={' ',pos_1a,pos_2a,GET_DEC_POS3_INVERTER_TEMP(value1),'','C',' ',' ',' ',' ',' ',' ',' ',' ',pos_1b,pos_1b,GET_DEC_POS3_INVERTER_TEMP(value2),'','C',' '};
    2cbe:	00 e2       	ldi	r16, 0x20	; 32
    2cc0:	09 83       	std	Y+1, r16	; 0x01
    2cc2:	4a 83       	std	Y+2, r20	; 0x02
    2cc4:	2b 83       	std	Y+3, r18	; 0x03
    2cc6:	2a e0       	ldi	r18, 0x0A	; 10
    2cc8:	30 e0       	ldi	r19, 0x00	; 0
    2cca:	cf 01       	movw	r24, r30
    2ccc:	b9 01       	movw	r22, r18
    2cce:	0e 94 48 1c 	call	0x3890	; 0x3890 <__divmodhi4>
    2cd2:	80 5d       	subi	r24, 0xD0	; 208
    2cd4:	8c 83       	std	Y+4, r24	; 0x04
    2cd6:	e0 eb       	ldi	r30, 0xB0	; 176
    2cd8:	ed 83       	std	Y+5, r30	; 0x05
    2cda:	43 e4       	ldi	r20, 0x43	; 67
    2cdc:	4e 83       	std	Y+6, r20	; 0x06
    2cde:	0f 83       	std	Y+7, r16	; 0x07
    2ce0:	08 87       	std	Y+8, r16	; 0x08
    2ce2:	09 87       	std	Y+9, r16	; 0x09
    2ce4:	0a 87       	std	Y+10, r16	; 0x0a
    2ce6:	0b 87       	std	Y+11, r16	; 0x0b
    2ce8:	0c 87       	std	Y+12, r16	; 0x0c
    2cea:	0d 87       	std	Y+13, r16	; 0x0d
    2cec:	0e 87       	std	Y+14, r16	; 0x0e
    2cee:	1f 87       	std	Y+15, r17	; 0x0f
    2cf0:	18 8b       	std	Y+16, r17	; 0x10
    2cf2:	c6 01       	movw	r24, r12
    2cf4:	b9 01       	movw	r22, r18
    2cf6:	0e 94 48 1c 	call	0x3890	; 0x3890 <__divmodhi4>
    2cfa:	80 5d       	subi	r24, 0xD0	; 208
    2cfc:	89 8b       	std	Y+17, r24	; 0x11
    2cfe:	ea 8b       	std	Y+18, r30	; 0x12
    2d00:	4b 8b       	std	Y+19, r20	; 0x13
    2d02:	0c 8b       	std	Y+20, r16	; 0x14
memcpy(dpl,dpl_volt,20);
    2d04:	ef 2d       	mov	r30, r15
    2d06:	fe 2d       	mov	r31, r14
    2d08:	de 01       	movw	r26, r28
    2d0a:	11 96       	adiw	r26, 0x01	; 1
    2d0c:	84 e1       	ldi	r24, 0x14	; 20
    2d0e:	0d 90       	ld	r0, X+
    2d10:	01 92       	st	Z+, r0
    2d12:	81 50       	subi	r24, 0x01	; 1
    2d14:	e1 f7       	brne	.-8      	; 0x2d0e <display_make_display_line_inverter_temp+0xc2>

} /*end display_make_display_line_inverter_temp*/
    2d16:	64 96       	adiw	r28, 0x14	; 20
    2d18:	0f b6       	in	r0, 0x3f	; 63
    2d1a:	f8 94       	cli
    2d1c:	de bf       	out	0x3e, r29	; 62
    2d1e:	0f be       	out	0x3f, r0	; 63
    2d20:	cd bf       	out	0x3d, r28	; 61
    2d22:	df 91       	pop	r29
    2d24:	cf 91       	pop	r28
    2d26:	1f 91       	pop	r17
    2d28:	0f 91       	pop	r16
    2d2a:	ff 90       	pop	r15
    2d2c:	ef 90       	pop	r14
    2d2e:	df 90       	pop	r13
    2d30:	cf 90       	pop	r12
    2d32:	08 95       	ret

00002d34 <InitError>:
#include "../includes/compiler.h"

static U8* errorCode;

void InitError(U8* errorCodeTx){
	errorCode=errorCodeTx;
    2d34:	90 93 82 07 	sts	0x0782, r25
    2d38:	80 93 81 07 	sts	0x0781, r24
	CheckWDT();
    2d3c:	0e 94 32 1c 	call	0x3864	; 0x3864 <CheckWDT>
}
    2d40:	08 95       	ret

00002d42 <AddError>:

void AddError(ERROR_Code er){
	(*errorCode)|=er;
    2d42:	e0 91 81 07 	lds	r30, 0x0781
    2d46:	f0 91 82 07 	lds	r31, 0x0782
    2d4a:	90 81       	ld	r25, Z
    2d4c:	89 2b       	or	r24, r25
    2d4e:	80 83       	st	Z, r24
}
    2d50:	08 95       	ret

00002d52 <ClearErrors>:

void ClearErrors(void){
	(*errorCode)=0;
    2d52:	e0 91 81 07 	lds	r30, 0x0781
    2d56:	f0 91 82 07 	lds	r31, 0x0782
    2d5a:	10 82       	st	Z, r1
    2d5c:	08 95       	ret

00002d5e <EventInit>:

EVENT_Handle event_queue[EVENT_QUEUE_SIZE];
U8 event_queue_head, event_queue_tail;

void EventInit(void){
	event_queue_head=0;
    2d5e:	10 92 a2 08 	sts	0x08A2, r1
	event_queue_tail=0;
    2d62:	10 92 a3 08 	sts	0x08A3, r1
}
    2d66:	08 95       	ret

00002d68 <EventAddEvent>:

void EventAddEvent(EVENT_Handle event){
    2d68:	cf 93       	push	r28
    2d6a:	df 93       	push	r29
    2d6c:	e8 2f       	mov	r30, r24
	if((event_queue_head+1)%EVENT_QUEUE_SIZE!=event_queue_tail){
    2d6e:	c0 91 a2 08 	lds	r28, 0x08A2
    2d72:	d0 e0       	ldi	r29, 0x00	; 0
    2d74:	ce 01       	movw	r24, r28
    2d76:	01 96       	adiw	r24, 0x01	; 1
    2d78:	60 e1       	ldi	r22, 0x10	; 16
    2d7a:	70 e0       	ldi	r23, 0x00	; 0
    2d7c:	0e 94 48 1c 	call	0x3890	; 0x3890 <__divmodhi4>
    2d80:	40 91 a3 08 	lds	r20, 0x08A3
    2d84:	50 e0       	ldi	r21, 0x00	; 0
    2d86:	84 17       	cp	r24, r20
    2d88:	95 07       	cpc	r25, r21
    2d8a:	31 f0       	breq	.+12     	; 0x2d98 <EventAddEvent+0x30>
		event_queue[event_queue_head]=event;
    2d8c:	ce 56       	subi	r28, 0x6E	; 110
    2d8e:	d7 4f       	sbci	r29, 0xF7	; 247
    2d90:	e8 83       	st	Y, r30
		event_queue_head=(event_queue_head+1)%EVENT_QUEUE_SIZE;
    2d92:	80 93 a2 08 	sts	0x08A2, r24
    2d96:	03 c0       	rjmp	.+6      	; 0x2d9e <EventAddEvent+0x36>
	}else{
		AddError(ERROR_EVENTQUEUE_FULL);
    2d98:	80 e1       	ldi	r24, 0x10	; 16
    2d9a:	0e 94 a1 16 	call	0x2d42	; 0x2d42 <AddError>
	}
}
    2d9e:	df 91       	pop	r29
    2da0:	cf 91       	pop	r28
    2da2:	08 95       	ret

00002da4 <EventGetNextEvent>:

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
	if(event_queue_head!=event_queue_tail){
    2da4:	80 91 a3 08 	lds	r24, 0x08A3
    2da8:	90 91 a2 08 	lds	r25, 0x08A2
    2dac:	98 17       	cp	r25, r24
    2dae:	31 f0       	breq	.+12     	; 0x2dbc <EventGetNextEvent+0x18>
		e=event_queue[event_queue_tail];
    2db0:	e2 e9       	ldi	r30, 0x92	; 146
    2db2:	f8 e0       	ldi	r31, 0x08	; 8
    2db4:	e8 0f       	add	r30, r24
    2db6:	f1 1d       	adc	r31, r1
    2db8:	80 81       	ld	r24, Z
    2dba:	08 95       	ret
		AddError(ERROR_EVENTQUEUE_FULL);
	}
}

EVENT_Handle EventGetNextEvent(void){
	EVENT_Handle e=EVENT_NOF_EVENTS;
    2dbc:	8b e0       	ldi	r24, 0x0B	; 11
	if(event_queue_head!=event_queue_tail){
		e=event_queue[event_queue_tail];
	}
	return e;
}
    2dbe:	08 95       	ret

00002dc0 <Dashboard>:



void Dashboard(void){
    2dc0:	cf 92       	push	r12
    2dc2:	ef 92       	push	r14
    2dc4:	0f 93       	push	r16
    2dc6:	cf 93       	push	r28
    2dc8:	df 93       	push	r29
	
	switch(event_queue[event_queue_tail]){
    2dca:	80 91 a3 08 	lds	r24, 0x08A3
    2dce:	e2 e9       	ldi	r30, 0x92	; 146
    2dd0:	f8 e0       	ldi	r31, 0x08	; 8
    2dd2:	e8 0f       	add	r30, r24
    2dd4:	f1 1d       	adc	r31, r1
    2dd6:	80 81       	ld	r24, Z
    2dd8:	86 30       	cpi	r24, 0x06	; 6
    2dda:	09 f4       	brne	.+2      	; 0x2dde <Dashboard+0x1e>
    2ddc:	4f c0       	rjmp	.+158    	; 0x2e7c <Dashboard+0xbc>
    2dde:	87 30       	cpi	r24, 0x07	; 7
    2de0:	40 f4       	brcc	.+16     	; 0x2df2 <Dashboard+0x32>
    2de2:	81 30       	cpi	r24, 0x01	; 1
    2de4:	99 f1       	breq	.+102    	; 0x2e4c <Dashboard+0x8c>
    2de6:	81 30       	cpi	r24, 0x01	; 1
    2de8:	88 f0       	brcs	.+34     	; 0x2e0c <Dashboard+0x4c>
    2dea:	84 30       	cpi	r24, 0x04	; 4
    2dec:	09 f0       	breq	.+2      	; 0x2df0 <Dashboard+0x30>
    2dee:	14 c1       	rjmp	.+552    	; 0x3018 <Dashboard+0x258>
    2df0:	25 c0       	rjmp	.+74     	; 0x2e3c <Dashboard+0x7c>
    2df2:	88 30       	cpi	r24, 0x08	; 8
    2df4:	09 f4       	brne	.+2      	; 0x2df8 <Dashboard+0x38>
    2df6:	70 c0       	rjmp	.+224    	; 0x2ed8 <Dashboard+0x118>
    2df8:	88 30       	cpi	r24, 0x08	; 8
    2dfa:	08 f4       	brcc	.+2      	; 0x2dfe <Dashboard+0x3e>
    2dfc:	6a c0       	rjmp	.+212    	; 0x2ed2 <Dashboard+0x112>
    2dfe:	89 30       	cpi	r24, 0x09	; 9
    2e00:	09 f4       	brne	.+2      	; 0x2e04 <Dashboard+0x44>
    2e02:	70 c0       	rjmp	.+224    	; 0x2ee4 <Dashboard+0x124>
    2e04:	8a 30       	cpi	r24, 0x0A	; 10
    2e06:	09 f0       	breq	.+2      	; 0x2e0a <Dashboard+0x4a>
    2e08:	07 c1       	rjmp	.+526    	; 0x3018 <Dashboard+0x258>
    2e0a:	6f c0       	rjmp	.+222    	; 0x2eea <Dashboard+0x12a>
		case EVENT_INIT:
			/* make structs for can  */
			/* Tx Structs */
			/* Tx Frame 1 */
			CANGetStruct(&dashboard_10_tx,dashboard_10_data.dataBuf,CAN_TX_10_ID,CAN_TX_10_LEN);
    2e0c:	83 e8       	ldi	r24, 0x83	; 131
    2e0e:	97 e0       	ldi	r25, 0x07	; 7
    2e10:	63 e9       	ldi	r22, 0x93	; 147
    2e12:	77 e0       	ldi	r23, 0x07	; 7
    2e14:	42 e0       	ldi	r20, 0x02	; 2
    2e16:	55 e0       	ldi	r21, 0x05	; 5
    2e18:	28 e0       	ldi	r18, 0x08	; 8
    2e1a:	0e 94 21 04 	call	0x842	; 0x842 <CANGetStruct>
			/* Rx Structs*/
			/* Rx Frame*/
			CANGetStruct(&dashboard_rx,dashboard_rx_general_data.dataBuf,CAN_RX_ID,CAN_RX_ID);
    2e1e:	cb e9       	ldi	r28, 0x9B	; 155
    2e20:	d7 e0       	ldi	r29, 0x07	; 7
    2e22:	ce 01       	movw	r24, r28
    2e24:	6b ea       	ldi	r22, 0xAB	; 171
    2e26:	77 e0       	ldi	r23, 0x07	; 7
    2e28:	41 e0       	ldi	r20, 0x01	; 1
    2e2a:	55 e0       	ldi	r21, 0x05	; 5
    2e2c:	21 e0       	ldi	r18, 0x01	; 1
    2e2e:	0e 94 21 04 	call	0x842	; 0x842 <CANGetStruct>
			
			sei(); /* enable interrupts*/
    2e32:	78 94       	sei
			/* start Rx */
			/* Frame 1 */
			CANStartRx(&dashboard_rx);
    2e34:	ce 01       	movw	r24, r28
    2e36:	0e 94 32 04 	call	0x864	; 0x864 <CANStartRx>
		
				
			return;
    2e3a:	ee c0       	rjmp	.+476    	; 0x3018 <Dashboard+0x258>
		break;
		case EVENT_10HZ:
		
			if(dashboard_state!=DASHBOARD_STATE_STARTING) return;
    2e3c:	80 91 c0 07 	lds	r24, 0x07C0
    2e40:	88 23       	and	r24, r24
    2e42:	09 f0       	breq	.+2      	; 0x2e46 <Dashboard+0x86>
    2e44:	e9 c0       	rjmp	.+466    	; 0x3018 <Dashboard+0x258>
			startup_sequence();
    2e46:	0e 94 21 1a 	call	0x3442	; 0x3442 <startup_sequence>
			
		return;
    2e4a:	e6 c0       	rjmp	.+460    	; 0x3018 <Dashboard+0x258>
		break;
		case EVENT_50HZ:
			
			// Check if State Machine in Running State
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    2e4c:	80 91 c0 07 	lds	r24, 0x07C0
    2e50:	81 30       	cpi	r24, 0x01	; 1
    2e52:	09 f0       	breq	.+2      	; 0x2e56 <Dashboard+0x96>
    2e54:	e1 c0       	rjmp	.+450    	; 0x3018 <Dashboard+0x258>
		
			// Multiplex
			#if HAS_BUTTONS
				button_multiplex_cycle();				
    2e56:	0e 94 08 03 	call	0x610	; 0x610 <button_multiplex_cycle>
			#endif	

			// gather data
			dashboard_10_data.dataStruct.REQUEST_ID=selected_menu;
    2e5a:	80 91 1c 08 	lds	r24, 0x081C
    2e5e:	80 93 93 07 	sts	0x0793, r24
					
			dashboard_10_data.dataStruct.KEYS_1=button_key1;
    2e62:	80 91 7d 07 	lds	r24, 0x077D
    2e66:	80 93 94 07 	sts	0x0794, r24
			dashboard_10_data.dataStruct.KEYS_2=button_key2;
    2e6a:	80 91 7c 07 	lds	r24, 0x077C
    2e6e:	80 93 95 07 	sts	0x0795, r24
			
			
			// Send tx Frame
			CANAddSendData(&dashboard_10_tx);
    2e72:	83 e8       	ldi	r24, 0x83	; 131
    2e74:	97 e0       	ldi	r25, 0x07	; 7
    2e76:	0e 94 98 04 	call	0x930	; 0x930 <CANAddSendData>
		
			
		return;
    2e7a:	ce c0       	rjmp	.+412    	; 0x3018 <Dashboard+0x258>
		break;
		case EVENT_4HZ:
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    2e7c:	80 91 c0 07 	lds	r24, 0x07C0
    2e80:	81 30       	cpi	r24, 0x01	; 1
    2e82:	09 f0       	breq	.+2      	; 0x2e86 <Dashboard+0xc6>
    2e84:	c9 c0       	rjmp	.+402    	; 0x3018 <Dashboard+0x258>
	
			if(buzz_cycles!=0){
    2e86:	80 91 7e 07 	lds	r24, 0x077E
    2e8a:	88 23       	and	r24, r24
    2e8c:	f9 f0       	breq	.+62     	; 0x2ecc <Dashboard+0x10c>
				if(buzzer_count<=2){
    2e8e:	80 91 7f 07 	lds	r24, 0x077F
    2e92:	83 30       	cpi	r24, 0x03	; 3
    2e94:	40 f4       	brcc	.+16     	; 0x2ea6 <Dashboard+0xe6>
					buzzer_off();
    2e96:	0e 94 99 03 	call	0x732	; 0x732 <buzzer_off>
					buzzer_count--;
    2e9a:	80 91 7f 07 	lds	r24, 0x077F
    2e9e:	81 50       	subi	r24, 0x01	; 1
    2ea0:	80 93 7f 07 	sts	0x077F, r24
    2ea4:	03 c0       	rjmp	.+6      	; 0x2eac <Dashboard+0xec>
				}else{
					buzzer_count--;
    2ea6:	81 50       	subi	r24, 0x01	; 1
    2ea8:	80 93 7f 07 	sts	0x077F, r24
				}
				if(buzzer_count==0){
    2eac:	80 91 7f 07 	lds	r24, 0x077F
    2eb0:	88 23       	and	r24, r24
    2eb2:	09 f0       	breq	.+2      	; 0x2eb6 <Dashboard+0xf6>
    2eb4:	b1 c0       	rjmp	.+354    	; 0x3018 <Dashboard+0x258>
					buzzer_count=4;
    2eb6:	84 e0       	ldi	r24, 0x04	; 4
    2eb8:	80 93 7f 07 	sts	0x077F, r24
					buzzer_on();
    2ebc:	0e 94 97 03 	call	0x72e	; 0x72e <buzzer_on>
					buzz_cycles--;
    2ec0:	80 91 7e 07 	lds	r24, 0x077E
    2ec4:	81 50       	subi	r24, 0x01	; 1
    2ec6:	80 93 7e 07 	sts	0x077E, r24
    2eca:	a6 c0       	rjmp	.+332    	; 0x3018 <Dashboard+0x258>
				}
			}else{
				buzzer_off();
    2ecc:	0e 94 99 03 	call	0x732	; 0x732 <buzzer_off>
    2ed0:	a3 c0       	rjmp	.+326    	; 0x3018 <Dashboard+0x258>
				
			return;
			break;
		case EVENT_CANERROR:
			/* Catch Can Errors*/
			CANAbortCMD();
    2ed2:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <CANAbortCMD>
		return;
    2ed6:	a0 c0       	rjmp	.+320    	; 0x3018 <Dashboard+0x258>
		case EVENT_CANTIMEOUT:
			CANAbortCMD();	
    2ed8:	0e 94 ea 04 	call	0x9d4	; 0x9d4 <CANAbortCMD>
			AddError(ERROR_CANTIMEOUT);
    2edc:	88 e0       	ldi	r24, 0x08	; 8
    2ede:	0e 94 a1 16 	call	0x2d42	; 0x2d42 <AddError>
		break;
    2ee2:	9a c0       	rjmp	.+308    	; 0x3018 <Dashboard+0x258>
		case EVENT_CANTX:
			CANSendNext();
    2ee4:	0e 94 c9 04 	call	0x992	; 0x992 <CANSendNext>
		break;
    2ee8:	97 c0       	rjmp	.+302    	; 0x3018 <Dashboard+0x258>
		case EVENT_CANRX:
		
			// Check if State Machine in Running State
			if(dashboard_state!=DASHBOARD_STATE_RUNNING) return;
    2eea:	80 91 c0 07 	lds	r24, 0x07C0
    2eee:	81 30       	cpi	r24, 0x01	; 1
    2ef0:	09 f0       	breq	.+2      	; 0x2ef4 <Dashboard+0x134>
    2ef2:	92 c0       	rjmp	.+292    	; 0x3018 <Dashboard+0x258>

			// Get CAN Data
			CANGetData(&dashboard_rx);
    2ef4:	8b e9       	ldi	r24, 0x9B	; 155
    2ef6:	97 e0       	ldi	r25, 0x07	; 7
    2ef8:	0e 94 40 04 	call	0x880	; 0x880 <CANGetData>
			
			uint8_t id=dashboard_rx_general_data.dataStruct.REQUEST_ID;	
    2efc:	d0 91 ad 07 	lds	r29, 0x07AD
			uint8_t leds=dashboard_rx_general_data.dataStruct.LEDS;
    2f00:	eb ea       	ldi	r30, 0xAB	; 171
    2f02:	f7 e0       	ldi	r31, 0x07	; 7
    2f04:	c0 81       	ld	r28, Z
			uint8_t error_code=dashboard_rx_general_data.dataStruct.ERRCODE;
    2f06:	c1 80       	ldd	r12, Z+1	; 0x01
			
			// React to CAN Data
			if(leds&1){
    2f08:	c0 ff       	sbrs	r28, 0
    2f0a:	04 c0       	rjmp	.+8      	; 0x2f14 <Dashboard+0x154>
				led_set(LED_ID_START);
    2f0c:	80 e0       	ldi	r24, 0x00	; 0
    2f0e:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
    2f12:	03 c0       	rjmp	.+6      	; 0x2f1a <Dashboard+0x15a>
			}else{
				led_clear(LED_ID_START);
    2f14:	80 e0       	ldi	r24, 0x00	; 0
    2f16:	0e 94 6b 18 	call	0x30d6	; 0x30d6 <led_clear>
			}
			if((leds>>1)&1){
    2f1a:	8c 2f       	mov	r24, r28
    2f1c:	86 95       	lsr	r24
    2f1e:	80 ff       	sbrs	r24, 0
    2f20:	04 c0       	rjmp	.+8      	; 0x2f2a <Dashboard+0x16a>
				led_set(LED_ID_LV_LOW);
    2f22:	8a e0       	ldi	r24, 0x0A	; 10
    2f24:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
    2f28:	03 c0       	rjmp	.+6      	; 0x2f30 <Dashboard+0x170>
			}else{
				led_clear(LED_ID_LV_LOW);
    2f2a:	8a e0       	ldi	r24, 0x0A	; 10
    2f2c:	0e 94 6b 18 	call	0x30d6	; 0x30d6 <led_clear>
			}
			if((leds>>2)&1){
    2f30:	8c 2f       	mov	r24, r28
    2f32:	86 95       	lsr	r24
    2f34:	86 95       	lsr	r24
    2f36:	80 ff       	sbrs	r24, 0
    2f38:	04 c0       	rjmp	.+8      	; 0x2f42 <Dashboard+0x182>
				led_set(LED_ID_IMD);
    2f3a:	82 e0       	ldi	r24, 0x02	; 2
    2f3c:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
    2f40:	03 c0       	rjmp	.+6      	; 0x2f48 <Dashboard+0x188>
			}else{
				led_clear(LED_ID_IMD);
    2f42:	82 e0       	ldi	r24, 0x02	; 2
    2f44:	0e 94 6b 18 	call	0x30d6	; 0x30d6 <led_clear>
			}	
			if((leds>>3)&1){
    2f48:	8c 2f       	mov	r24, r28
    2f4a:	86 95       	lsr	r24
    2f4c:	86 95       	lsr	r24
    2f4e:	86 95       	lsr	r24
    2f50:	80 ff       	sbrs	r24, 0
    2f52:	04 c0       	rjmp	.+8      	; 0x2f5c <Dashboard+0x19c>
				led_set(LED_ID_OK);
    2f54:	83 e0       	ldi	r24, 0x03	; 3
    2f56:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
    2f5a:	03 c0       	rjmp	.+6      	; 0x2f62 <Dashboard+0x1a2>
			}else{
				led_clear(LED_ID_OK);			
    2f5c:	83 e0       	ldi	r24, 0x03	; 3
    2f5e:	0e 94 6b 18 	call	0x30d6	; 0x30d6 <led_clear>
			}
			if((leds>>4)&1){
    2f62:	8c 2f       	mov	r24, r28
    2f64:	82 95       	swap	r24
    2f66:	8f 70       	andi	r24, 0x0F	; 15
    2f68:	80 ff       	sbrs	r24, 0
    2f6a:	04 c0       	rjmp	.+8      	; 0x2f74 <Dashboard+0x1b4>
				led_set(LED_ID_BRAKE);
    2f6c:	84 e0       	ldi	r24, 0x04	; 4
    2f6e:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
    2f72:	03 c0       	rjmp	.+6      	; 0x2f7a <Dashboard+0x1ba>
			}else{
				led_clear(LED_ID_BRAKE);
    2f74:	84 e0       	ldi	r24, 0x04	; 4
    2f76:	0e 94 6b 18 	call	0x30d6	; 0x30d6 <led_clear>
			}
			if((leds>>5)&1){
    2f7a:	8c 2f       	mov	r24, r28
    2f7c:	82 95       	swap	r24
    2f7e:	86 95       	lsr	r24
    2f80:	87 70       	andi	r24, 0x07	; 7
    2f82:	80 ff       	sbrs	r24, 0
    2f84:	07 c0       	rjmp	.+14     	; 0x2f94 <Dashboard+0x1d4>
				if(buzz_cycles!=0) return; // buzzer already buzzing
    2f86:	80 91 7e 07 	lds	r24, 0x077E
    2f8a:	88 23       	and	r24, r24
    2f8c:	09 f0       	breq	.+2      	; 0x2f90 <Dashboard+0x1d0>
    2f8e:	44 c0       	rjmp	.+136    	; 0x3018 <Dashboard+0x258>
				buzzer_buzz_ready_to_drive();
    2f90:	0e 94 9b 03 	call	0x736	; 0x736 <buzzer_buzz_ready_to_drive>
			}
			if((leds>>6)&1){
    2f94:	c2 95       	swap	r28
    2f96:	c6 95       	lsr	r28
    2f98:	c6 95       	lsr	r28
    2f9a:	c3 70       	andi	r28, 0x03	; 3
    2f9c:	c0 ff       	sbrs	r28, 0
    2f9e:	04 c0       	rjmp	.+8      	; 0x2fa8 <Dashboard+0x1e8>
				led_set(LED_ID_AMS);
    2fa0:	81 e0       	ldi	r24, 0x01	; 1
    2fa2:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
    2fa6:	03 c0       	rjmp	.+6      	; 0x2fae <Dashboard+0x1ee>
			}else{
				led_clear(LED_ID_AMS);							
    2fa8:	81 e0       	ldi	r24, 0x01	; 1
    2faa:	0e 94 6b 18 	call	0x30d6	; 0x30d6 <led_clear>
			}
			
			if((display_current_error!=error_code)&(error_code!=0)){ // If error code has changed, swap menu to error menu
    2fae:	81 e0       	ldi	r24, 0x01	; 1
    2fb0:	90 91 43 08 	lds	r25, 0x0843
    2fb4:	9c 15       	cp	r25, r12
    2fb6:	09 f4       	brne	.+2      	; 0x2fba <Dashboard+0x1fa>
    2fb8:	80 e0       	ldi	r24, 0x00	; 0
    2fba:	88 23       	and	r24, r24
    2fbc:	e1 f0       	breq	.+56     	; 0x2ff6 <Dashboard+0x236>
    2fbe:	81 e0       	ldi	r24, 0x01	; 1
    2fc0:	cc 20       	and	r12, r12
    2fc2:	09 f4       	brne	.+2      	; 0x2fc6 <Dashboard+0x206>
    2fc4:	80 e0       	ldi	r24, 0x00	; 0
    2fc6:	88 23       	and	r24, r24
    2fc8:	b1 f0       	breq	.+44     	; 0x2ff6 <Dashboard+0x236>
				display_current_error=error_code;
    2fca:	c0 92 43 08 	sts	0x0843, r12
				selected_menu_pre_error=selected_menu;
    2fce:	80 91 1c 08 	lds	r24, 0x081C
    2fd2:	80 93 d9 07 	sts	0x07D9, r24
				selected_menu=DISPLAY_MENU_ERROR;
    2fd6:	8c e0       	ldi	r24, 0x0C	; 12
    2fd8:	80 93 1c 08 	sts	0x081C, r24
				display_update(selected_menu,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5,error_code);
    2fdc:	60 91 ae 07 	lds	r22, 0x07AE
    2fe0:	40 91 af 07 	lds	r20, 0x07AF
    2fe4:	20 91 b0 07 	lds	r18, 0x07B0
    2fe8:	00 91 b1 07 	lds	r16, 0x07B1
    2fec:	e0 90 b2 07 	lds	r14, 0x07B2
    2ff0:	0e 94 53 14 	call	0x28a6	; 0x28a6 <display_update>
    2ff4:	11 c0       	rjmp	.+34     	; 0x3018 <Dashboard+0x258>
			}else if(id==selected_menu){			
    2ff6:	80 91 1c 08 	lds	r24, 0x081C
    2ffa:	d8 17       	cp	r29, r24
    2ffc:	69 f4       	brne	.+26     	; 0x3018 <Dashboard+0x258>
				display_update(selected_menu,dashboard_rx_general_data.dataStruct.VALUE1,dashboard_rx_general_data.dataStruct.VALUE2,dashboard_rx_general_data.dataStruct.VALUE3,dashboard_rx_general_data.dataStruct.VALUE4,dashboard_rx_general_data.dataStruct.VALUE5,error_code);
    2ffe:	8d 2f       	mov	r24, r29
    3000:	60 91 ae 07 	lds	r22, 0x07AE
    3004:	40 91 af 07 	lds	r20, 0x07AF
    3008:	20 91 b0 07 	lds	r18, 0x07B0
    300c:	00 91 b1 07 	lds	r16, 0x07B1
    3010:	e0 90 b2 07 	lds	r14, 0x07B2
    3014:	0e 94 53 14 	call	0x28a6	; 0x28a6 <display_update>
		return;
		break;
		default:
		break;
	}
}
    3018:	df 91       	pop	r29
    301a:	cf 91       	pop	r28
    301c:	0f 91       	pop	r16
    301e:	ef 90       	pop	r14
    3020:	cf 90       	pop	r12
    3022:	08 95       	ret

00003024 <EventHandleEvent>:


void EventHandleEvent(void){
	if(event_queue_head!=event_queue_tail){
    3024:	90 91 a2 08 	lds	r25, 0x08A2
    3028:	80 91 a3 08 	lds	r24, 0x08A3
    302c:	98 17       	cp	r25, r24
    302e:	61 f0       	breq	.+24     	; 0x3048 <EventHandleEvent+0x24>
		Dashboard();		
    3030:	0e 94 e0 16 	call	0x2dc0	; 0x2dc0 <Dashboard>
		event_queue_tail=(event_queue_tail+1)%EVENT_QUEUE_SIZE;
    3034:	80 91 a3 08 	lds	r24, 0x08A3
    3038:	90 e0       	ldi	r25, 0x00	; 0
    303a:	01 96       	adiw	r24, 0x01	; 1
    303c:	60 e1       	ldi	r22, 0x10	; 16
    303e:	70 e0       	ldi	r23, 0x00	; 0
    3040:	0e 94 48 1c 	call	0x3890	; 0x3890 <__divmodhi4>
    3044:	80 93 a3 08 	sts	0x08A3, r24
    3048:	08 95       	ret

0000304a <led_init>:
void led_init(void){
	
	
	// Set Data Direction of LED I/O Pins 
	
	DDRD|=(0x01)<<(7);/* set data direction to output*/
    304a:	57 9a       	sbi	0x0a, 7	; 10
	DDRA|=(0x01)<<(1);/* set data direction to output*/
    304c:	09 9a       	sbi	0x01, 1	; 1
	DDRA|=(0x01)<<(3);/* set data direction to output*/
    304e:	0b 9a       	sbi	0x01, 3	; 1
	DDRA|=(0x01)<<(4);/* set data direction to output*/
    3050:	0c 9a       	sbi	0x01, 4	; 1
	DDRG|=(0x01)<<(2);/* set data direction to output*/
    3052:	9a 9a       	sbi	0x13, 2	; 19
	DDRC|=(0x01)<<(4);/* set data direction to output*/
    3054:	3c 9a       	sbi	0x07, 4	; 7
	DDRC|=(0x01)<<(0);/* set data direction to output*/
    3056:	38 9a       	sbi	0x07, 0	; 7
	DDRG|=(0x01)<<(1);/* set data direction to output*/
    3058:	99 9a       	sbi	0x13, 1	; 19
	DDRG|=(0x01)<<(0);/* set data direction to output*/
    305a:	98 9a       	sbi	0x13, 0	; 19
	DDRC|=(0x01)<<(1);/* set data direction to output*/
    305c:	39 9a       	sbi	0x07, 1	; 7
	DDRA|=(0x01)<<(2);/* set data direction to output*/
    305e:	0a 9a       	sbi	0x01, 2	; 1
	
	// turn off all leds to start with	
	led_clear_all();
    3060:	0e 94 a3 18 	call	0x3146	; 0x3146 <led_clear_all>
	
}
    3064:	08 95       	ret

00003066 <led_set>:

void led_set(uint8_t led_id){	
	if(led_id>11) return; /* illegal id */
    3066:	8c 30       	cpi	r24, 0x0C	; 12
    3068:	a8 f5       	brcc	.+106    	; 0x30d4 <led_set+0x6e>
	
	switch(led_id){
    306a:	85 30       	cpi	r24, 0x05	; 5
    306c:	91 f1       	breq	.+100    	; 0x30d2 <led_set+0x6c>
    306e:	86 30       	cpi	r24, 0x06	; 6
    3070:	70 f4       	brcc	.+28     	; 0x308e <led_set+0x28>
    3072:	82 30       	cpi	r24, 0x02	; 2
    3074:	31 f1       	breq	.+76     	; 0x30c2 <led_set+0x5c>
    3076:	83 30       	cpi	r24, 0x03	; 3
    3078:	28 f4       	brcc	.+10     	; 0x3084 <led_set+0x1e>
    307a:	88 23       	and	r24, r24
    307c:	41 f1       	breq	.+80     	; 0x30ce <led_set+0x68>
    307e:	81 30       	cpi	r24, 0x01	; 1
    3080:	49 f5       	brne	.+82     	; 0x30d4 <led_set+0x6e>
    3082:	13 c0       	rjmp	.+38     	; 0x30aa <led_set+0x44>
    3084:	83 30       	cpi	r24, 0x03	; 3
    3086:	09 f1       	breq	.+66     	; 0x30ca <led_set+0x64>
    3088:	84 30       	cpi	r24, 0x04	; 4
    308a:	21 f5       	brne	.+72     	; 0x30d4 <led_set+0x6e>
    308c:	1c c0       	rjmp	.+56     	; 0x30c6 <led_set+0x60>
    308e:	88 30       	cpi	r24, 0x08	; 8
    3090:	91 f0       	breq	.+36     	; 0x30b6 <led_set+0x50>
    3092:	89 30       	cpi	r24, 0x09	; 9
    3094:	28 f4       	brcc	.+10     	; 0x30a0 <led_set+0x3a>
    3096:	86 30       	cpi	r24, 0x06	; 6
    3098:	51 f0       	breq	.+20     	; 0x30ae <led_set+0x48>
    309a:	87 30       	cpi	r24, 0x07	; 7
    309c:	d9 f4       	brne	.+54     	; 0x30d4 <led_set+0x6e>
    309e:	09 c0       	rjmp	.+18     	; 0x30b2 <led_set+0x4c>
    30a0:	89 30       	cpi	r24, 0x09	; 9
    30a2:	59 f0       	breq	.+22     	; 0x30ba <led_set+0x54>
    30a4:	8a 30       	cpi	r24, 0x0A	; 10
    30a6:	b1 f4       	brne	.+44     	; 0x30d4 <led_set+0x6e>
    30a8:	0a c0       	rjmp	.+20     	; 0x30be <led_set+0x58>
		case LED_ID_AMS:
				PORTD|=(0x01)<<(7);	/* turn on led */
    30aa:	5f 9a       	sbi	0x0b, 7	; 11
			break;
    30ac:	08 95       	ret
		case LED_ID_TV:
				PORTA|=(0x01)<<(1);/* turn on led */
    30ae:	11 9a       	sbi	0x02, 1	; 2
			break;
    30b0:	08 95       	ret
		case LED_ID_RECUP:
				PORTA|=(0x01)<<(3);/* turn on led */
    30b2:	13 9a       	sbi	0x02, 3	; 2
			break;
    30b4:	08 95       	ret
		case LED_ID_KOBI:
				PORTA|=(0x01)<<(4);/* turn on led */
    30b6:	14 9a       	sbi	0x02, 4	; 2
				break;
    30b8:	08 95       	ret
		case LED_ID_AD:
				PORTG|=(0x01)<<(2);/* turn on led */
    30ba:	a2 9a       	sbi	0x14, 2	; 20
				break;
    30bc:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC|=(0x01)<<(4);/* turn on led */
    30be:	44 9a       	sbi	0x08, 4	; 8
				break;
    30c0:	08 95       	ret
		case LED_ID_IMD:
				PORTC|=(0x01)<<(0);/* turn on led */
    30c2:	40 9a       	sbi	0x08, 0	; 8
				break;
    30c4:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG|=(0x01)<<(1);/* turn on led */
    30c6:	a1 9a       	sbi	0x14, 1	; 20
				break;
    30c8:	08 95       	ret
		case LED_ID_OK:
				PORTG|=(0x01)<<(0);/* turn on led */
    30ca:	a0 9a       	sbi	0x14, 0	; 20
				break;
    30cc:	08 95       	ret
		case LED_ID_START:
				PORTC|=(0x01)<<(1);/* turn on led */
    30ce:	41 9a       	sbi	0x08, 1	; 8
				break;
    30d0:	08 95       	ret
		case LED_ID_TC:
				PORTA|=(0x01)<<(2);/* turn on led*/
    30d2:	12 9a       	sbi	0x02, 2	; 2
    30d4:	08 95       	ret

000030d6 <led_clear>:
				
				
}

void led_clear(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    30d6:	8c 30       	cpi	r24, 0x0C	; 12
    30d8:	a8 f5       	brcc	.+106    	; 0x3144 <led_clear+0x6e>
	
	switch(led_id){
    30da:	85 30       	cpi	r24, 0x05	; 5
    30dc:	91 f1       	breq	.+100    	; 0x3142 <led_clear+0x6c>
    30de:	86 30       	cpi	r24, 0x06	; 6
    30e0:	70 f4       	brcc	.+28     	; 0x30fe <led_clear+0x28>
    30e2:	82 30       	cpi	r24, 0x02	; 2
    30e4:	31 f1       	breq	.+76     	; 0x3132 <led_clear+0x5c>
    30e6:	83 30       	cpi	r24, 0x03	; 3
    30e8:	28 f4       	brcc	.+10     	; 0x30f4 <led_clear+0x1e>
    30ea:	88 23       	and	r24, r24
    30ec:	41 f1       	breq	.+80     	; 0x313e <led_clear+0x68>
    30ee:	81 30       	cpi	r24, 0x01	; 1
    30f0:	49 f5       	brne	.+82     	; 0x3144 <led_clear+0x6e>
    30f2:	13 c0       	rjmp	.+38     	; 0x311a <led_clear+0x44>
    30f4:	83 30       	cpi	r24, 0x03	; 3
    30f6:	09 f1       	breq	.+66     	; 0x313a <led_clear+0x64>
    30f8:	84 30       	cpi	r24, 0x04	; 4
    30fa:	21 f5       	brne	.+72     	; 0x3144 <led_clear+0x6e>
    30fc:	1c c0       	rjmp	.+56     	; 0x3136 <led_clear+0x60>
    30fe:	88 30       	cpi	r24, 0x08	; 8
    3100:	91 f0       	breq	.+36     	; 0x3126 <led_clear+0x50>
    3102:	89 30       	cpi	r24, 0x09	; 9
    3104:	28 f4       	brcc	.+10     	; 0x3110 <led_clear+0x3a>
    3106:	86 30       	cpi	r24, 0x06	; 6
    3108:	51 f0       	breq	.+20     	; 0x311e <led_clear+0x48>
    310a:	87 30       	cpi	r24, 0x07	; 7
    310c:	d9 f4       	brne	.+54     	; 0x3144 <led_clear+0x6e>
    310e:	09 c0       	rjmp	.+18     	; 0x3122 <led_clear+0x4c>
    3110:	89 30       	cpi	r24, 0x09	; 9
    3112:	59 f0       	breq	.+22     	; 0x312a <led_clear+0x54>
    3114:	8a 30       	cpi	r24, 0x0A	; 10
    3116:	b1 f4       	brne	.+44     	; 0x3144 <led_clear+0x6e>
    3118:	0a c0       	rjmp	.+20     	; 0x312e <led_clear+0x58>
		case LED_ID_AMS:
				PORTD&=~(1<<(7));	/* turn off led */
    311a:	5f 98       	cbi	0x0b, 7	; 11
				break;
    311c:	08 95       	ret
		case LED_ID_TV:
				PORTA&=~(1<<(1));/* turn off led */
    311e:	11 98       	cbi	0x02, 1	; 2
				break;
    3120:	08 95       	ret
		case LED_ID_RECUP:
				PORTA&=~(1<<(3));/* turn off led */
    3122:	13 98       	cbi	0x02, 3	; 2
				break;
    3124:	08 95       	ret
		case LED_ID_KOBI:
				PORTA&=~(1<<(4));/* turn off led */
    3126:	14 98       	cbi	0x02, 4	; 2
				break;
    3128:	08 95       	ret
		case LED_ID_AD:
				PORTG&=~(1<<(2));/* turn off led */
    312a:	a2 98       	cbi	0x14, 2	; 20
				break;
    312c:	08 95       	ret
		case LED_ID_LV_LOW:
				PORTC&=~(1<<(4));/* turn off led */
    312e:	44 98       	cbi	0x08, 4	; 8
				break;
    3130:	08 95       	ret
		case LED_ID_IMD:
				PORTC&=~(1<<(0));/* turn off led */
    3132:	40 98       	cbi	0x08, 0	; 8
				break;
    3134:	08 95       	ret
		case LED_ID_BRAKE:
				PORTG&=~(1<<(1));/* turn off led */
    3136:	a1 98       	cbi	0x14, 1	; 20
				break;
    3138:	08 95       	ret
		case LED_ID_OK:
				PORTG&=~(1<<(0));/* turn off led */
    313a:	a0 98       	cbi	0x14, 0	; 20
				break;
    313c:	08 95       	ret
		case LED_ID_START:
				PORTC&=~(1<<(1));/* turn off led */
    313e:	41 98       	cbi	0x08, 1	; 8
				break;
    3140:	08 95       	ret
		case LED_ID_TC:
				PORTA&=~(1<<(2));/* turn off led*/
    3142:	12 98       	cbi	0x02, 2	; 2
    3144:	08 95       	ret

00003146 <led_clear_all>:
	
	
	
}

void led_clear_all(void){
    3146:	cf 93       	push	r28
	uint8_t j=0;
    3148:	c0 e0       	ldi	r28, 0x00	; 0
	for(j;j<12;j++){
		led_clear(j);
    314a:	8c 2f       	mov	r24, r28
    314c:	0e 94 6b 18 	call	0x30d6	; 0x30d6 <led_clear>
	
}

void led_clear_all(void){
	uint8_t j=0;
	for(j;j<12;j++){
    3150:	cf 5f       	subi	r28, 0xFF	; 255
    3152:	cc 30       	cpi	r28, 0x0C	; 12
    3154:	d1 f7       	brne	.-12     	; 0x314a <led_clear_all+0x4>
		led_clear(j);
	}
    3156:	cf 91       	pop	r28
    3158:	08 95       	ret

0000315a <led_is_set>:
				break;
	}			
}				
			
uint8_t led_is_set(uint8_t led_id){
	if(led_id>11) return; /* illegal id */
    315a:	8c 30       	cpi	r24, 0x0C	; 12
    315c:	08 f0       	brcs	.+2      	; 0x3160 <led_is_set+0x6>
    315e:	79 c0       	rjmp	.+242    	; 0x3252 <led_is_set+0xf8>
	
	switch(led_id){
    3160:	85 30       	cpi	r24, 0x05	; 5
    3162:	59 f1       	breq	.+86     	; 0x31ba <led_is_set+0x60>
    3164:	86 30       	cpi	r24, 0x06	; 6
    3166:	98 f4       	brcc	.+38     	; 0x318e <led_is_set+0x34>
    3168:	82 30       	cpi	r24, 0x02	; 2
    316a:	09 f4       	brne	.+2      	; 0x316e <led_is_set+0x14>
    316c:	4f c0       	rjmp	.+158    	; 0x320c <led_is_set+0xb2>
    316e:	83 30       	cpi	r24, 0x03	; 3
    3170:	38 f4       	brcc	.+14     	; 0x3180 <led_is_set+0x26>
    3172:	88 23       	and	r24, r24
    3174:	09 f4       	brne	.+2      	; 0x3178 <led_is_set+0x1e>
    3176:	5d c0       	rjmp	.+186    	; 0x3232 <led_is_set+0xd8>
    3178:	81 30       	cpi	r24, 0x01	; 1
    317a:	09 f0       	breq	.+2      	; 0x317e <led_is_set+0x24>
    317c:	69 c0       	rjmp	.+210    	; 0x3250 <led_is_set+0xf6>
    317e:	18 c0       	rjmp	.+48     	; 0x31b0 <led_is_set+0x56>
    3180:	83 30       	cpi	r24, 0x03	; 3
    3182:	09 f4       	brne	.+2      	; 0x3186 <led_is_set+0x2c>
    3184:	50 c0       	rjmp	.+160    	; 0x3226 <led_is_set+0xcc>
    3186:	84 30       	cpi	r24, 0x04	; 4
    3188:	09 f0       	breq	.+2      	; 0x318c <led_is_set+0x32>
    318a:	62 c0       	rjmp	.+196    	; 0x3250 <led_is_set+0xf6>
    318c:	45 c0       	rjmp	.+138    	; 0x3218 <led_is_set+0xbe>
    318e:	88 30       	cpi	r24, 0x08	; 8
    3190:	69 f1       	breq	.+90     	; 0x31ec <led_is_set+0x92>
    3192:	89 30       	cpi	r24, 0x09	; 9
    3194:	38 f4       	brcc	.+14     	; 0x31a4 <led_is_set+0x4a>
    3196:	86 30       	cpi	r24, 0x06	; 6
    3198:	09 f4       	brne	.+2      	; 0x319c <led_is_set+0x42>
    319a:	52 c0       	rjmp	.+164    	; 0x3240 <led_is_set+0xe6>
    319c:	87 30       	cpi	r24, 0x07	; 7
    319e:	09 f0       	breq	.+2      	; 0x31a2 <led_is_set+0x48>
    31a0:	57 c0       	rjmp	.+174    	; 0x3250 <led_is_set+0xf6>
    31a2:	13 c0       	rjmp	.+38     	; 0x31ca <led_is_set+0x70>
    31a4:	89 30       	cpi	r24, 0x09	; 9
    31a6:	d1 f0       	breq	.+52     	; 0x31dc <led_is_set+0x82>
    31a8:	8a 30       	cpi	r24, 0x0A	; 10
    31aa:	09 f0       	breq	.+2      	; 0x31ae <led_is_set+0x54>
    31ac:	51 c0       	rjmp	.+162    	; 0x3250 <led_is_set+0xf6>
    31ae:	26 c0       	rjmp	.+76     	; 0x31fc <led_is_set+0xa2>
		case LED_ID_AMS:
			return 0x01==(PORTD>>(7));	
    31b0:	81 e0       	ldi	r24, 0x01	; 1
    31b2:	5f 99       	sbic	0x0b, 7	; 11
    31b4:	4e c0       	rjmp	.+156    	; 0x3252 <led_is_set+0xf8>
    31b6:	80 e0       	ldi	r24, 0x00	; 0
    31b8:	08 95       	ret
			break;
		case LED_ID_TC:
			return 0x01==(PORTA>>(1));
    31ba:	92 b1       	in	r25, 0x02	; 2
    31bc:	96 95       	lsr	r25
    31be:	81 e0       	ldi	r24, 0x01	; 1
    31c0:	91 30       	cpi	r25, 0x01	; 1
    31c2:	09 f4       	brne	.+2      	; 0x31c6 <led_is_set+0x6c>
    31c4:	46 c0       	rjmp	.+140    	; 0x3252 <led_is_set+0xf8>
    31c6:	80 e0       	ldi	r24, 0x00	; 0
    31c8:	08 95       	ret
			break;
		case LED_ID_RECUP:
			return 0x01==(PORTA>>(3));
    31ca:	92 b1       	in	r25, 0x02	; 2
    31cc:	96 95       	lsr	r25
    31ce:	96 95       	lsr	r25
    31d0:	96 95       	lsr	r25
    31d2:	81 e0       	ldi	r24, 0x01	; 1
    31d4:	91 30       	cpi	r25, 0x01	; 1
    31d6:	e9 f1       	breq	.+122    	; 0x3252 <led_is_set+0xf8>
    31d8:	80 e0       	ldi	r24, 0x00	; 0
    31da:	08 95       	ret
			break;
		case LED_ID_AD:
			return 0x01==(PORTA>>(4));
    31dc:	92 b1       	in	r25, 0x02	; 2
    31de:	92 95       	swap	r25
    31e0:	9f 70       	andi	r25, 0x0F	; 15
    31e2:	81 e0       	ldi	r24, 0x01	; 1
    31e4:	91 30       	cpi	r25, 0x01	; 1
    31e6:	a9 f1       	breq	.+106    	; 0x3252 <led_is_set+0xf8>
    31e8:	80 e0       	ldi	r24, 0x00	; 0
    31ea:	08 95       	ret
			break;
		case LED_ID_KOBI:
			return 0x01==(PORTG>>(2));
    31ec:	94 b3       	in	r25, 0x14	; 20
    31ee:	96 95       	lsr	r25
    31f0:	96 95       	lsr	r25
    31f2:	81 e0       	ldi	r24, 0x01	; 1
    31f4:	91 30       	cpi	r25, 0x01	; 1
    31f6:	69 f1       	breq	.+90     	; 0x3252 <led_is_set+0xf8>
    31f8:	80 e0       	ldi	r24, 0x00	; 0
    31fa:	08 95       	ret
			break;
		case LED_ID_LV_LOW:
			return 0x01==(PORTC>>(4));
    31fc:	98 b1       	in	r25, 0x08	; 8
    31fe:	92 95       	swap	r25
    3200:	9f 70       	andi	r25, 0x0F	; 15
    3202:	81 e0       	ldi	r24, 0x01	; 1
    3204:	91 30       	cpi	r25, 0x01	; 1
    3206:	29 f1       	breq	.+74     	; 0x3252 <led_is_set+0xf8>
    3208:	80 e0       	ldi	r24, 0x00	; 0
    320a:	08 95       	ret
			break;
		case LED_ID_IMD:
			return 0x01==(PORTC>>(0));
    320c:	98 b1       	in	r25, 0x08	; 8
    320e:	81 e0       	ldi	r24, 0x01	; 1
    3210:	91 30       	cpi	r25, 0x01	; 1
    3212:	f9 f0       	breq	.+62     	; 0x3252 <led_is_set+0xf8>
    3214:	80 e0       	ldi	r24, 0x00	; 0
    3216:	08 95       	ret
			break;
		case LED_ID_BRAKE:
			return 0x01==(PORTG>>(1));
    3218:	94 b3       	in	r25, 0x14	; 20
    321a:	96 95       	lsr	r25
    321c:	81 e0       	ldi	r24, 0x01	; 1
    321e:	91 30       	cpi	r25, 0x01	; 1
    3220:	c1 f0       	breq	.+48     	; 0x3252 <led_is_set+0xf8>
    3222:	80 e0       	ldi	r24, 0x00	; 0
    3224:	08 95       	ret
			break;
		case LED_ID_OK:
			return 0x01==(PORTG>>(0));
    3226:	94 b3       	in	r25, 0x14	; 20
    3228:	81 e0       	ldi	r24, 0x01	; 1
    322a:	91 30       	cpi	r25, 0x01	; 1
    322c:	91 f0       	breq	.+36     	; 0x3252 <led_is_set+0xf8>
    322e:	80 e0       	ldi	r24, 0x00	; 0
    3230:	08 95       	ret
			break;
		case LED_ID_START:
			return 0x01==(PORTC>>(1));
    3232:	98 b1       	in	r25, 0x08	; 8
    3234:	96 95       	lsr	r25
    3236:	81 e0       	ldi	r24, 0x01	; 1
    3238:	91 30       	cpi	r25, 0x01	; 1
    323a:	59 f0       	breq	.+22     	; 0x3252 <led_is_set+0xf8>
    323c:	80 e0       	ldi	r24, 0x00	; 0
    323e:	08 95       	ret
			break;
		case LED_ID_TV:
			return 0x01==(PORTA>>(2));
    3240:	92 b1       	in	r25, 0x02	; 2
    3242:	96 95       	lsr	r25
    3244:	96 95       	lsr	r25
    3246:	81 e0       	ldi	r24, 0x01	; 1
    3248:	91 30       	cpi	r25, 0x01	; 1
    324a:	19 f0       	breq	.+6      	; 0x3252 <led_is_set+0xf8>
    324c:	80 e0       	ldi	r24, 0x00	; 0
    324e:	08 95       	ret
    3250:	08 95       	ret
			break;
		default:
		break;
	}
}
    3252:	08 95       	ret

00003254 <led_toggle>:



void led_toggle(uint8_t led_id){
    3254:	cf 93       	push	r28
    3256:	c8 2f       	mov	r28, r24
	if(led_is_set(led_id)){
    3258:	0e 94 ad 18 	call	0x315a	; 0x315a <led_is_set>
    325c:	88 23       	and	r24, r24
    325e:	21 f0       	breq	.+8      	; 0x3268 <led_toggle+0x14>
		led_clear(led_id);
    3260:	8c 2f       	mov	r24, r28
    3262:	0e 94 6b 18 	call	0x30d6	; 0x30d6 <led_clear>
    3266:	03 c0       	rjmp	.+6      	; 0x326e <led_toggle+0x1a>
	}else{
		led_set(led_id);
    3268:	8c 2f       	mov	r24, r28
    326a:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
	}
}
    326e:	cf 91       	pop	r28
    3270:	08 95       	ret

00003272 <led_state_set>:


void led_state_set(uint16_t led_new_state){
    3272:	ef 92       	push	r14
    3274:	ff 92       	push	r15
    3276:	0f 93       	push	r16
    3278:	1f 93       	push	r17
    327a:	cf 93       	push	r28
    327c:	df 93       	push	r29
    327e:	7c 01       	movw	r14, r24
    3280:	c0 e0       	ldi	r28, 0x00	; 0
    3282:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    3284:	01 e0       	ldi	r16, 0x01	; 1
    3286:	10 e0       	ldi	r17, 0x00	; 0
		led_set(led_id);
	}
}


void led_state_set(uint16_t led_new_state){
    3288:	8c 2f       	mov	r24, r28
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
		if(led_new_state&(1<<i)){
    328a:	98 01       	movw	r18, r16
    328c:	0c 2e       	mov	r0, r28
    328e:	02 c0       	rjmp	.+4      	; 0x3294 <led_state_set+0x22>
    3290:	22 0f       	add	r18, r18
    3292:	33 1f       	adc	r19, r19
    3294:	0a 94       	dec	r0
    3296:	e2 f7       	brpl	.-8      	; 0x3290 <led_state_set+0x1e>
    3298:	2e 21       	and	r18, r14
    329a:	3f 21       	and	r19, r15
    329c:	21 15       	cp	r18, r1
    329e:	31 05       	cpc	r19, r1
    32a0:	11 f0       	breq	.+4      	; 0x32a6 <led_state_set+0x34>
			led_set(i);
    32a2:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
    32a6:	21 96       	adiw	r28, 0x01	; 1
}


void led_state_set(uint16_t led_new_state){
	uint8_t i;
	for(i=0;i<LED_NUMBER;i++){
    32a8:	cb 30       	cpi	r28, 0x0B	; 11
    32aa:	d1 05       	cpc	r29, r1
    32ac:	69 f7       	brne	.-38     	; 0x3288 <led_state_set+0x16>
		if(led_new_state&(1<<i)){
			led_set(i);
		}
	}
}
    32ae:	df 91       	pop	r29
    32b0:	cf 91       	pop	r28
    32b2:	1f 91       	pop	r17
    32b4:	0f 91       	pop	r16
    32b6:	ff 90       	pop	r15
    32b8:	ef 90       	pop	r14
    32ba:	08 95       	ret

000032bc <led_state_return>:

uint16_t led_state_return(void){
    32bc:	0f 93       	push	r16
    32be:	1f 93       	push	r17
    32c0:	cf 93       	push	r28
    32c2:	df 93       	push	r29
    32c4:	c0 e0       	ldi	r28, 0x00	; 0
    32c6:	d0 e0       	ldi	r29, 0x00	; 0
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
			led_state|=led_is_set(i)<<i;
    32c8:	8c 2f       	mov	r24, r28
    32ca:	0e 94 ad 18 	call	0x315a	; 0x315a <led_is_set>
    32ce:	90 e0       	ldi	r25, 0x00	; 0
    32d0:	0c 2e       	mov	r0, r28
    32d2:	02 c0       	rjmp	.+4      	; 0x32d8 <led_state_return+0x1c>
    32d4:	88 0f       	add	r24, r24
    32d6:	99 1f       	adc	r25, r25
    32d8:	0a 94       	dec	r0
    32da:	e2 f7       	brpl	.-8      	; 0x32d4 <led_state_return+0x18>
    32dc:	08 2b       	or	r16, r24
    32de:	19 2b       	or	r17, r25
    32e0:	21 96       	adiw	r28, 0x01	; 1
}

uint16_t led_state_return(void){
		uint8_t i;
		uint16_t led_state;
		for(i=0;i<LED_NUMBER;i++){
    32e2:	cb 30       	cpi	r28, 0x0B	; 11
    32e4:	d1 05       	cpc	r29, r1
    32e6:	81 f7       	brne	.-32     	; 0x32c8 <led_state_return+0xc>
			led_state|=led_is_set(i)<<i;
		}
	return led_state;
}
    32e8:	80 2f       	mov	r24, r16
    32ea:	91 2f       	mov	r25, r17
    32ec:	df 91       	pop	r29
    32ee:	cf 91       	pop	r28
    32f0:	1f 91       	pop	r17
    32f2:	0f 91       	pop	r16
    32f4:	08 95       	ret

000032f6 <led_percent_bar>:




void led_percent_bar(uint8_t percent){	
    32f6:	cf 93       	push	r28
    32f8:	c8 2f       	mov	r28, r24
	
	if(percent<19){
    32fa:	83 31       	cpi	r24, 0x13	; 19
    32fc:	10 f4       	brcc	.+4      	; 0x3302 <led_percent_bar+0xc>
		//clear all leds
		led_clear_all();
    32fe:	0e 94 a3 18 	call	0x3146	; 0x3146 <led_clear_all>
	}
	
	if(percent>19){
    3302:	c4 31       	cpi	r28, 0x14	; 20
    3304:	30 f0       	brcs	.+12     	; 0x3312 <led_percent_bar+0x1c>
		// turn on IMD and AD
		led_set(LED_ID_IMD);
    3306:	82 e0       	ldi	r24, 0x02	; 2
    3308:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
		led_set(LED_ID_KOBI);
    330c:	88 e0       	ldi	r24, 0x08	; 8
    330e:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
	}
	
	if(percent>39){
    3312:	c8 32       	cpi	r28, 0x28	; 40
    3314:	30 f0       	brcs	.+12     	; 0x3322 <led_percent_bar+0x2c>
		// turn on LV LOW and KOBI	
		led_set(LED_ID_LV_LOW);
    3316:	8a e0       	ldi	r24, 0x0A	; 10
    3318:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
		led_set(LED_ID_AD);
    331c:	89 e0       	ldi	r24, 0x09	; 9
    331e:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
	}		
	
	if(percent>59){
    3322:	cc 33       	cpi	r28, 0x3C	; 60
    3324:	30 f0       	brcs	.+12     	; 0x3332 <led_percent_bar+0x3c>
		//turn on AMS and RECUP
		led_set(LED_ID_START);
    3326:	80 e0       	ldi	r24, 0x00	; 0
    3328:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
		led_set(LED_ID_RECUP);
    332c:	87 e0       	ldi	r24, 0x07	; 7
    332e:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
	}		
	
	if(percent>79){
    3332:	c0 35       	cpi	r28, 0x50	; 80
    3334:	30 f0       	brcs	.+12     	; 0x3342 <led_percent_bar+0x4c>
		//turn on OK and TV
		led_set(LED_ID_OK);
    3336:	83 e0       	ldi	r24, 0x03	; 3
    3338:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
		led_set(LED_ID_TC);
    333c:	85 e0       	ldi	r24, 0x05	; 5
    333e:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
	}
	
	if(percent>99){
    3342:	c4 36       	cpi	r28, 0x64	; 100
    3344:	30 f0       	brcs	.+12     	; 0x3352 <led_percent_bar+0x5c>
		//turn on Brake and TC
		led_set(LED_ID_BRAKE);
    3346:	84 e0       	ldi	r24, 0x04	; 4
    3348:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
		led_set(LED_ID_TV);
    334c:	86 e0       	ldi	r24, 0x06	; 6
    334e:	0e 94 33 18 	call	0x3066	; 0x3066 <led_set>
	}		
		
	
	
	
}
    3352:	cf 91       	pop	r28
    3354:	08 95       	ret

00003356 <main_deinit>:
		
}

void main_deinit(){
	
}
    3356:	08 95       	ret

00003358 <ports_init>:
	*/
	
	
	/* Init Ports */
	// Default Pin config for PORT A,B,C,D,E,F (Input with pull up)
	DDRA=0x00;
    3358:	11 b8       	out	0x01, r1	; 1
	DDRB=0x00;
    335a:	14 b8       	out	0x04, r1	; 4
	DDRC&=~(0b10011111);;
    335c:	87 b1       	in	r24, 0x07	; 7
    335e:	80 76       	andi	r24, 0x60	; 96
    3360:	87 b9       	out	0x07, r24	; 7
	DDRD=0xFF;
    3362:	8f ef       	ldi	r24, 0xFF	; 255
    3364:	8a b9       	out	0x0a, r24	; 10
	DDRE=0x00;
    3366:	1d b8       	out	0x0d, r1	; 13
	DDRF=0x00;
    3368:	10 ba       	out	0x10, r1	; 16
	DDRG&=~(0b00011111); // Port G Pins 7,8 and 6 not written
    336a:	93 b3       	in	r25, 0x13	; 19
    336c:	90 7e       	andi	r25, 0xE0	; 224
    336e:	93 bb       	out	0x13, r25	; 19
	
	PORTA=0xFF;
    3370:	82 b9       	out	0x02, r24	; 2
	PORTB=0xFF;
    3372:	85 b9       	out	0x05, r24	; 5
	PORTC=0xFF;
    3374:	88 b9       	out	0x08, r24	; 8
	PORTD|=(0b10011111);
    3376:	9b b1       	in	r25, 0x0b	; 11
    3378:	9f 69       	ori	r25, 0x9F	; 159
    337a:	9b b9       	out	0x0b, r25	; 11
	PORTE=0xFF;
    337c:	8e b9       	out	0x0e, r24	; 14
	PORTF=0xFF;
    337e:	81 bb       	out	0x11, r24	; 17
	PORTG|=(0b00011111); // Port G Pins 7,8 and 6 not written
    3380:	84 b3       	in	r24, 0x14	; 20
    3382:	8f 61       	ori	r24, 0x1F	; 31
    3384:	84 bb       	out	0x14, r24	; 20
	
}
    3386:	08 95       	ret

00003388 <main_init>:



void main_init(){

	dashboard_state=DASHBOARD_STATE_STARTING;
    3388:	10 92 c0 07 	sts	0x07C0, r1
	
	ports_init();
    338c:	0e 94 ac 19 	call	0x3358	; 0x3358 <ports_init>
	
	Timer0_init(TMR0_PRESCALER);
    3390:	84 e0       	ldi	r24, 0x04	; 4
    3392:	0e 94 ae 1b 	call	0x375c	; 0x375c <Timer0_init>
	
	CANInit();
    3396:	0e 94 08 04 	call	0x810	; 0x810 <CANInit>

	#if HAS_50HZ|HAS_200HZ|HAS_50HZ
	Timer1_init(TMR1_PRESCALER,FALSE);
    339a:	82 e0       	ldi	r24, 0x02	; 2
    339c:	60 e0       	ldi	r22, 0x00	; 0
    339e:	0e 94 bc 1b 	call	0x3778	; 0x3778 <Timer1_init>
	#endif

	#if HAS_10HZ|HAS_5HZ|HAS_4HZ
	Timer3_init(TMR3_PRESCALER,FALSE);
    33a2:	83 e0       	ldi	r24, 0x03	; 3
    33a4:	60 e0       	ldi	r22, 0x00	; 0
    33a6:	0e 94 c1 1b 	call	0x3782	; 0x3782 <Timer3_init>
	#endif

	#if HAS_50HZ
	TIMER_Timer1_OCR1A_on();
    33aa:	0e 94 c6 1b 	call	0x378c	; 0x378c <TIMER_Timer1_OCR1A_on>
	#if HAS_200HZ
	TIMER_Timer1_OCR1C_on();
	#endif

	#if HAS_10HZ
	TIMER_Timer3_OCR3A_on();
    33ae:	0e 94 f6 1b 	call	0x37ec	; 0x37ec <TIMER_Timer3_OCR3A_on>
	#endif

	#if HAS_BUZZER
	buzzer_init();
    33b2:	0e 94 94 03 	call	0x728	; 0x728 <buzzer_init>
	TIMER_Timer3_OCR3C_on();
    33b6:	0e 94 16 1c 	call	0x382c	; 0x382c <TIMER_Timer3_OCR3C_on>
	#endif
	
	#if HAS_LEDS
	led_init();
    33ba:	0e 94 25 18 	call	0x304a	; 0x304a <led_init>
	#endif
	
	#if HAS_BUTTONS
	button_init();
    33be:	0e 94 e7 02 	call	0x5ce	; 0x5ce <button_init>
	#endif
	
	#if HAS_DISPLAY
	display_init();
    33c2:	0e 94 7c 15 	call	0x2af8	; 0x2af8 <display_init>
	#endif
	
	#if HAS_RADIO
	radio_init();
    33c6:	0e 94 eb 19 	call	0x33d6	; 0x33d6 <radio_init>
	#endif
	
	InitWDT();
    33ca:	0e 94 26 1c 	call	0x384c	; 0x384c <InitWDT>
	
	EventAddEvent(EVENT_INIT);
    33ce:	80 e0       	ldi	r24, 0x00	; 0
    33d0:	0e 94 b4 16 	call	0x2d68	; 0x2d68 <EventAddEvent>
	
		
}
    33d4:	08 95       	ret

000033d6 <radio_init>:
#include <stdint.h>
#include <avr/io.h>
#include "../includes/Radio.h"

void radio_init(void){
	RADIO_DDR|=1<<RADIO_PIN;
    33d6:	52 9a       	sbi	0x0a, 2	; 10
	RADIO_PORT&=~(1<<RADIO_PIN);
    33d8:	5a 98       	cbi	0x0b, 2	; 11
}
    33da:	08 95       	ret

000033dc <radio_on>:

void radio_on(void){
	RADIO_PORT|=(1<<RADIO_PIN);
    33dc:	5a 9a       	sbi	0x0b, 2	; 11
}
    33de:	08 95       	ret

000033e0 <radio_off>:

void radio_off(void){
	RADIO_PORT&=~(1<<RADIO_PIN);
    33e0:	5a 98       	cbi	0x0b, 2	; 11
}
    33e2:	08 95       	ret

000033e4 <spi_init>:
//! @return == TRUE:  (always)
//!
//------------------------------------------------------------------------------
Bool spi_init (U8 config)
{
	Spi_init_ss();
    33e4:	20 9a       	sbi	0x04, 0	; 4
	
    Spi_init_config(config);
    33e6:	20 9a       	sbi	0x04, 0	; 4
    33e8:	94 b1       	in	r25, 0x04	; 4
    33ea:	96 60       	ori	r25, 0x06	; 6
    33ec:	94 b9       	out	0x04, r25	; 4
    33ee:	9c b5       	in	r25, 0x2c	; 44
    33f0:	90 7c       	andi	r25, 0xC0	; 192
    33f2:	9c bd       	out	0x2c, r25	; 44
    33f4:	9c b5       	in	r25, 0x2c	; 44
    33f6:	8f 73       	andi	r24, 0x3F	; 63
    33f8:	89 2b       	or	r24, r25
    33fa:	8c bd       	out	0x2c, r24	; 44
    33fc:	8d b5       	in	r24, 0x2d	; 45
    33fe:	8d bd       	out	0x2d, r24	; 45
    Spi_enable();
    3400:	8c b5       	in	r24, 0x2c	; 44
    3402:	80 64       	ori	r24, 0x40	; 64
    3404:	8c bd       	out	0x2c, r24	; 44
	
    return TRUE;
}
    3406:	81 e0       	ldi	r24, 0x01	; 1
    3408:	08 95       	ret

0000340a <spi_test_hit>:
//!         == FALSE: NO byte received
//!
//------------------------------------------------------------------------------
Bool spi_test_hit (void)
{
    return Spi_rx_ready();
    340a:	8d b5       	in	r24, 0x2d	; 45
}
    340c:	80 78       	andi	r24, 0x80	; 128
    340e:	08 95       	ret

00003410 <spi_putchar>:
//! @return  character sent.
//!
//------------------------------------------------------------------------------
U8 spi_putchar (U8 ch)
{
    Spi_send_byte(ch);
    3410:	8e bd       	out	0x2e, r24	; 46
    Spi_wait_spif();
    3412:	0d b4       	in	r0, 0x2d	; 45
    3414:	07 fe       	sbrs	r0, 7
    3416:	fd cf       	rjmp	.-6      	; 0x3412 <spi_putchar+0x2>
    return ch;
}
    3418:	08 95       	ret

0000341a <spi_getchar>:
//------------------------------------------------------------------------------
U8 spi_getchar (void)
{
    U8 ch;

    Spi_wait_spif();
    341a:	0d b4       	in	r0, 0x2d	; 45
    341c:	07 fe       	sbrs	r0, 7
    341e:	fd cf       	rjmp	.-6      	; 0x341a <spi_getchar>
    ch = Spi_get_byte();
    3420:	8e b5       	in	r24, 0x2e	; 46
    return ch;
}
    3422:	08 95       	ret

00003424 <spi_transmit_master>:
//!
//------------------------------------------------------------------------------
void  spi_transmit_master(U8 ch)
{
    //-- Wait for transmission complete
    Spi_wait_eot();
    3424:	0d b4       	in	r0, 0x2d	; 45
    3426:	07 fe       	sbrs	r0, 7
    3428:	fd cf       	rjmp	.-6      	; 0x3424 <spi_transmit_master>
    
    //-- Start new transmission
    Spi_send_byte(ch);
    342a:	8e bd       	out	0x2e, r24	; 46
}
    342c:	08 95       	ret

0000342e <__vector_20>:
//! @param  buffer:  buffer of length 2 with characters to send on the SPI
//!
//! @return  none
//!

static ISR(SPI_STC_vect){
    342e:	1f 92       	push	r1
    3430:	0f 92       	push	r0
    3432:	0f b6       	in	r0, 0x3f	; 63
    3434:	0f 92       	push	r0
    3436:	11 24       	eor	r1, r1
}
    3438:	0f 90       	pop	r0
    343a:	0f be       	out	0x3f, r0	; 63
    343c:	0f 90       	pop	r0
    343e:	1f 90       	pop	r1
    3440:	18 95       	reti

00003442 <startup_sequence>:
#include "../includes/MyCommon.h"
#include "../includes/Display.h"

uint8_t start_up_count=0;

void startup_sequence(void){
    3442:	cf 92       	push	r12
    3444:	ef 92       	push	r14
    3446:	0f 93       	push	r16
    3448:	cf 93       	push	r28
			start_up_count++;
    344a:	20 91 b3 07 	lds	r18, 0x07B3
    344e:	2f 5f       	subi	r18, 0xFF	; 255
    3450:	20 93 b3 07 	sts	0x07B3, r18
			
			if(((start_up_count%6)==0)){
    3454:	82 2f       	mov	r24, r18
    3456:	66 e0       	ldi	r22, 0x06	; 6
    3458:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    345c:	99 23       	and	r25, r25
    345e:	e9 f4       	brne	.+58     	; 0x349a <startup_sequence+0x58>
				display_starting((start_up_count/6)*10);
    3460:	c6 e0       	ldi	r28, 0x06	; 6
    3462:	82 2f       	mov	r24, r18
    3464:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    3468:	88 0f       	add	r24, r24
    346a:	98 2f       	mov	r25, r24
    346c:	99 0f       	add	r25, r25
    346e:	99 0f       	add	r25, r25
    3470:	89 0f       	add	r24, r25
    3472:	0e 94 16 16 	call	0x2c2c	; 0x2c2c <display_starting>
				led_percent_bar((start_up_count/6)*10);
    3476:	80 91 b3 07 	lds	r24, 0x07B3
    347a:	6c 2f       	mov	r22, r28
    347c:	0e 94 3c 1c 	call	0x3878	; 0x3878 <__udivmodqi4>
    3480:	28 2f       	mov	r18, r24
    3482:	30 e0       	ldi	r19, 0x00	; 0
    3484:	22 0f       	add	r18, r18
    3486:	33 1f       	adc	r19, r19
    3488:	c9 01       	movw	r24, r18
    348a:	88 0f       	add	r24, r24
    348c:	99 1f       	adc	r25, r25
    348e:	88 0f       	add	r24, r24
    3490:	99 1f       	adc	r25, r25
    3492:	82 0f       	add	r24, r18
    3494:	93 1f       	adc	r25, r19
    3496:	0e 94 7b 19 	call	0x32f6	; 0x32f6 <led_percent_bar>
			}
			
			if(start_up_count>=65){
    349a:	80 91 b3 07 	lds	r24, 0x07B3
    349e:	81 34       	cpi	r24, 0x41	; 65
    34a0:	80 f0       	brcs	.+32     	; 0x34c2 <startup_sequence+0x80>
				dashboard_state=DASHBOARD_STATE_RUNNING;
    34a2:	81 e0       	ldi	r24, 0x01	; 1
    34a4:	80 93 c0 07 	sts	0x07C0, r24
				selected_menu=DISPLAY_MENU_HOME;
    34a8:	10 92 1c 08 	sts	0x081C, r1
				display_update(selected_menu,0,0,0,0,0,0);
    34ac:	80 e0       	ldi	r24, 0x00	; 0
    34ae:	60 e0       	ldi	r22, 0x00	; 0
    34b0:	40 e0       	ldi	r20, 0x00	; 0
    34b2:	20 e0       	ldi	r18, 0x00	; 0
    34b4:	00 e0       	ldi	r16, 0x00	; 0
    34b6:	ee 24       	eor	r14, r14
    34b8:	cc 24       	eor	r12, r12
    34ba:	0e 94 53 14 	call	0x28a6	; 0x28a6 <display_update>
				//clear all leds
				led_clear_all();
    34be:	0e 94 a3 18 	call	0x3146	; 0x3146 <led_clear_all>
			}
    34c2:	cf 91       	pop	r28
    34c4:	0f 91       	pop	r16
    34c6:	ef 90       	pop	r14
    34c8:	cf 90       	pop	r12
    34ca:	08 95       	ret

000034cc <__vector_17>:
/* +--------------------------------+ */
/* | Interrupt Service Routines		| */
/* +--------------------------------+ */


ISR(TIMER0_OVF_vect){
    34cc:	1f 92       	push	r1
    34ce:	0f 92       	push	r0
    34d0:	0f b6       	in	r0, 0x3f	; 63
    34d2:	0f 92       	push	r0
    34d4:	11 24       	eor	r1, r1
    34d6:	2f 93       	push	r18
    34d8:	3f 93       	push	r19
    34da:	4f 93       	push	r20
    34dc:	5f 93       	push	r21
    34de:	6f 93       	push	r22
    34e0:	7f 93       	push	r23
    34e2:	8f 93       	push	r24
    34e4:	9f 93       	push	r25
    34e6:	af 93       	push	r26
    34e8:	bf 93       	push	r27
    34ea:	ef 93       	push	r30
    34ec:	ff 93       	push	r31
	EventAddEvent(EVENT_CANTIMEOUT);
    34ee:	88 e0       	ldi	r24, 0x08	; 8
    34f0:	0e 94 b4 16 	call	0x2d68	; 0x2d68 <EventAddEvent>
	TCCR0A=0x00;
    34f4:	14 bc       	out	0x24, r1	; 36
	return;
}
    34f6:	ff 91       	pop	r31
    34f8:	ef 91       	pop	r30
    34fa:	bf 91       	pop	r27
    34fc:	af 91       	pop	r26
    34fe:	9f 91       	pop	r25
    3500:	8f 91       	pop	r24
    3502:	7f 91       	pop	r23
    3504:	6f 91       	pop	r22
    3506:	5f 91       	pop	r21
    3508:	4f 91       	pop	r20
    350a:	3f 91       	pop	r19
    350c:	2f 91       	pop	r18
    350e:	0f 90       	pop	r0
    3510:	0f be       	out	0x3f, r0	; 63
    3512:	0f 90       	pop	r0
    3514:	1f 90       	pop	r1
    3516:	18 95       	reti

00003518 <__vector_12>:


ISR(TIMER1_COMPA_vect){
    3518:	1f 92       	push	r1
    351a:	0f 92       	push	r0
    351c:	0f b6       	in	r0, 0x3f	; 63
    351e:	0f 92       	push	r0
    3520:	11 24       	eor	r1, r1
    3522:	2f 93       	push	r18
    3524:	3f 93       	push	r19
    3526:	4f 93       	push	r20
    3528:	5f 93       	push	r21
    352a:	6f 93       	push	r22
    352c:	7f 93       	push	r23
    352e:	8f 93       	push	r24
    3530:	9f 93       	push	r25
    3532:	af 93       	push	r26
    3534:	bf 93       	push	r27
    3536:	ef 93       	push	r30
    3538:	ff 93       	push	r31
	OCR1A+=OCR1A_PERIOD_CNT;
    353a:	e8 e8       	ldi	r30, 0x88	; 136
    353c:	f0 e0       	ldi	r31, 0x00	; 0
    353e:	80 81       	ld	r24, Z
    3540:	91 81       	ldd	r25, Z+1	; 0x01
    3542:	80 5d       	subi	r24, 0xD0	; 208
    3544:	9a 48       	sbci	r25, 0x8A	; 138
    3546:	91 83       	std	Z+1, r25	; 0x01
    3548:	80 83       	st	Z, r24
	EventAddEvent(EVENT_50HZ);
    354a:	81 e0       	ldi	r24, 0x01	; 1
    354c:	0e 94 b4 16 	call	0x2d68	; 0x2d68 <EventAddEvent>
	return;
}
    3550:	ff 91       	pop	r31
    3552:	ef 91       	pop	r30
    3554:	bf 91       	pop	r27
    3556:	af 91       	pop	r26
    3558:	9f 91       	pop	r25
    355a:	8f 91       	pop	r24
    355c:	7f 91       	pop	r23
    355e:	6f 91       	pop	r22
    3560:	5f 91       	pop	r21
    3562:	4f 91       	pop	r20
    3564:	3f 91       	pop	r19
    3566:	2f 91       	pop	r18
    3568:	0f 90       	pop	r0
    356a:	0f be       	out	0x3f, r0	; 63
    356c:	0f 90       	pop	r0
    356e:	1f 90       	pop	r1
    3570:	18 95       	reti

00003572 <__vector_13>:

ISR(TIMER1_COMPB_vect){
    3572:	1f 92       	push	r1
    3574:	0f 92       	push	r0
    3576:	0f b6       	in	r0, 0x3f	; 63
    3578:	0f 92       	push	r0
    357a:	11 24       	eor	r1, r1
    357c:	2f 93       	push	r18
    357e:	3f 93       	push	r19
    3580:	4f 93       	push	r20
    3582:	5f 93       	push	r21
    3584:	6f 93       	push	r22
    3586:	7f 93       	push	r23
    3588:	8f 93       	push	r24
    358a:	9f 93       	push	r25
    358c:	af 93       	push	r26
    358e:	bf 93       	push	r27
    3590:	ef 93       	push	r30
    3592:	ff 93       	push	r31
	OCR1B+=OCR1B_PERIOD_CNT;
    3594:	ea e8       	ldi	r30, 0x8A	; 138
    3596:	f0 e0       	ldi	r31, 0x00	; 0
    3598:	80 81       	ld	r24, Z
    359a:	91 81       	ldd	r25, Z+1	; 0x01
    359c:	80 5a       	subi	r24, 0xA0	; 160
    359e:	95 41       	sbci	r25, 0x15	; 21
    35a0:	91 83       	std	Z+1, r25	; 0x01
    35a2:	80 83       	st	Z, r24
	EventAddEvent(EVENT_25HZ);
    35a4:	82 e0       	ldi	r24, 0x02	; 2
    35a6:	0e 94 b4 16 	call	0x2d68	; 0x2d68 <EventAddEvent>
	return;
}
    35aa:	ff 91       	pop	r31
    35ac:	ef 91       	pop	r30
    35ae:	bf 91       	pop	r27
    35b0:	af 91       	pop	r26
    35b2:	9f 91       	pop	r25
    35b4:	8f 91       	pop	r24
    35b6:	7f 91       	pop	r23
    35b8:	6f 91       	pop	r22
    35ba:	5f 91       	pop	r21
    35bc:	4f 91       	pop	r20
    35be:	3f 91       	pop	r19
    35c0:	2f 91       	pop	r18
    35c2:	0f 90       	pop	r0
    35c4:	0f be       	out	0x3f, r0	; 63
    35c6:	0f 90       	pop	r0
    35c8:	1f 90       	pop	r1
    35ca:	18 95       	reti

000035cc <__vector_14>:

ISR(TIMER1_COMPC_vect){
    35cc:	1f 92       	push	r1
    35ce:	0f 92       	push	r0
    35d0:	0f b6       	in	r0, 0x3f	; 63
    35d2:	0f 92       	push	r0
    35d4:	11 24       	eor	r1, r1
    35d6:	2f 93       	push	r18
    35d8:	3f 93       	push	r19
    35da:	4f 93       	push	r20
    35dc:	5f 93       	push	r21
    35de:	6f 93       	push	r22
    35e0:	7f 93       	push	r23
    35e2:	8f 93       	push	r24
    35e4:	9f 93       	push	r25
    35e6:	af 93       	push	r26
    35e8:	bf 93       	push	r27
    35ea:	ef 93       	push	r30
    35ec:	ff 93       	push	r31
	OCR1C+=OCR1C_PERIOD_CNT;
    35ee:	ec e8       	ldi	r30, 0x8C	; 140
    35f0:	f0 e0       	ldi	r31, 0x00	; 0
    35f2:	80 81       	ld	r24, Z
    35f4:	91 81       	ldd	r25, Z+1	; 0x01
    35f6:	88 56       	subi	r24, 0x68	; 104
    35f8:	95 4c       	sbci	r25, 0xC5	; 197
    35fa:	91 83       	std	Z+1, r25	; 0x01
    35fc:	80 83       	st	Z, r24
	EventAddEvent(EVENT_200HZ);
    35fe:	83 e0       	ldi	r24, 0x03	; 3
    3600:	0e 94 b4 16 	call	0x2d68	; 0x2d68 <EventAddEvent>
	return;
}
    3604:	ff 91       	pop	r31
    3606:	ef 91       	pop	r30
    3608:	bf 91       	pop	r27
    360a:	af 91       	pop	r26
    360c:	9f 91       	pop	r25
    360e:	8f 91       	pop	r24
    3610:	7f 91       	pop	r23
    3612:	6f 91       	pop	r22
    3614:	5f 91       	pop	r21
    3616:	4f 91       	pop	r20
    3618:	3f 91       	pop	r19
    361a:	2f 91       	pop	r18
    361c:	0f 90       	pop	r0
    361e:	0f be       	out	0x3f, r0	; 63
    3620:	0f 90       	pop	r0
    3622:	1f 90       	pop	r1
    3624:	18 95       	reti

00003626 <__vector_28>:

ISR(TIMER3_COMPA_vect){
    3626:	1f 92       	push	r1
    3628:	0f 92       	push	r0
    362a:	0f b6       	in	r0, 0x3f	; 63
    362c:	0f 92       	push	r0
    362e:	11 24       	eor	r1, r1
    3630:	2f 93       	push	r18
    3632:	3f 93       	push	r19
    3634:	4f 93       	push	r20
    3636:	5f 93       	push	r21
    3638:	6f 93       	push	r22
    363a:	7f 93       	push	r23
    363c:	8f 93       	push	r24
    363e:	9f 93       	push	r25
    3640:	af 93       	push	r26
    3642:	bf 93       	push	r27
    3644:	ef 93       	push	r30
    3646:	ff 93       	push	r31
	OCR3A+=OCR3A_PERIOD_CNT;
    3648:	e8 e9       	ldi	r30, 0x98	; 152
    364a:	f0 e0       	ldi	r31, 0x00	; 0
    364c:	80 81       	ld	r24, Z
    364e:	91 81       	ldd	r25, Z+1	; 0x01
    3650:	80 59       	subi	r24, 0x90	; 144
    3652:	96 4b       	sbci	r25, 0xB6	; 182
    3654:	91 83       	std	Z+1, r25	; 0x01
    3656:	80 83       	st	Z, r24
	EventAddEvent(EVENT_10HZ);
    3658:	84 e0       	ldi	r24, 0x04	; 4
    365a:	0e 94 b4 16 	call	0x2d68	; 0x2d68 <EventAddEvent>
	return;
}
    365e:	ff 91       	pop	r31
    3660:	ef 91       	pop	r30
    3662:	bf 91       	pop	r27
    3664:	af 91       	pop	r26
    3666:	9f 91       	pop	r25
    3668:	8f 91       	pop	r24
    366a:	7f 91       	pop	r23
    366c:	6f 91       	pop	r22
    366e:	5f 91       	pop	r21
    3670:	4f 91       	pop	r20
    3672:	3f 91       	pop	r19
    3674:	2f 91       	pop	r18
    3676:	0f 90       	pop	r0
    3678:	0f be       	out	0x3f, r0	; 63
    367a:	0f 90       	pop	r0
    367c:	1f 90       	pop	r1
    367e:	18 95       	reti

00003680 <__vector_29>:

ISR(TIMER3_COMPB_vect){
    3680:	1f 92       	push	r1
    3682:	0f 92       	push	r0
    3684:	0f b6       	in	r0, 0x3f	; 63
    3686:	0f 92       	push	r0
    3688:	11 24       	eor	r1, r1
    368a:	2f 93       	push	r18
    368c:	3f 93       	push	r19
    368e:	4f 93       	push	r20
    3690:	5f 93       	push	r21
    3692:	6f 93       	push	r22
    3694:	7f 93       	push	r23
    3696:	8f 93       	push	r24
    3698:	9f 93       	push	r25
    369a:	af 93       	push	r26
    369c:	bf 93       	push	r27
    369e:	ef 93       	push	r30
    36a0:	ff 93       	push	r31
	OCR3B+=OCR3B_PERIOD_CNT;
    36a2:	ea e9       	ldi	r30, 0x9A	; 154
    36a4:	f0 e0       	ldi	r31, 0x00	; 0
    36a6:	80 81       	ld	r24, Z
    36a8:	91 81       	ldd	r25, Z+1	; 0x01
    36aa:	80 52       	subi	r24, 0x20	; 32
    36ac:	9d 46       	sbci	r25, 0x6D	; 109
    36ae:	91 83       	std	Z+1, r25	; 0x01
    36b0:	80 83       	st	Z, r24
	EventAddEvent(EVENT_5HZ);
    36b2:	85 e0       	ldi	r24, 0x05	; 5
    36b4:	0e 94 b4 16 	call	0x2d68	; 0x2d68 <EventAddEvent>
	return;
}
    36b8:	ff 91       	pop	r31
    36ba:	ef 91       	pop	r30
    36bc:	bf 91       	pop	r27
    36be:	af 91       	pop	r26
    36c0:	9f 91       	pop	r25
    36c2:	8f 91       	pop	r24
    36c4:	7f 91       	pop	r23
    36c6:	6f 91       	pop	r22
    36c8:	5f 91       	pop	r21
    36ca:	4f 91       	pop	r20
    36cc:	3f 91       	pop	r19
    36ce:	2f 91       	pop	r18
    36d0:	0f 90       	pop	r0
    36d2:	0f be       	out	0x3f, r0	; 63
    36d4:	0f 90       	pop	r0
    36d6:	1f 90       	pop	r1
    36d8:	18 95       	reti

000036da <__vector_30>:

ISR(TIMER3_COMPC_vect){
    36da:	1f 92       	push	r1
    36dc:	0f 92       	push	r0
    36de:	0f b6       	in	r0, 0x3f	; 63
    36e0:	0f 92       	push	r0
    36e2:	11 24       	eor	r1, r1
    36e4:	2f 93       	push	r18
    36e6:	3f 93       	push	r19
    36e8:	4f 93       	push	r20
    36ea:	5f 93       	push	r21
    36ec:	6f 93       	push	r22
    36ee:	7f 93       	push	r23
    36f0:	8f 93       	push	r24
    36f2:	9f 93       	push	r25
    36f4:	af 93       	push	r26
    36f6:	bf 93       	push	r27
    36f8:	ef 93       	push	r30
    36fa:	ff 93       	push	r31
	OCR3C+=OCR3C_PERIOD_CNT;
    36fc:	ec e9       	ldi	r30, 0x9C	; 156
    36fe:	f0 e0       	ldi	r31, 0x00	; 0
    3700:	80 81       	ld	r24, Z
    3702:	91 81       	ldd	r25, Z+1	; 0x01
    3704:	80 59       	subi	r24, 0x90	; 144
    3706:	9c 4e       	sbci	r25, 0xEC	; 236
    3708:	91 83       	std	Z+1, r25	; 0x01
    370a:	80 83       	st	Z, r24
	EventAddEvent(EVENT_4HZ);
    370c:	86 e0       	ldi	r24, 0x06	; 6
    370e:	0e 94 b4 16 	call	0x2d68	; 0x2d68 <EventAddEvent>
	return;
}
    3712:	ff 91       	pop	r31
    3714:	ef 91       	pop	r30
    3716:	bf 91       	pop	r27
    3718:	af 91       	pop	r26
    371a:	9f 91       	pop	r25
    371c:	8f 91       	pop	r24
    371e:	7f 91       	pop	r23
    3720:	6f 91       	pop	r22
    3722:	5f 91       	pop	r21
    3724:	4f 91       	pop	r20
    3726:	3f 91       	pop	r19
    3728:	2f 91       	pop	r18
    372a:	0f 90       	pop	r0
    372c:	0f be       	out	0x3f, r0	; 63
    372e:	0f 90       	pop	r0
    3730:	1f 90       	pop	r1
    3732:	18 95       	reti

00003734 <__vector_15>:

ISR(TIMER1_OVF_vect){}
    3734:	1f 92       	push	r1
    3736:	0f 92       	push	r0
    3738:	0f b6       	in	r0, 0x3f	; 63
    373a:	0f 92       	push	r0
    373c:	11 24       	eor	r1, r1
    373e:	0f 90       	pop	r0
    3740:	0f be       	out	0x3f, r0	; 63
    3742:	0f 90       	pop	r0
    3744:	1f 90       	pop	r1
    3746:	18 95       	reti

00003748 <__vector_31>:

ISR(TIMER3_OVF_vect){}
    3748:	1f 92       	push	r1
    374a:	0f 92       	push	r0
    374c:	0f b6       	in	r0, 0x3f	; 63
    374e:	0f 92       	push	r0
    3750:	11 24       	eor	r1, r1
    3752:	0f 90       	pop	r0
    3754:	0f be       	out	0x3f, r0	; 63
    3756:	0f 90       	pop	r0
    3758:	1f 90       	pop	r1
    375a:	18 95       	reti

0000375c <Timer0_init>:
/* +--------------------------------+ */
/* | CODE							| */
/* +--------------------------------+ */

void Timer0_init(U8 prescaler){
	Timer0_Prescaler=prescaler;
    375c:	80 93 b4 07 	sts	0x07B4, r24
	TCCR0A=0x00;
    3760:	14 bc       	out	0x24, r1	; 36
	TIMSK0=0x01;
    3762:	81 e0       	ldi	r24, 0x01	; 1
    3764:	80 93 6e 00 	sts	0x006E, r24
}
    3768:	08 95       	ret

0000376a <Timer0_Start>:

void Timer0_Start(){
	TCNT0=0x00;
    376a:	16 bc       	out	0x26, r1	; 38
	TCCR0A=Timer0_Prescaler;
    376c:	80 91 b4 07 	lds	r24, 0x07B4
    3770:	84 bd       	out	0x24, r24	; 36
}
    3772:	08 95       	ret

00003774 <Timer0_Stop>:

void Timer0_Stop(){
	TCCR0A=0x00;
    3774:	14 bc       	out	0x24, r1	; 36
}
    3776:	08 95       	ret

00003778 <Timer1_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR1B = prescaler;
    3778:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1 = (interruptOverflow<<TOIE1);
    377c:	60 93 6f 00 	sts	0x006F, r22
}
    3780:	08 95       	ret

00003782 <Timer3_init>:
	010 CLK = BusCLK/8
	011 CLK = BusCLK/64
	100 /256
	101 /1024
	*/
	TCCR3B = prescaler;
    3782:	80 93 91 00 	sts	0x0091, r24

	
	TIMSK3 = (interruptOverflow<<TOIE3);
    3786:	60 93 71 00 	sts	0x0071, r22
}
    378a:	08 95       	ret

0000378c <TIMER_Timer1_OCR1A_on>:

void TIMER_Timer1_OCR1A_on(void){
	OCR1A = TCNT1 + OCR1A_PERIOD_CNT;
    378c:	80 91 84 00 	lds	r24, 0x0084
    3790:	90 91 85 00 	lds	r25, 0x0085
    3794:	80 5d       	subi	r24, 0xD0	; 208
    3796:	9a 48       	sbci	r25, 0x8A	; 138
    3798:	90 93 89 00 	sts	0x0089, r25
    379c:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1A);
    37a0:	ef e6       	ldi	r30, 0x6F	; 111
    37a2:	f0 e0       	ldi	r31, 0x00	; 0
    37a4:	80 81       	ld	r24, Z
    37a6:	82 60       	ori	r24, 0x02	; 2
    37a8:	80 83       	st	Z, r24
}
    37aa:	08 95       	ret

000037ac <TIMER_Timer1_OCR1B_on>:

void TIMER_Timer1_OCR1B_on(void){
	OCR1B = TCNT1 + OCR1B_PERIOD_CNT;
    37ac:	80 91 84 00 	lds	r24, 0x0084
    37b0:	90 91 85 00 	lds	r25, 0x0085
    37b4:	80 5a       	subi	r24, 0xA0	; 160
    37b6:	95 41       	sbci	r25, 0x15	; 21
    37b8:	90 93 8b 00 	sts	0x008B, r25
    37bc:	80 93 8a 00 	sts	0x008A, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1B);
    37c0:	ef e6       	ldi	r30, 0x6F	; 111
    37c2:	f0 e0       	ldi	r31, 0x00	; 0
    37c4:	80 81       	ld	r24, Z
    37c6:	84 60       	ori	r24, 0x04	; 4
    37c8:	80 83       	st	Z, r24
}
    37ca:	08 95       	ret

000037cc <TIMER_Timer1_OCR1C_on>:

void TIMER_Timer1_OCR1C_on(void){
	OCR1C = TCNT1 + OCR1C_PERIOD_CNT;
    37cc:	80 91 84 00 	lds	r24, 0x0084
    37d0:	90 91 85 00 	lds	r25, 0x0085
    37d4:	88 56       	subi	r24, 0x68	; 104
    37d6:	95 4c       	sbci	r25, 0xC5	; 197
    37d8:	90 93 8d 00 	sts	0x008D, r25
    37dc:	80 93 8c 00 	sts	0x008C, r24
	TIMSK1 = TIMSK1 | (1<<OCIE1C);
    37e0:	ef e6       	ldi	r30, 0x6F	; 111
    37e2:	f0 e0       	ldi	r31, 0x00	; 0
    37e4:	80 81       	ld	r24, Z
    37e6:	88 60       	ori	r24, 0x08	; 8
    37e8:	80 83       	st	Z, r24
}
    37ea:	08 95       	ret

000037ec <TIMER_Timer3_OCR3A_on>:

void TIMER_Timer3_OCR3A_on(void){
	OCR3A = TCNT3 + OCR3A_PERIOD_CNT;
    37ec:	80 91 94 00 	lds	r24, 0x0094
    37f0:	90 91 95 00 	lds	r25, 0x0095
    37f4:	80 59       	subi	r24, 0x90	; 144
    37f6:	96 4b       	sbci	r25, 0xB6	; 182
    37f8:	90 93 99 00 	sts	0x0099, r25
    37fc:	80 93 98 00 	sts	0x0098, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3A);
    3800:	e1 e7       	ldi	r30, 0x71	; 113
    3802:	f0 e0       	ldi	r31, 0x00	; 0
    3804:	80 81       	ld	r24, Z
    3806:	82 60       	ori	r24, 0x02	; 2
    3808:	80 83       	st	Z, r24
}
    380a:	08 95       	ret

0000380c <TIMER_Timer3_OCR3B_on>:

void TIMER_Timer3_OCR3B_on(void){
	OCR3B = TCNT3 + OCR3B_PERIOD_CNT;
    380c:	80 91 94 00 	lds	r24, 0x0094
    3810:	90 91 95 00 	lds	r25, 0x0095
    3814:	80 52       	subi	r24, 0x20	; 32
    3816:	9d 46       	sbci	r25, 0x6D	; 109
    3818:	90 93 9b 00 	sts	0x009B, r25
    381c:	80 93 9a 00 	sts	0x009A, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3B);
    3820:	e1 e7       	ldi	r30, 0x71	; 113
    3822:	f0 e0       	ldi	r31, 0x00	; 0
    3824:	80 81       	ld	r24, Z
    3826:	84 60       	ori	r24, 0x04	; 4
    3828:	80 83       	st	Z, r24
}
    382a:	08 95       	ret

0000382c <TIMER_Timer3_OCR3C_on>:

void TIMER_Timer3_OCR3C_on(void){
	OCR3C = TCNT3 + OCR3C_PERIOD_CNT;
    382c:	80 91 94 00 	lds	r24, 0x0094
    3830:	90 91 95 00 	lds	r25, 0x0095
    3834:	80 59       	subi	r24, 0x90	; 144
    3836:	9c 4e       	sbci	r25, 0xEC	; 236
    3838:	90 93 9d 00 	sts	0x009D, r25
    383c:	80 93 9c 00 	sts	0x009C, r24
	TIMSK3 = TIMSK3 | (1<<OCIE3C);
    3840:	e1 e7       	ldi	r30, 0x71	; 113
    3842:	f0 e0       	ldi	r31, 0x00	; 0
    3844:	80 81       	ld	r24, Z
    3846:	88 60       	ori	r24, 0x08	; 8
    3848:	80 83       	st	Z, r24
}
    384a:	08 95       	ret

0000384c <InitWDT>:
 */ 

#include "../includes/WatchDog.h"

void InitWDT(void){
	wdt_enable(WDTO_120MS);
    384c:	2b e0       	ldi	r18, 0x0B	; 11
    384e:	88 e1       	ldi	r24, 0x18	; 24
    3850:	90 e0       	ldi	r25, 0x00	; 0
    3852:	0f b6       	in	r0, 0x3f	; 63
    3854:	f8 94       	cli
    3856:	a8 95       	wdr
    3858:	80 93 60 00 	sts	0x0060, r24
    385c:	0f be       	out	0x3f, r0	; 63
    385e:	20 93 60 00 	sts	0x0060, r18
}
    3862:	08 95       	ret

00003864 <CheckWDT>:

Bool CheckWDT(void){
	if(MCUSR&(1<<WDRF)){
    3864:	04 b6       	in	r0, 0x34	; 52
    3866:	03 fe       	sbrs	r0, 3
    3868:	06 c0       	rjmp	.+12     	; 0x3876 <CheckWDT+0x12>
		MCUSR&=~(1<<WDRF);
    386a:	84 b7       	in	r24, 0x34	; 52
    386c:	87 7f       	andi	r24, 0xF7	; 247
    386e:	84 bf       	out	0x34, r24	; 52
		AddError(ERROR_WDT);
    3870:	80 e2       	ldi	r24, 0x20	; 32
    3872:	0e 94 a1 16 	call	0x2d42	; 0x2d42 <AddError>
	}
}
    3876:	08 95       	ret

00003878 <__udivmodqi4>:
    3878:	99 1b       	sub	r25, r25
    387a:	79 e0       	ldi	r23, 0x09	; 9
    387c:	04 c0       	rjmp	.+8      	; 0x3886 <__udivmodqi4_ep>

0000387e <__udivmodqi4_loop>:
    387e:	99 1f       	adc	r25, r25
    3880:	96 17       	cp	r25, r22
    3882:	08 f0       	brcs	.+2      	; 0x3886 <__udivmodqi4_ep>
    3884:	96 1b       	sub	r25, r22

00003886 <__udivmodqi4_ep>:
    3886:	88 1f       	adc	r24, r24
    3888:	7a 95       	dec	r23
    388a:	c9 f7       	brne	.-14     	; 0x387e <__udivmodqi4_loop>
    388c:	80 95       	com	r24
    388e:	08 95       	ret

00003890 <__divmodhi4>:
    3890:	97 fb       	bst	r25, 7
    3892:	09 2e       	mov	r0, r25
    3894:	07 26       	eor	r0, r23
    3896:	0a d0       	rcall	.+20     	; 0x38ac <__divmodhi4_neg1>
    3898:	77 fd       	sbrc	r23, 7
    389a:	04 d0       	rcall	.+8      	; 0x38a4 <__divmodhi4_neg2>
    389c:	0c d0       	rcall	.+24     	; 0x38b6 <__udivmodhi4>
    389e:	06 d0       	rcall	.+12     	; 0x38ac <__divmodhi4_neg1>
    38a0:	00 20       	and	r0, r0
    38a2:	1a f4       	brpl	.+6      	; 0x38aa <__divmodhi4_exit>

000038a4 <__divmodhi4_neg2>:
    38a4:	70 95       	com	r23
    38a6:	61 95       	neg	r22
    38a8:	7f 4f       	sbci	r23, 0xFF	; 255

000038aa <__divmodhi4_exit>:
    38aa:	08 95       	ret

000038ac <__divmodhi4_neg1>:
    38ac:	f6 f7       	brtc	.-4      	; 0x38aa <__divmodhi4_exit>
    38ae:	90 95       	com	r25
    38b0:	81 95       	neg	r24
    38b2:	9f 4f       	sbci	r25, 0xFF	; 255
    38b4:	08 95       	ret

000038b6 <__udivmodhi4>:
    38b6:	aa 1b       	sub	r26, r26
    38b8:	bb 1b       	sub	r27, r27
    38ba:	51 e1       	ldi	r21, 0x11	; 17
    38bc:	07 c0       	rjmp	.+14     	; 0x38cc <__udivmodhi4_ep>

000038be <__udivmodhi4_loop>:
    38be:	aa 1f       	adc	r26, r26
    38c0:	bb 1f       	adc	r27, r27
    38c2:	a6 17       	cp	r26, r22
    38c4:	b7 07       	cpc	r27, r23
    38c6:	10 f0       	brcs	.+4      	; 0x38cc <__udivmodhi4_ep>
    38c8:	a6 1b       	sub	r26, r22
    38ca:	b7 0b       	sbc	r27, r23

000038cc <__udivmodhi4_ep>:
    38cc:	88 1f       	adc	r24, r24
    38ce:	99 1f       	adc	r25, r25
    38d0:	5a 95       	dec	r21
    38d2:	a9 f7       	brne	.-22     	; 0x38be <__udivmodhi4_loop>
    38d4:	80 95       	com	r24
    38d6:	90 95       	com	r25
    38d8:	bc 01       	movw	r22, r24
    38da:	cd 01       	movw	r24, r26
    38dc:	08 95       	ret

000038de <_exit>:
    38de:	f8 94       	cli

000038e0 <__stop_program>:
    38e0:	ff cf       	rjmp	.-2      	; 0x38e0 <__stop_program>
