// Seed: 1524966822
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  tri id_3;
  assign id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output tri1 id_2,
    input supply0 id_3
    , id_12,
    input supply1 id_4,
    output supply0 id_5,
    output supply0 id_6,
    input tri1 id_7,
    output uwire id_8,
    input supply1 id_9,
    output tri0 id_10
);
  integer id_13;
  supply0 id_14 = 1;
  module_0(
      id_13, id_13
  );
  initial begin
    {(id_12)} += id_4;
    id_12 <= 1;
    id_6 = id_14 - id_4;
    id_1 <= id_0 & 1;
  end
endmodule
