xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/Vivado/2017.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../sigmoid.srcs/sources_1/ip/clk_mod"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../sigmoid.srcs/sources_1/ip/clk_mod"
clk_mod_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../sigmoid.srcs/sources_1/ip/clk_mod/clk_mod_sim_netlist.vhdl,incdir="../../../../sigmoid.srcs/sources_1/ip/clk_mod"
glbl.v,Verilog,xil_defaultlib,glbl.v
