; Top Design: "CHW3_Q1_lib:1db compression point && IIP3:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="CHW3_Q1_lib:1db compression point && IIP3:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=2
; Library Name: TSMC18RF
; Cell Name: nmos2v
; View Name: schematic
define nmos2v ( P1  P2  P3  P4 ) 
parameters  m=1  l=180n  w=2u 
"nch":MOSFET1  P1 P2 P3 P4 Length=l Width=w Mode=1 Noise=yes _M=m 
end nmos2v

; Library Name: TSMC18RF
; Cell Name: pmos2v
; View Name: schematic
define pmos2v ( P1  P2  P3  P4 ) 
parameters  m=1  l=180n  w=2u 
"pch":MOSFET1  P1 P2 P3 P4 Length=l Width=w Mode=1 Noise=yes _M=m 
end pmos2v

#ifndef tsmc18rf_inc_mcorner
#define tsmc18rf_inc_mcorner
#include "E:/University/Semesters/Semester8/RFIC/Simulation/CHW1/tsmc18rf_converted//circuit/models/tt_include.net"
#endif
#ifndef tsmc18rf_inc_mmodel
#define tsmc18rf_inc_mmodel
#include "E:/University/Semesters/Semester8/RFIC/Simulation/CHW1/tsmc18rf_converted//circuit/models/rf018.net"
#endif
nmos2v:X1  Voutplus Vinplus N__8 0 m=1 l=L w=W 
nmos2v:X2  Voutminus Vb2 N__9 0 m=1 l=L w=W 
pmos2v:X3  Voutplus Vb N__2 N__2 m=1 l=L w=3*W 
pmos2v:X4  Voutminus Vb N__2 N__2 m=1 l=L w=3*W 
I_Source:SRC1  N__10 0 Type="I_DC" Idc=2 mA 
V_Source:SRC2  N__2 0 Type="V_DC" Vdc=5 V SaveCurrent=1 
V_Source:SRC3  Vinplus Vb2 Type="V_nTone" Freq[1]=frf1 GHz    V[1]=polar(vin,0) V Vdc=0 V Vac=polar(1,0) V SaveCurrent=1 
HB:HB1 MaxOrder=4 Freq[1]=1.0 GHz Order[1]=5 StatusLevel=2 HBSS_WSP=0 SweepVar="vin" SweepPlan="HB1_stim" OutputPlan="HB1_Output" 

SweepPlan: HB1_stim Start=0.01 Stop=0.3 Step=0.01 

OutputPlan:HB1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

Tran:HB1_tran HB_Sol=1 SteadyState=1 StatusLevel=3 \
Freq[1]=1.0 GHz Order[1]=5 

Component:tahb_HB1 Module="ATAHB" Type="ModelExtractor" \ 
 Tran_Analysis="HB1_tran" HB_Analysis="HB1" 


frf1=1
Vb2=0.2
W=36 u
L=180 n
Vb=4.38
vin=0.01
V_Source:SRC5  Vb2 0 Type="V_DC" Vdc=Vb2 SaveCurrent=1 
V_Source:SRC4  Vb 0 Type="V_DC" Vdc=Vb SaveCurrent=1 
R:R1  N__8 N__10 R=50 Ohm Noise=yes 
R:R2  N__10 N__9 R=50 Ohm Noise=yes 
