Analysis & Synthesis report for painel_controle
Fri Sep 15 19:28:12 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Analysis & Synthesis Equations
 10. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Sep 15 19:28:12 2023          ;
; Quartus Prime Version       ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name               ; painel_controle                                ;
; Top-level Entity Name       ; painel_controle                                ;
; Family                      ; MAX II                                         ;
; Total logic elements        ; 75                                             ;
; Total pins                  ; 38                                             ;
; Total virtual pins          ; 0                                              ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                  ;
+-----------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EPM240T100C5       ;                    ;
; Top-level entity name                                            ; painel_controle    ; painel_controle    ;
; Family name                                                      ; MAX II             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                 ;
+----------------------------------+-----------------+------------------------+--------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path   ; Library ;
+----------------------------------+-----------------+------------------------+--------------------------------+---------+
; same_code.v                      ; yes             ; User Verilog HDL File  ; C:/CD/PBL_CD/same_code.v       ;         ;
; mux2_1.v                         ; yes             ; User Verilog HDL File  ; C:/CD/PBL_CD/mux2_1.v          ;         ;
; func2.v                          ; yes             ; User Verilog HDL File  ; C:/CD/PBL_CD/func2.v           ;         ;
; display.v                        ; yes             ; User Verilog HDL File  ; C:/CD/PBL_CD/display.v         ;         ;
; valid_user_func.v                ; yes             ; User Verilog HDL File  ; C:/CD/PBL_CD/valid_user_func.v ;         ;
; priority_iex.v                   ; yes             ; User Verilog HDL File  ; C:/CD/PBL_CD/priority_iex.v    ;         ;
; priority.v                       ; yes             ; User Verilog HDL File  ; C:/CD/PBL_CD/priority.v        ;         ;
; matriz_iex.v                     ; yes             ; User Verilog HDL File  ; C:/CD/PBL_CD/matriz_iex.v      ;         ;
; leds_iex.v                       ; yes             ; User Verilog HDL File  ; C:/CD/PBL_CD/leds_iex.v        ;         ;
; iex_is1.v                        ; yes             ; User Verilog HDL File  ; C:/CD/PBL_CD/iex_is1.v         ;         ;
; bufferif_3bit.v                  ; yes             ; User Verilog HDL File  ; C:/CD/PBL_CD/bufferif_3bit.v   ;         ;
; painel_controle.v                ; yes             ; User Verilog HDL File  ; C:/CD/PBL_CD/painel_controle.v ;         ;
+----------------------------------+-----------------+------------------------+--------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Total logic elements                        ; 75          ;
;     -- Combinational with no register       ; 75          ;
;     -- Register only                        ; 0           ;
;     -- Combinational with a register        ; 0           ;
;                                             ;             ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 57          ;
;     -- 3 input functions                    ; 17          ;
;     -- 2 input functions                    ; 1           ;
;     -- 1 input functions                    ; 0           ;
;     -- 0 input functions                    ; 0           ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 75          ;
;     -- arithmetic mode                      ; 0           ;
;     -- qfbk mode                            ; 0           ;
;     -- register cascade mode                ; 0           ;
;     -- synchronous clear/load mode          ; 0           ;
;     -- asynchronous clear/load mode         ; 0           ;
;                                             ;             ;
; Total registers                             ; 0           ;
; I/O pins                                    ; 38          ;
; Maximum fan-out node                        ; ie1_func[2] ;
; Maximum fan-out                             ; 13          ;
; Total fan-out                               ; 302         ;
; Average fan-out                             ; 2.67        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node               ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                  ; Entity Name     ; Library Name ;
+------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------+-----------------+--------------+
; |painel_controle                         ; 75 (13)     ; 0            ; 0          ; 38   ; 0            ; 75 (13)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle                                     ; painel_controle ; work         ;
;    |bufferif_3bit:bufif_ie1_func_is1|    ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|bufferif_3bit:bufif_ie1_func_is1    ; bufferif_3bit   ; work         ;
;    |bufferif_3bit:bufif_ie1_func_is2|    ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|bufferif_3bit:bufif_ie1_func_is2    ; bufferif_3bit   ; work         ;
;    |bufferif_3bit:bufif_ie1_func|        ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|bufferif_3bit:bufif_ie1_func        ; bufferif_3bit   ; work         ;
;    |bufferif_3bit:bufif_ie1_user|        ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|bufferif_3bit:bufif_ie1_user        ; bufferif_3bit   ; work         ;
;    |bufferif_3bit:bufif_ie2_func_is1|    ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|bufferif_3bit:bufif_ie2_func_is1    ; bufferif_3bit   ; work         ;
;    |bufferif_3bit:bufif_ie2_func_is2|    ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|bufferif_3bit:bufif_ie2_func_is2    ; bufferif_3bit   ; work         ;
;    |bufferif_3bit:bufif_ie2_func|        ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|bufferif_3bit:bufif_ie2_func        ; bufferif_3bit   ; work         ;
;    |bufferif_3bit:bufif_ie2_user|        ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|bufferif_3bit:bufif_ie2_user        ; bufferif_3bit   ; work         ;
;    |display:display_1|                   ; 6 (6)       ; 0            ; 0          ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|display:display_1                   ; display         ; work         ;
;    |func2:func2_1|                       ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|func2:func2_1                       ; func2           ; work         ;
;    |iex_is1:ie1_is1|                     ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|iex_is1:ie1_is1                     ; iex_is1         ; work         ;
;    |iex_is1:ie2_is1|                     ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|iex_is1:ie2_is1                     ; iex_is1         ; work         ;
;    |leds_iex:leds_ie1|                   ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|leds_iex:leds_ie1                   ; leds_iex        ; work         ;
;    |leds_iex:leds_ie2|                   ; 1 (1)       ; 0            ; 0          ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|leds_iex:leds_ie2                   ; leds_iex        ; work         ;
;    |matriz_iex:matriz_ie1|               ; 7 (7)       ; 0            ; 0          ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|matriz_iex:matriz_ie1               ; matriz_iex      ; work         ;
;    |mux2_1:mux2_1_display|               ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|mux2_1:mux2_1_display               ; mux2_1          ; work         ;
;    |priority:priority_1|                 ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|priority:priority_1                 ; priority        ; work         ;
;    |priority_iex:priority_iex_1|         ; 2 (2)       ; 0            ; 0          ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|priority_iex:priority_iex_1         ; priority_iex    ; work         ;
;    |same_code:same_func_1|               ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|same_code:same_func_1               ; same_code       ; work         ;
;    |same_code:same_user_1|               ; 3 (3)       ; 0            ; 0          ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|same_code:same_user_1               ; same_code       ; work         ;
;    |valid_user_func:valid_user_func_ie1| ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|valid_user_func:valid_user_func_ie1 ; valid_user_func ; work         ;
;    |valid_user_func:valid_user_func_ie2| ; 4 (4)       ; 0            ; 0          ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |painel_controle|valid_user_func:valid_user_func_ie2 ; valid_user_func ; work         ;
+------------------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------+
; Analysis & Synthesis Equations ;
+--------------------------------+
The equations can be found in C:/CD/PBL_CD/output_files/painel_controle.map.eqn.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Fri Sep 15 19:28:01 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off painel_controle -c painel_controle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file same_code.v
    Info (12023): Found entity 1: same_code File: C:/CD/PBL_CD/same_code.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.v
    Info (12023): Found entity 1: mux2_1 File: C:/CD/PBL_CD/mux2_1.v Line: 1
Warning (10463): Verilog HDL Declaration warning at func2.v(3): "priority" is SystemVerilog-2005 keyword File: C:/CD/PBL_CD/func2.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file func2.v
    Info (12023): Found entity 1: func2 File: C:/CD/PBL_CD/func2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display.v
    Info (12023): Found entity 1: display File: C:/CD/PBL_CD/display.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file valid_user_func.v
    Info (12023): Found entity 1: valid_user_func File: C:/CD/PBL_CD/valid_user_func.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file same_user.v
    Info (12023): Found entity 1: same_user File: C:/CD/PBL_CD/same_user.v Line: 4
Warning (10463): Verilog HDL Declaration warning at priority_iex.v(3): "priority" is SystemVerilog-2005 keyword File: C:/CD/PBL_CD/priority_iex.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file priority_iex.v
    Info (12023): Found entity 1: priority_iex File: C:/CD/PBL_CD/priority_iex.v Line: 1
Warning (10463): Verilog HDL Declaration warning at priority.v(3): "priority" is SystemVerilog-2005 keyword File: C:/CD/PBL_CD/priority.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file priority.v
    Info (12023): Found entity 1: priority File: C:/CD/PBL_CD/priority.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file matriz_iex.v
    Info (12023): Found entity 1: matriz_iex File: C:/CD/PBL_CD/matriz_iex.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file leds_iex.v
    Info (12023): Found entity 1: leds_iex File: C:/CD/PBL_CD/leds_iex.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file iex_is1.v
    Info (12023): Found entity 1: iex_is1 File: C:/CD/PBL_CD/iex_is1.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file bufferif_3bit.v
    Info (12023): Found entity 1: bufferif_3bit File: C:/CD/PBL_CD/bufferif_3bit.v Line: 1
Warning (12019): Can't analyze file -- file auto.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file painel_controle.v
    Info (12023): Found entity 1: painel_controle File: C:/CD/PBL_CD/painel_controle.v Line: 1
Warning (12019): Can't analyze file -- file func_2.v is missing
Warning (12019): Can't analyze file -- file display_decoder.v is missing
Warning (10236): Verilog HDL Implicit Net warning at mux2_1.v(9): created implicit net for "notControl_w" File: C:/CD/PBL_CD/mux2_1.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at func2.v(7): created implicit net for "not_func_ie1_1_w" File: C:/CD/PBL_CD/func2.v Line: 7
Warning (10236): Verilog HDL Implicit Net warning at func2.v(8): created implicit net for "not_func_ie2_1_w" File: C:/CD/PBL_CD/func2.v Line: 8
Warning (10236): Verilog HDL Implicit Net warning at func2.v(14): created implicit net for "func2_ie1_w" File: C:/CD/PBL_CD/func2.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at func2.v(16): created implicit net for "func2_ie2_w" File: C:/CD/PBL_CD/func2.v Line: 16
Warning (10236): Verilog HDL Implicit Net warning at func2.v(20): created implicit net for "not_priority" File: C:/CD/PBL_CD/func2.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at func2.v(29): created implicit net for "nor_1_w" File: C:/CD/PBL_CD/func2.v Line: 29
Warning (10236): Verilog HDL Implicit Net warning at priority_iex.v(9): created implicit net for "not_use_priority_w" File: C:/CD/PBL_CD/priority_iex.v Line: 9
Warning (10236): Verilog HDL Implicit Net warning at painel_controle.v(49): created implicit net for "valid_user_func_ie1_w" File: C:/CD/PBL_CD/painel_controle.v Line: 49
Warning (10236): Verilog HDL Implicit Net warning at painel_controle.v(54): created implicit net for "valid_user_func_ie2_w" File: C:/CD/PBL_CD/painel_controle.v Line: 54
Warning (10236): Verilog HDL Implicit Net warning at painel_controle.v(169): created implicit net for "same_user_w" File: C:/CD/PBL_CD/painel_controle.v Line: 169
Warning (10236): Verilog HDL Implicit Net warning at painel_controle.v(173): created implicit net for "not_same_user_w" File: C:/CD/PBL_CD/painel_controle.v Line: 173
Warning (10236): Verilog HDL Implicit Net warning at painel_controle.v(176): created implicit net for "same_func_w" File: C:/CD/PBL_CD/painel_controle.v Line: 176
Warning (10236): Verilog HDL Implicit Net warning at painel_controle.v(181): created implicit net for "priority_w" File: C:/CD/PBL_CD/painel_controle.v Line: 181
Warning (10236): Verilog HDL Implicit Net warning at painel_controle.v(229): created implicit net for "use_priority_w" File: C:/CD/PBL_CD/painel_controle.v Line: 229
Warning (10236): Verilog HDL Implicit Net warning at painel_controle.v(277): created implicit net for "ie1_is1_w" File: C:/CD/PBL_CD/painel_controle.v Line: 277
Warning (10236): Verilog HDL Implicit Net warning at painel_controle.v(281): created implicit net for "ie2_is1_w" File: C:/CD/PBL_CD/painel_controle.v Line: 281
Warning (10236): Verilog HDL Implicit Net warning at painel_controle.v(286): created implicit net for "ie1_is2_w" File: C:/CD/PBL_CD/painel_controle.v Line: 286
Warning (10236): Verilog HDL Implicit Net warning at painel_controle.v(288): created implicit net for "ie2_is2_w" File: C:/CD/PBL_CD/painel_controle.v Line: 288
Warning (10236): Verilog HDL Implicit Net warning at painel_controle.v(408): created implicit net for "mux_control_w" File: C:/CD/PBL_CD/painel_controle.v Line: 408
Info (12127): Elaborating entity "painel_controle" for the top level hierarchy
Warning (10030): Net "low_out_w" at painel_controle.v(13) has no driver or initial value, using a default initial value '0' File: C:/CD/PBL_CD/painel_controle.v Line: 13
Info (12128): Elaborating entity "valid_user_func" for hierarchy "valid_user_func:valid_user_func_ie1" File: C:/CD/PBL_CD/painel_controle.v Line: 51
Info (12128): Elaborating entity "bufferif_3bit" for hierarchy "bufferif_3bit:bufif_ie1_user" File: C:/CD/PBL_CD/painel_controle.v Line: 95
Info (12128): Elaborating entity "same_code" for hierarchy "same_code:same_user_1" File: C:/CD/PBL_CD/painel_controle.v Line: 171
Info (12128): Elaborating entity "priority" for hierarchy "priority:priority_1" File: C:/CD/PBL_CD/painel_controle.v Line: 183
Info (12128): Elaborating entity "priority_iex" for hierarchy "priority_iex:priority_iex_1" File: C:/CD/PBL_CD/painel_controle.v Line: 241
Info (12128): Elaborating entity "iex_is1" for hierarchy "iex_is1:ie1_is1" File: C:/CD/PBL_CD/painel_controle.v Line: 278
Info (12128): Elaborating entity "matriz_iex" for hierarchy "matriz_iex:matriz_ie1" File: C:/CD/PBL_CD/painel_controle.v Line: 345
Info (12128): Elaborating entity "leds_iex" for hierarchy "leds_iex:leds_ie1" File: C:/CD/PBL_CD/painel_controle.v Line: 366
Info (12128): Elaborating entity "func2" for hierarchy "func2:func2_1" File: C:/CD/PBL_CD/painel_controle.v Line: 412
Info (12128): Elaborating entity "mux2_1" for hierarchy "mux2_1:mux2_1_display" File: C:/CD/PBL_CD/painel_controle.v Line: 433
Info (12128): Elaborating entity "display" for hierarchy "display:display_1" File: C:/CD/PBL_CD/painel_controle.v Line: 443
Info (13014): Ignored 4 buffer(s)
    Info (13019): Ignored 4 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "high_out[0]" is stuck at VCC File: C:/CD/PBL_CD/painel_controle.v Line: 8
    Warning (13410): Pin "high_out[1]" is stuck at VCC File: C:/CD/PBL_CD/painel_controle.v Line: 8
    Warning (13410): Pin "high_out[2]" is stuck at VCC File: C:/CD/PBL_CD/painel_controle.v Line: 8
    Warning (13410): Pin "high_out[3]" is stuck at VCC File: C:/CD/PBL_CD/painel_controle.v Line: 8
    Warning (13410): Pin "high_out[4]" is stuck at VCC File: C:/CD/PBL_CD/painel_controle.v Line: 8
Info (21057): Implemented 113 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 75 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4715 megabytes
    Info: Processing ended: Fri Sep 15 19:28:12 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:28


