Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Mon Sep  7 19:52:48 2020
| Host         : linux running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -file ./rundir/post_route_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 325 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 1027 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.278        0.000                      0                23820        0.042        0.000                      0                23820        0.750        0.000                       0                 18420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         
clk2x  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.764        0.000                      0                 9932        0.042        0.000                      0                 9932        2.000        0.000                       0                 12148  
clk2x               0.278        0.000                      0                 9280        0.090        0.000                      0                 9280        0.750        0.000                       0                  6272  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk2x         clk                 0.541        0.000                      0                 4096        0.059        0.000                      0                 4096  
clk           clk2x               0.449        0.000                      0                 1536        0.052        0.000                      0                 1536  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 fsm/dff_loadingWeights/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_2_7/dff_e/q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.341ns (8.414%)  route 3.712ns (91.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.234ns = ( 6.234 - 5.000 ) 
    Source Clock Delay      (SCD):    1.319ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        1.319     1.319    fsm/dff_loadingWeights/clk
    SLICE_X57Y10         FDRE                                         r  fsm/dff_loadingWeights/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.341     1.660 r  fsm/dff_loadingWeights/q_reg[0]/Q
                         net (fo=456, routed)         3.712     5.372    array/pe_2_7/dff_e/loadingWeights
    SLICE_X95Y47         FDRE                                         r  array/pe_2_7/dff_e/q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=12147, unset)        1.234     6.234    array/pe_2_7/dff_e/clk
    SLICE_X95Y47         FDRE                                         r  array/pe_2_7/dff_e/q_reg[7]/C
                         clock pessimism              0.087     6.321    
                         clock uncertainty           -0.035     6.286    
    SLICE_X95Y47         FDRE (Setup_fdre_C_CE)      -0.150     6.136    array/pe_2_7/dff_e/q_reg[7]
  -------------------------------------------------------------------
                         required time                          6.136    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                  0.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 array/pe_6_5/int8_quad_mac/acc_x_dff/q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_7_5/int8_quad_mac/acc_x_dff/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.348ns (81.365%)  route 0.080ns (18.635%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        0.591     0.591    array/pe_6_5/int8_quad_mac/acc_x_dff/clk
    SLICE_X27Y49         FDRE                                         r  array/pe_6_5/int8_quad_mac/acc_x_dff/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  array/pe_6_5/int8_quad_mac/acc_x_dff/q_reg[7]/Q
                         net (fo=1, routed)           0.079     0.811    array/pe_7_5/int8_quad_mac/mul/dff_mul_be/q_reg[15]_2[7]
    SLICE_X26Y49         LUT2 (Prop_lut2_I1_O)        0.045     0.856 r  array/pe_7_5/int8_quad_mac/mul/dff_mul_be/z_carry__0_i_1__96/O
                         net (fo=1, routed)           0.000     0.856    array/pe_7_5/int8_quad_mac/acc_x/q_reg[7][3]
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.965 r  array/pe_7_5/int8_quad_mac/acc_x/z_carry__0/CO[3]
                         net (fo=1, routed)           0.001     0.966    array/pe_7_5/int8_quad_mac/acc_x/z_carry__0_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.019 r  array/pe_7_5/int8_quad_mac/acc_x/z_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.019    array/pe_7_5/int8_quad_mac/acc_x_dff/D[8]
    SLICE_X26Y50         FDRE                                         r  array/pe_7_5/int8_quad_mac/acc_x_dff/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        0.843     0.843    array/pe_7_5/int8_quad_mac/acc_x_dff/clk
    SLICE_X26Y50         FDRE                                         r  array/pe_7_5/int8_quad_mac/acc_x_dff/q_reg[8]/C
                         clock pessimism              0.000     0.843    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.134     0.977    array/pe_7_5/int8_quad_mac/acc_x_dff/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.977    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         5.000       2.766      RAMB18_X1Y7   mem_abcd_0/memory_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X37Y22  array/pe_1_2/dff_a/q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X24Y20  array/pe_0_0/dff_a/q_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 array/pe_0_7/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_0_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk2x rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.393ns (20.495%)  route 1.525ns (79.505%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 3.810 - 2.500 ) 
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=6271, unset)         1.336     1.336    array/pe_0_7/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X30Y45         FDRE                                         r  array/pe_0_7/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.393     1.729 r  array/pe_0_7/int8_quad_mac/mul/dff_dsp_in0/q_reg[3]/Q
                         net (fo=1, routed)           1.525     3.254    array/pe_0_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/A[20]
    DSP48_X3Y18          DSP48E1                                      r  array/pe_0_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=6271, unset)         1.310     3.810    array/pe_0_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X3Y18          DSP48E1                                      r  array/pe_0_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                         clock pessimism              0.011     3.821    
                         clock uncertainty           -0.035     3.786    
    DSP48_X3Y18          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -0.254     3.532    array/pe_0_7/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                          3.532    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                  0.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 array/pe_0_6/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_0_6/int8_quad_mac/mul/dff_be0/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.126ns (37.841%)  route 0.207ns (62.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=6271, unset)         0.634     0.634    array/pe_0_6/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/CLK
    DSP48_X2Y20          DSP48E1                                      r  array/pe_0_6/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y20          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126     0.760 r  array/pe_0_6/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[5]
                         net (fo=1, routed)           0.207     0.967    array/pe_0_6/int8_quad_mac/mul/dff_be0/D[5]
    SLICE_X35Y49         FDRE                                         r  array/pe_0_6/int8_quad_mac/mul/dff_be0/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=6271, unset)         0.830     0.830    array/pe_0_6/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X35Y49         FDRE                                         r  array/pe_0_6/int8_quad_mac/mul/dff_be0/q_reg[5]/C
                         clock pessimism              0.000     0.830    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.047     0.877    array/pe_0_6/int8_quad_mac/mul/dff_be0/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk2x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk2x }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.590         2.500       0.910      DSP48_X2Y12   array/pe_4_4/int8_quad_mac/mul/dsp_macro_wrapper/dsp_macro/xbip_dsp48_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X94Y40  array/pe_2_7/int8_quad_mac/mul/dff_dsp_in2/q_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         1.250       0.750      SLICE_X58Y42  array/pe_2_7/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk2x
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 array/pe_1_2/int8_quad_mac/mul/dff_ae0/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_1_2/int8_quad_mac/mul/dff_mul_ce/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@5.000ns - clk2x rise@2.500ns)
  Data Path Delay:        1.717ns  (logic 0.341ns (19.861%)  route 1.376ns (80.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.176ns = ( 6.176 - 5.000 ) 
    Source Clock Delay      (SCD):    1.314ns = ( 3.814 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=6271, unset)         1.314     3.814    array/pe_1_2/int8_quad_mac/mul/dff_ae0/clk2x
    SLICE_X64Y17         FDRE                                         r  array/pe_1_2/int8_quad_mac/mul/dff_ae0/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.341     4.155 r  array/pe_1_2/int8_quad_mac/mul/dff_ae0/q_reg[12]/Q
                         net (fo=2, routed)           1.376     5.531    array/pe_1_2/int8_quad_mac/mul/dff_mul_ce/D[12]
    SLICE_X70Y15         FDRE                                         r  array/pe_1_2/int8_quad_mac/mul/dff_mul_ce/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=12147, unset)        1.176     6.176    array/pe_1_2/int8_quad_mac/mul/dff_mul_ce/clk
    SLICE_X70Y15         FDRE                                         r  array/pe_1_2/int8_quad_mac/mul/dff_mul_ce/q_reg[12]/C
                         clock pessimism              0.000     6.176    
                         clock uncertainty           -0.035     6.141    
    SLICE_X70Y15         FDRE (Setup_fdre_C_D)       -0.069     6.072    array/pe_1_2/int8_quad_mac/mul/dff_mul_ce/q_reg[12]
  -------------------------------------------------------------------
                         required time                          6.072    
                         arrival time                          -5.531    
  -------------------------------------------------------------------
                         slack                                  0.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 array/pe_7_4/int8_quad_mac/mul/dff_be0/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            array/pe_7_4/int8_quad_mac/mul/dff_mul_de/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk2x rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (41.017%)  route 0.213ns (58.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=6271, unset)         0.582     0.582    array/pe_7_4/int8_quad_mac/mul/dff_be0/clk2x
    SLICE_X12Y25         FDRE                                         r  array/pe_7_4/int8_quad_mac/mul/dff_be0/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.148     0.730 r  array/pe_7_4/int8_quad_mac/mul/dff_be0/q_reg[9]/Q
                         net (fo=2, routed)           0.213     0.943    array/pe_7_4/int8_quad_mac/mul/dff_mul_de/D[9]
    SLICE_X18Y25         FDRE                                         r  array/pe_7_4/int8_quad_mac/mul/dff_mul_de/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        0.848     0.848    array/pe_7_4/int8_quad_mac/mul/dff_mul_de/clk
    SLICE_X18Y25         FDRE                                         r  array/pe_7_4/int8_quad_mac/mul/dff_mul_de/q_reg[9]/C
                         clock pessimism              0.000     0.848    
                         clock uncertainty            0.035     0.883    
    SLICE_X18Y25         FDRE (Hold_fdre_C_D)         0.000     0.883    array/pe_7_4/int8_quad_mac/mul/dff_mul_de/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk2x

Setup :            0  Failing Endpoints,  Worst Slack        0.449ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 array/pe_7_5/dff_b/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_7_5/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk2x rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.438ns (22.279%)  route 1.528ns (77.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.190ns = ( 3.690 - 2.500 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        1.310     1.310    array/pe_7_5/dff_b/clk
    SLICE_X60Y29         FDRE                                         r  array/pe_7_5/dff_b/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.341     1.651 r  array/pe_7_5/dff_b/q_reg[5]/Q
                         net (fo=2, routed)           1.528     3.179    array/pe_7_5/int8_quad_mac/mul/q_reg[7]_6[5]
    SLICE_X20Y30         LUT3 (Prop_lut3_I1_O)        0.097     3.276 r  array/pe_7_5/int8_quad_mac/mul/q[5]_i_1__40/O
                         net (fo=1, routed)           0.000     3.276    array/pe_7_5/int8_quad_mac/mul/dff_dsp_in1/D[5]
    SLICE_X20Y30         FDRE                                         r  array/pe_7_5/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      2.500     2.500 r  
                                                      0.000     2.500 r  clk2x (IN)
                         net (fo=6271, unset)         1.190     3.690    array/pe_7_5/int8_quad_mac/mul/dff_dsp_in1/clk2x
    SLICE_X20Y30         FDRE                                         r  array/pe_7_5/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]/C
                         clock pessimism              0.000     3.690    
                         clock uncertainty           -0.035     3.655    
    SLICE_X20Y30         FDRE (Setup_fdre_C_D)        0.070     3.725    array/pe_7_5/int8_quad_mac/mul/dff_dsp_in1/q_reg[5]
  -------------------------------------------------------------------
                         required time                          3.725    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                  0.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 array/pe_2_7/dff_a/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            array/pe_2_7/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk2x  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk2x
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk2x rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.227ns (50.784%)  route 0.220ns (49.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=12147, unset)        0.560     0.560    array/pe_2_7/dff_a/clk
    SLICE_X40Y40         FDRE                                         r  array/pe_2_7/dff_a/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  array/pe_2_7/dff_a/q_reg[6]/Q
                         net (fo=1, routed)           0.220     0.908    array/pe_2_7/int8_quad_mac/mul/q_reg[7]_5[6]
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.099     1.007 r  array/pe_2_7/int8_quad_mac/mul/q[6]_i_1__101/O
                         net (fo=1, routed)           0.000     1.007    array/pe_2_7/int8_quad_mac/mul/dff_dsp_in0/D[6]
    SLICE_X41Y40         FDRE                                         r  array/pe_2_7/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk2x rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk2x (IN)
                         net (fo=6271, unset)         0.828     0.828    array/pe_2_7/int8_quad_mac/mul/dff_dsp_in0/clk2x
    SLICE_X41Y40         FDRE                                         r  array/pe_2_7/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.035     0.863    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.092     0.955    array/pe_2_7/int8_quad_mac/mul/dff_dsp_in0/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.052    





