WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2508254 heartbeat IPC: 3.987 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5017643 heartbeat IPC: 3.985 cumulative IPC: 3.986 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6268390 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 48 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6268390 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 48 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 10531663 heartbeat IPC: 1.814 cumulative IPC: 1.173 (Simulation time: 00 hr 01 min 08 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 19206679 heartbeat IPC: 1.153 cumulative IPC: 1.159 (Simulation time: 00 hr 01 min 46 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 27819771 heartbeat IPC: 1.161 cumulative IPC: 1.16 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 36264954 heartbeat IPC: 1.184 cumulative IPC: 1.167 (Simulation time: 00 hr 03 min 02 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 44801165 heartbeat IPC: 1.171 cumulative IPC: 1.168 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 53408622 heartbeat IPC: 1.162 cumulative IPC: 1.167 (Simulation time: 00 hr 04 min 19 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 62078825 heartbeat IPC: 1.153 cumulative IPC: 1.165 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 100000004 cycles: 70429015 heartbeat IPC: 1.198 cumulative IPC: 1.169 (Simulation time: 00 hr 05 min 35 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_80.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000000 cycles: 79332465 heartbeat IPC: 1.123 cumulative IPC: 1.163 (Simulation time: 00 hr 06 min 14 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 89278026 heartbeat IPC: 1.005 cumulative IPC: 1.144 (Simulation time: 00 hr 06 min 57 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 87687657 cumulative IPC: 1.14 (Simulation time: 00 hr 07 min 17 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 87687657 cumulative IPC: 1.14 (Simulation time: 00 hr 07 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_80.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.14 instructions: 100000001 cycles: 87687657
CPU 0 Branch Prediction Accuracy: 80.02% MPKI: 34.17 Average ROB Occupancy at Mispredict: 8.402
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.02
BRANCH_INDIRECT: 13.8
BRANCH_CONDITIONAL: 20.3
BRANCH_DIRECT_CALL: 0.0354
BRANCH_INDIRECT_CALL: 0.026
BRANCH_RETURN: 0.0174

LLC TOTAL        ACCESS:     143984 HIT:      95699 MISS:      48285
LLC LOAD         ACCESS:      77316 HIT:      36837 MISS:      40479
LLC RFO          ACCESS:      18920 HIT:      12769 MISS:       6151
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      43830 HIT:      43297 MISS:        533
LLC TRANSLATION  ACCESS:       3918 HIT:       2796 MISS:       1122
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 255.3 cycles
cpu0_DTLB TOTAL        ACCESS:   20142284 HIT:   20052756 MISS:      89528
cpu0_DTLB LOAD         ACCESS:   20142284 HIT:   20052756 MISS:      89528
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.54 cycles
cpu0_ITLB TOTAL        ACCESS:    6676517 HIT:    6668286 MISS:       8231
cpu0_ITLB LOAD         ACCESS:    6676517 HIT:    6668286 MISS:       8231
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.77 cycles
cpu0_L1D TOTAL        ACCESS:   23760061 HIT:   23215169 MISS:     544892
cpu0_L1D LOAD         ACCESS:   15786701 HIT:   15525825 MISS:     260876
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    7965482 HIT:    7688661 MISS:     276821
cpu0_L1D TRANSLATION  ACCESS:       7878 HIT:        683 MISS:       7195
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 28.06 cycles
cpu0_L1I TOTAL        ACCESS:    7614444 HIT:    6643601 MISS:     970843
cpu0_L1I LOAD         ACCESS:    7614444 HIT:    6643601 MISS:     970843
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.361 cycles
cpu0_L2C TOTAL        ACCESS:    1156849 HIT:    1056589 MISS:     100260
cpu0_L2C LOAD         ACCESS:     883731 HIT:     806415 MISS:      77316
cpu0_L2C RFO          ACCESS:     111315 HIT:      92395 MISS:      18920
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     154615 HIT:     154509 MISS:        106
cpu0_L2C TRANSLATION  ACCESS:       7188 HIT:       3270 MISS:       3918
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 143.4 cycles
cpu0_STLB TOTAL        ACCESS:      57937 HIT:      50158 MISS:       7779
cpu0_STLB LOAD         ACCESS:      57937 HIT:      50158 MISS:       7779
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 71.02 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6959
  ROW_BUFFER_MISS:      40793
 AVG DBUS CONGESTED CYCLE: 3.942
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4290
  FULL:      22386
