// Seed: 392318361
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output supply0 id_2
);
  assign id_2 = id_0;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd67,
    parameter id_5 = 32'd67,
    parameter id_7 = 32'd21
) (
    output wand id_0,
    input tri1 id_1,
    output tri1 _id_2,
    output supply1 id_3,
    output wand id_4,
    input supply0 _id_5,
    input tri id_6,
    input wand _id_7,
    output wire id_8,
    input tri1 id_9
);
  logic id_11;
  logic [7:0] id_12;
  ;
  wire id_13;
  assign id_11 = id_7;
  wire [id_7 : -1 'b0] id_14;
  module_0 modCall_1 (
      id_9,
      id_6,
      id_0
  );
  assign id_12[-1] = -1;
  logic [7:0][1 : id_5] id_15;
  logic [id_2 : -1] id_16;
  assign id_11[1] = id_15[-1'b0];
  assign id_3 = 1;
endmodule
