
---------- Begin Simulation Statistics ----------
final_tick                                  192072000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 357804                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698972                       # Number of bytes of host memory used
host_op_rate                                   357665                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.29                       # Real time elapsed on the host
host_tick_rate                              668308733                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      102697                       # Number of instructions simulated
sim_ops                                        102697                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000192                       # Number of seconds simulated
sim_ticks                                   192072000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.503923                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   12753                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                13639                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3373                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             15700                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1085                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1772                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              687                       # Number of indirect misses.
system.cpu.branchPred.lookups                   20246                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          466                       # Number of mispredicted indirect branches.
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2305                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      16191                       # Number of branches committed
system.cpu.commit.bw_lim_events                  3298                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              23                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            8923                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               102697                       # Number of instructions committed
system.cpu.commit.committedOps                 102697                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       143576                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.715280                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.542213                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        99965     69.63%     69.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        20069     13.98%     83.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        11387      7.93%     91.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5318      3.70%     95.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1600      1.11%     96.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          859      0.60%     96.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          739      0.51%     97.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          341      0.24%     97.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         3298      2.30%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       143576                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          7                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2837                       # Number of function calls committed.
system.cpu.commit.int_insts                    101945                       # Number of committed integer instructions.
system.cpu.commit.loads                         23352                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            7      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            62034     60.40%     60.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            4701      4.58%     64.99% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              101      0.10%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              5      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     65.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           23351     22.74%     87.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          12496     12.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            1      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            102697                       # Class of committed instruction
system.cpu.commit.refs                          35848                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      102697                       # Number of Instructions Simulated
system.cpu.committedOps                        102697                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.870288                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.870288                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 10669                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1095                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                12299                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 119589                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    68850                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     63560                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2344                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2130                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   871                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       20246                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     15888                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         75791                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   947                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         125620                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    6824                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.105408                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              67076                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              13838                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.654022                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             146294                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.858682                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.297250                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    77255     52.81%     52.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    40543     27.71%     80.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    14501      9.91%     90.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     8295      5.67%     96.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1752      1.20%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1486      1.02%     98.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1133      0.77%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      678      0.46%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      651      0.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               146294                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                         5                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        5                       # number of floating regfile writes
system.cpu.idleCycles                           45779                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2446                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    17138                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.565655                       # Inst execution rate
system.cpu.iew.exec_refs                        38230                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      12809                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     496                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 24794                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 25                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              3190                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                13192                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              111624                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 25421                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2419                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                108647                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2989                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2344                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2994                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           147                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              439                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1442                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          696                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1226                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1220                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     65927                       # num instructions consuming a value
system.cpu.iew.wb_count                        106841                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.861347                       # average fanout of values written-back
system.cpu.iew.wb_producers                     56786                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.556252                       # insts written-back per cycle
system.cpu.iew.wb_sent                         106910                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   141599                       # number of integer regfile reads
system.cpu.int_regfile_writes                   78530                       # number of integer regfile writes
system.cpu.ipc                               0.534677                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.534677                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                23      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 66994     60.32%     60.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5085      4.58%     64.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   103      0.09%     65.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                25849     23.27%     88.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13005     11.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               1      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 111066                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       7                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                  14                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            7                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  7                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1172                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.010552                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      21      1.79%      1.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    392     33.45%     35.24% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       1      0.09%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     35.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    726     61.95%     97.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    32      2.73%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 112208                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             369632                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       106834                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            120567                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     111599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    111066                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  25                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            8926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                48                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         3973                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        146294                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.759197                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.136994                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               84084     57.48%     57.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               33487     22.89%     80.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               16539     11.31%     91.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                7029      4.80%     96.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3463      2.37%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 903      0.62%     99.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 517      0.35%     99.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 231      0.16%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  41      0.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          146294                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.578249                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              1776                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1542                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                24794                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               13192                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      38                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      6                       # number of misc regfile writes
system.cpu.numCycles                           192073                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3535                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 75516                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    256                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    71853                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   6217                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups                153013                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 117155                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               86532                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     61412                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    110                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2344                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  6572                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    11016                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups                 5                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           153008                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            578                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 26                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4676                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             26                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       251677                       # The number of ROB reads
system.cpu.rob.rob_writes                      225962                       # The number of ROB writes
system.cpu.timesIdled                            2541                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          857                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1843                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5766                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        11549                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              4                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                799                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          252                       # Transaction distribution
system.membus.trans_dist::CleanEvict              605                       # Transaction distribution
system.membus.trans_dist::ReadExReq               186                       # Transaction distribution
system.membus.trans_dist::ReadExResp              186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           799                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        79168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   79168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               986                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     986    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 986                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2851000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5177750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    192072000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2236                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2978                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1414                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              795                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             795                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2987                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1994                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         8951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         8380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 17331                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       381696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       305408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 687104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             862                       # Total snoops (count)
system.tol2bus.snoopTraffic                     16192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6645                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000602                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024529                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6641     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6645                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           21471000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           8375998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8978979                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    192072000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2343                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4791                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2448                       # number of overall hits
system.l2.overall_hits::.cpu.data                2343                       # number of overall hits
system.l2.overall_hits::total                    4791                       # number of overall hits
system.l2.demand_misses::.cpu.inst                539                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                446                       # number of demand (read+write) misses
system.l2.demand_misses::total                    985                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               539                       # number of overall misses
system.l2.overall_misses::.cpu.data               446                       # number of overall misses
system.l2.overall_misses::total                   985                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52030000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     42089000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         94119000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52030000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     42089000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        94119000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2987                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5776                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2987                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5776                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.180449                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.159914                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170533                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.180449                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.159914                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170533                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 96530.612245                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94369.955157                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95552.284264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 96530.612245                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94369.955157                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95552.284264                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 253                       # number of writebacks
system.l2.writebacks::total                       253                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               985                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              985                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41250000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     33169000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     74419000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41250000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     33169000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     74419000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.180449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.159914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.170533                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.180449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.159914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.170533                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76530.612245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74369.955157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75552.284264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76530.612245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74369.955157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75552.284264                       # average overall mshr miss latency
system.l2.replacements                            862                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1983                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1983                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1983                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1983                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2978                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2978                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2978                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2978                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               609                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   609                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 186                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     17334000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17334000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           795                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               795                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.233962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.233962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93193.548387                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93193.548387                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     13614000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13614000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.233962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.233962                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73193.548387                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73193.548387                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2448                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          539                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              539                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52030000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52030000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2987                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.180449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.180449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 96530.612245                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96530.612245                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41250000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41250000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.180449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.180449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76530.612245                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76530.612245                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     24755000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24755000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.130391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.130391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 95211.538462                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95211.538462                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          260                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          260                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19555000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19555000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.130391                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.130391                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75211.538462                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75211.538462                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             6                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.142857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.142857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    192072000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   123.039053                       # Cycle average of tags in use
system.l2.tags.total_refs                       11548                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       996                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.594378                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.897814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        70.967278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        51.173961                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.554432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.399797                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961243                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     93388                       # Number of tag accesses
system.l2.tags.data_accesses                    93388                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    192072000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          34496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          28544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              63040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           16128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          252                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                252                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         179599317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         148610938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             328210254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    179599317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        179599317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       83968512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83968512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       83968512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        179599317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        148610938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            412178766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000142296750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2169                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                213                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         985                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        252                       # Number of write requests accepted
system.mem_ctrls.readBursts                       985                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      252                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                86                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                85                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6632750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                24295250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7041.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25791.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      807                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     210                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   985                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  252                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    506.301370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   345.946934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.780045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           18     12.33%     12.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           33     22.60%     34.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           16     10.96%     45.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16     10.96%     56.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      5.48%     62.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      4.11%     66.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      3.42%     69.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      6.16%     76.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           35     23.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          146                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      71.923077                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.363906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     54.788170                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23             3     23.08%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             1      7.69%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             1      7.69%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47             1      7.69%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55             1      7.69%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      7.69%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3     23.08%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            13                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.384615                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.322862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.556624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6     46.15%     46.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5     38.46%     84.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      7.69%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      7.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            13                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  60288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   14464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   63040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                16128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       313.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        75.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    328.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     191982000                       # Total gap between requests
system.mem_ctrls.avgGap                     155199.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        25792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 179599316.922820597887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 134282977.216877013445                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 75305093.923112168908                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          252                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13587250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     10708000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3811268500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25208.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24008.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15124081.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               357000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               185955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2077740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1059660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14751360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         54070770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         28222560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          100725045                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.412955                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     72800750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      6240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    113031250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               721140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               368115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4648140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             120060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14751360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         57949620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         24956160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          103514595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.936414                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     64364750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      6240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    121467250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    192072000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        12535                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            12535                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        12535                       # number of overall hits
system.cpu.icache.overall_hits::total           12535                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3353                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3353                       # number of overall misses
system.cpu.icache.overall_misses::total          3353                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    133577000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    133577000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    133577000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    133577000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        15888                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        15888                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        15888                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        15888                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.211040                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.211040                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.211040                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.211040                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39838.055473                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39838.055473                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39838.055473                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39838.055473                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    12.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2978                       # number of writebacks
system.cpu.icache.writebacks::total              2978                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          366                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          366                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          366                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          366                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2987                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2987                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2987                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2987                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    114920000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    114920000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    114920000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    114920000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.188004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.188004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.188004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.188004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38473.384667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38473.384667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38473.384667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38473.384667                       # average overall mshr miss latency
system.cpu.icache.replacements                   2978                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        12535                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           12535                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3353                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3353                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    133577000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    133577000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        15888                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        15888                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.211040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.211040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39838.055473                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39838.055473                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          366                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          366                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2987                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2987                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    114920000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    114920000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.188004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.188004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38473.384667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38473.384667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    192072000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             7.977862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               15521                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2986                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.197924                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     7.977862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997233                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997233                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             34762                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            34762                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    192072000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    192072000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    192072000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    192072000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    192072000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    192072000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    192072000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        28923                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            28923                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        28923                       # number of overall hits
system.cpu.dcache.overall_hits::total           28923                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7365                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7365                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7365                       # number of overall misses
system.cpu.dcache.overall_misses::total          7365                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    274289978                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    274289978                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    274289978                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    274289978                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        36288                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        36288                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        36288                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        36288                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.202960                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.202960                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.202960                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.202960                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37242.359538                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37242.359538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37242.359538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37242.359538                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1885                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           76                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               174                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           38                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1983                       # number of writebacks
system.cpu.dcache.writebacks::total              1983                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4569                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4569                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4569                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2796                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2796                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    108412999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    108412999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    108412999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    108412999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.077050                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.077050                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.077050                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.077050                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38774.320100                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38774.320100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38774.320100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38774.320100                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2788                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        18635                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           18635                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5157                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5157                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    175820000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    175820000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        23792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23792                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.216754                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.216754                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34093.465193                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34093.465193                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3154                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3154                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2003                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2003                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     71756000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     71756000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.084188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.084188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35824.263605                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35824.263605                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        10288                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          10288                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2208                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     98469978                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     98469978                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        12496                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        12496                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.176697                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.176697                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 44596.910326                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44596.910326                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          793                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          793                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36656999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36656999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.063460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.063460                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 46225.723834                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46225.723834                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    192072000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             7.952487                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               31719                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2796                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.344421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            332000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     7.952487                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994061                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994061                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             75372                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            75372                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    192072000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    192072000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
