INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/lab1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mealy
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sources_1/new/moore.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity moore
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/file_read.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FILE_READ
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/clockgenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CLOCKGENERATOR
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yu5866da-s/vivado/project_1/project_1.srcs/sim_1/imports/Lab_Files_2016/FSM_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity test
