\subsection{arch Architecture Reference}
\label{classrx__pct__data__v2_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=196pt]{df/d08/classrx__pct__data__v2_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+291}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+main\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+292}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+main\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf infifo\+\_\+empty}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+293}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+main\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf head\+\_\+wr\+\_\+sig}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf cmprsd\+\_\+data\+\_\+valid}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf main\+\_\+fsm\+\_\+f}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf main\+\_\+fsm}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+main\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf en\+\_\+reg1}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf infifo\+\_\+rdusedw}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf outfifo\+\_\+wrusedw}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf head\+\_\+cnt}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf allpct\+\_\+wr\+\_\+cnt}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf infifo\+\_\+empty}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf compr\+\_\+cnt}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf compr\+\_\+size}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf outfifo\+\_\+reserve}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf compr\+\_\+reserve}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf skip\+\_\+packets\+\_\+sig}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf cmprsd\+\_\+data\+\_\+valid}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf infiford\+\_\+cnt}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf infiford\+\_\+limit}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+294}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+295}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+296}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+297}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+298}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+299}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+300}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+301}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+302}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+303}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+304}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf fsm\+\_\+f}{\bfseries  ( {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf fsm}{\bfseries  ( {\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf infifo\+\_\+rdusedw}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf allpct\+\_\+wr\+\_\+cnt}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf outfifo\+\_\+wrusedw}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf outfifo\+\_\+reserve}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf current\+\_\+main\+\_\+state}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf bit\+\_\+pack}  {\bfseries }  
\item 
{\bf lpm\+\_\+counter}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf main\+\_\+states}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check\+\_\+infifo}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check\+\_\+outfifo}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wr\+\_\+head}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wr\+\_\+cnt}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check\+\_\+fifo}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wr\+\_\+samples}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+data}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{pct\+\_\+end}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\item 
{\bfseries {\bf states}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+pct\+\_\+end}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{skip\+\_\+packets}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+pct\+\_\+loss\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+pct\+\_\+loss\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+pct\+\_\+loss\+\_\+clr\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+pct\+\_\+loss\+\_\+clr\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf head\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf compr\+\_\+size} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+wr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf allpct\+\_\+wr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf compr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf check\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+header} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+smplnr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+rsrvd0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+rsrvd1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+rsrvd2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+rsrvd3} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+rsrvd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+nrcnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf lpmcnt\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf lpmcnt\+\_\+cnten} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf head\+\_\+wr\+\_\+sig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf infifo\+\_\+rd\+\_\+sig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf outfifo\+\_\+wr\+\_\+sig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf outfifo\+\_\+reserve} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf outfifo\+\_\+wrsize}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf outfifo\+\_\+limit} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf outfifo\+\_\+wrsize}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf compr\+\_\+reserve} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} 
\item 
{\bf active\+\_\+ch\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf active\+\_\+ch\+\_\+cnt\+\_\+reg0} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf active\+\_\+ch\+\_\+cnt\+\_\+reg1} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf tx\+\_\+pct\+\_\+loss\+\_\+detect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cmprsd\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf cmprsd\+\_\+data\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf cmpr\+\_\+dain} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+width\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+width\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf skip\+\_\+packets\+\_\+sig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+main\+\_\+state} {\bfseries {\bfseries {\bf main\+\_\+states}} \textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+main\+\_\+state} {\bfseries {\bfseries {\bf main\+\_\+states}} \textcolor{vhdlchar}{ }} 
\item 
{\bf infiford\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf infiford\+\_\+limit} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf current\+\_\+state} {\bfseries {\bfseries {\bf states}} \textcolor{vhdlchar}{ }} 
\item 
{\bf next\+\_\+state} {\bfseries {\bfseries {\bf states}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf cmpr\+\_\+inst}  {\bfseries bit\+\_\+pack}   
\item 
{\bf cnt\+\_\+inst}  {\bfseries lpm\+\_\+counter}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 56} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.



\subsubsection{Member Function Documentation}
\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!fsm@{fsm}}
\index{fsm@{fsm}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{fsmcurrent\+\_\+state,infifo\+\_\+rdusedw,allpct\+\_\+wr\+\_\+cnt,outfifo\+\_\+wrusedw,outfifo\+\_\+reserve,current\+\_\+main\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} fsm(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf infifo\+\_\+rdusedw}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf allpct\+\_\+wr\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf outfifo\+\_\+wrusedw}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf outfifo\+\_\+reserve}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+main\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_a1bcf04a47dfe4f601dda8e7553dfdb01}


Definition at line {\bf 561} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!fsm\+\_\+f@{fsm\+\_\+f}}
\index{fsm\+\_\+f@{fsm\+\_\+f}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{fsm\+\_\+fclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} fsm\+\_\+f(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_a856d95a9c7e9538caf6d13ffdaa470a3}


Definition at line {\bf 550} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!main\+\_\+fsm@{main\+\_\+fsm}}
\index{main\+\_\+fsm@{main\+\_\+fsm}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{main\+\_\+fsmcurrent\+\_\+main\+\_\+state,en\+\_\+reg1,infifo\+\_\+rdusedw,outfifo\+\_\+wrusedw,head\+\_\+cnt,allpct\+\_\+wr\+\_\+cnt,infifo\+\_\+empty,compr\+\_\+cnt,compr\+\_\+size,outfifo\+\_\+reserve,compr\+\_\+reserve,skip\+\_\+packets\+\_\+sig,cmprsd\+\_\+data\+\_\+valid,infiford\+\_\+cnt,infiford\+\_\+limit}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} main\+\_\+fsm(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+main\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf en\+\_\+reg1}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf infifo\+\_\+rdusedw}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf outfifo\+\_\+wrusedw}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf head\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf allpct\+\_\+wr\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf infifo\+\_\+empty}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf compr\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf compr\+\_\+size}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf outfifo\+\_\+reserve}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf compr\+\_\+reserve}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf skip\+\_\+packets\+\_\+sig}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf cmprsd\+\_\+data\+\_\+valid}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf infiford\+\_\+cnt}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf infiford\+\_\+limit}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_a6326f7b95f0370f4cc2a17e4f4ffb2c9}


Definition at line {\bf 225} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!main\+\_\+fsm\+\_\+f@{main\+\_\+fsm\+\_\+f}}
\index{main\+\_\+fsm\+\_\+f@{main\+\_\+fsm\+\_\+f}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{main\+\_\+fsm\+\_\+fclk,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} main\+\_\+fsm\+\_\+f(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_ab76ef0962f02ba413d847457cb668758}


Definition at line {\bf 214} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+291@{P\+R\+O\+C\+E\+S\+S\+\_\+291}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+291@{P\+R\+O\+C\+E\+S\+S\+\_\+291}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+291current\+\_\+main\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+291(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+main\+\_\+state}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_a7ae19d40d54895d9af6c5d309cb1714f}


Definition at line {\bf 177} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+292@{P\+R\+O\+C\+E\+S\+S\+\_\+292}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+292@{P\+R\+O\+C\+E\+S\+S\+\_\+292}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+292current\+\_\+main\+\_\+state,infifo\+\_\+empty}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+292(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+main\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf infifo\+\_\+empty}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_a1fa84fb845df2fb58926956d113273c2}


Definition at line {\bf 188} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+293@{P\+R\+O\+C\+E\+S\+S\+\_\+293}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+293@{P\+R\+O\+C\+E\+S\+S\+\_\+293}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+293current\+\_\+main\+\_\+state,head\+\_\+wr\+\_\+sig,cmprsd\+\_\+data\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+293(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf current\+\_\+main\+\_\+state}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf head\+\_\+wr\+\_\+sig}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf cmprsd\+\_\+data\+\_\+valid}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_ae0e2d6c213ed3177fa3c6c2b11b60595}


Definition at line {\bf 200} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+294@{P\+R\+O\+C\+E\+S\+S\+\_\+294}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+294@{P\+R\+O\+C\+E\+S\+S\+\_\+294}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+294reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+294(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_a4b13f17b06df3be641c64e2dd80b8e4e}


Definition at line {\bf 305} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+295@{P\+R\+O\+C\+E\+S\+S\+\_\+295}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+295@{P\+R\+O\+C\+E\+S\+S\+\_\+295}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+295reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+295(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_a02904b018044dbc577f6d098bd86fcae}


Definition at line {\bf 330} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+296@{P\+R\+O\+C\+E\+S\+S\+\_\+296}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+296@{P\+R\+O\+C\+E\+S\+S\+\_\+296}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+296reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+296(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_a1fa67827da2c774ecc61fa72d4bd4744}


Definition at line {\bf 345} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+297@{P\+R\+O\+C\+E\+S\+S\+\_\+297}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+297@{P\+R\+O\+C\+E\+S\+S\+\_\+297}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+297reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+297(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_acee1fe12480aaea306d6d8c11e4463ed}


Definition at line {\bf 358} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+298@{P\+R\+O\+C\+E\+S\+S\+\_\+298}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+298@{P\+R\+O\+C\+E\+S\+S\+\_\+298}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+298reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+298(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_ab830f5b6f74706d2d727c7ba13daa038}


Definition at line {\bf 377} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+299@{P\+R\+O\+C\+E\+S\+S\+\_\+299}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+299@{P\+R\+O\+C\+E\+S\+S\+\_\+299}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+299reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+299(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_a276d41dc631f44fa9f6a223b9d3565d1}


Definition at line {\bf 391} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+300@{P\+R\+O\+C\+E\+S\+S\+\_\+300}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+300@{P\+R\+O\+C\+E\+S\+S\+\_\+300}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+300reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+300(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_ab82e7a640ee1d1d983186469e8677ef0}


Definition at line {\bf 408} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+301@{P\+R\+O\+C\+E\+S\+S\+\_\+301}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+301@{P\+R\+O\+C\+E\+S\+S\+\_\+301}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+301reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+301(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_adbc645fb6f78ec7e4508e893bfc2f02d}


Definition at line {\bf 433} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+302@{P\+R\+O\+C\+E\+S\+S\+\_\+302}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+302@{P\+R\+O\+C\+E\+S\+S\+\_\+302}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+302reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+302(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_a1ed677c5fe7fcfbc744f246a0fe18c3c}


Definition at line {\bf 456} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+303@{P\+R\+O\+C\+E\+S\+S\+\_\+303}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+303@{P\+R\+O\+C\+E\+S\+S\+\_\+303}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+303reset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+303(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrx__pct__data__v2_1_1arch_ab22674019962429b2f1d608454da8645}


Definition at line {\bf 478} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!P\+R\+O\+C\+E\+S\+S\+\_\+304@{P\+R\+O\+C\+E\+S\+S\+\_\+304}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+304@{P\+R\+O\+C\+E\+S\+S\+\_\+304}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+304current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+304 (
\begin{DoxyParamCaption}
\item[{}]{current\+\_\+state}
\end{DoxyParamCaption}
)}\label{classrx__pct__data__v2_1_1arch_a8008fd8c408b374245293bb4d636856f}


Definition at line {\bf 539} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.



\subsubsection{Member Data Documentation}
\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!active\+\_\+ch\+\_\+cnt@{active\+\_\+ch\+\_\+cnt}}
\index{active\+\_\+ch\+\_\+cnt@{active\+\_\+ch\+\_\+cnt}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{active\+\_\+ch\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf active\+\_\+ch\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a0aa72bb0f5e9df233f1bcf91ddc355af}


Definition at line {\bf 88} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!active\+\_\+ch\+\_\+cnt\+\_\+reg0@{active\+\_\+ch\+\_\+cnt\+\_\+reg0}}
\index{active\+\_\+ch\+\_\+cnt\+\_\+reg0@{active\+\_\+ch\+\_\+cnt\+\_\+reg0}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{active\+\_\+ch\+\_\+cnt\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf active\+\_\+ch\+\_\+cnt\+\_\+reg0} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_ab55018d3bfdfba3bbd8ea67815352d55}


Definition at line {\bf 89} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!active\+\_\+ch\+\_\+cnt\+\_\+reg1@{active\+\_\+ch\+\_\+cnt\+\_\+reg1}}
\index{active\+\_\+ch\+\_\+cnt\+\_\+reg1@{active\+\_\+ch\+\_\+cnt\+\_\+reg1}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{active\+\_\+ch\+\_\+cnt\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf active\+\_\+ch\+\_\+cnt\+\_\+reg1} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_aa40698533dbfadc489c5d82869f4a93d}


Definition at line {\bf 89} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!allpct\+\_\+wr\+\_\+cnt@{allpct\+\_\+wr\+\_\+cnt}}
\index{allpct\+\_\+wr\+\_\+cnt@{allpct\+\_\+wr\+\_\+cnt}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{allpct\+\_\+wr\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf allpct\+\_\+wr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a66f6524f9a01adaea4eb4af04f5d026c}


Definition at line {\bf 65} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!bit\+\_\+pack@{bit\+\_\+pack}}
\index{bit\+\_\+pack@{bit\+\_\+pack}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{bit\+\_\+pack}]{\setlength{\rightskip}{0pt plus 5cm}{\bf bit\+\_\+pack} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classrx__pct__data__v2_1_1arch_a0b6a728d684453258dfc915f332100b3}


Definition at line {\bf 113} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!check\+\_\+cnt@{check\+\_\+cnt}}
\index{check\+\_\+cnt@{check\+\_\+cnt}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{check\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf check\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_aadd620d9999484384319f528df73d91b}


Definition at line {\bf 67} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!cmpr\+\_\+dain@{cmpr\+\_\+dain}}
\index{cmpr\+\_\+dain@{cmpr\+\_\+dain}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{cmpr\+\_\+dain}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cmpr\+\_\+dain} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a108a8391d4601677596f8bbe021fe895}


Definition at line {\bf 95} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!cmpr\+\_\+inst@{cmpr\+\_\+inst}}
\index{cmpr\+\_\+inst@{cmpr\+\_\+inst}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{cmpr\+\_\+inst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cmpr\+\_\+inst} {\bfseries \textcolor{vhdlchar}{bit\+\_\+pack}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classrx__pct__data__v2_1_1arch_a2dba0608c3b458be5190b916b229c7fe}


Definition at line {\bf 518} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!cmprsd\+\_\+data@{cmprsd\+\_\+data}}
\index{cmprsd\+\_\+data@{cmprsd\+\_\+data}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{cmprsd\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cmprsd\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a9d528da23216b30cf7450e65baeb3f44}


Definition at line {\bf 93} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!cmprsd\+\_\+data\+\_\+valid@{cmprsd\+\_\+data\+\_\+valid}}
\index{cmprsd\+\_\+data\+\_\+valid@{cmprsd\+\_\+data\+\_\+valid}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{cmprsd\+\_\+data\+\_\+valid}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cmprsd\+\_\+data\+\_\+valid} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a0ece1e03ee9957ffb729822478cb846d}


Definition at line {\bf 94} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!cnt\+\_\+inst@{cnt\+\_\+inst}}
\index{cnt\+\_\+inst@{cnt\+\_\+inst}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{cnt\+\_\+inst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf cnt\+\_\+inst} {\bfseries \textcolor{vhdlchar}{lpm\+\_\+counter}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classrx__pct__data__v2_1_1arch_a2d692d84092be3fff890685d9ae98cba}


Definition at line {\bf 532} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!compr\+\_\+cnt@{compr\+\_\+cnt}}
\index{compr\+\_\+cnt@{compr\+\_\+cnt}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{compr\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf compr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a0fa645a5c5b249b8fccd89319519a63d}


Definition at line {\bf 66} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!compr\+\_\+reserve@{compr\+\_\+reserve}}
\index{compr\+\_\+reserve@{compr\+\_\+reserve}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{compr\+\_\+reserve}]{\setlength{\rightskip}{0pt plus 5cm}{\bf compr\+\_\+reserve} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a4a45450efa6ed826b7b8cc50e587602e}


Definition at line {\bf 85} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!compr\+\_\+size@{compr\+\_\+size}}
\index{compr\+\_\+size@{compr\+\_\+size}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{compr\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf compr\+\_\+size} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a99b2ed6aa5b8f53393dd571a360f3d15}


Definition at line {\bf 63} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!current\+\_\+main\+\_\+state@{current\+\_\+main\+\_\+state}}
\index{current\+\_\+main\+\_\+state@{current\+\_\+main\+\_\+state}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{current\+\_\+main\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+main\+\_\+state} {\bfseries {\bfseries {\bf main\+\_\+states}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_afb8523d61fb4a37c2f2590e99f111282}


Definition at line {\bf 102} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!current\+\_\+state@{current\+\_\+state}}
\index{current\+\_\+state@{current\+\_\+state}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{current\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf current\+\_\+state} {\bfseries {\bfseries {\bf states}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a7433b8c571b5ceb38ce4311890e1cbd3}


Definition at line {\bf 109} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!en\+\_\+reg0@{en\+\_\+reg0}}
\index{en\+\_\+reg0@{en\+\_\+reg0}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{en\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a7c33480743f334556c3030db83365d4b}


Definition at line {\bf 58} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!en\+\_\+reg1@{en\+\_\+reg1}}
\index{en\+\_\+reg1@{en\+\_\+reg1}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{en\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf en\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a9a9ede2ae338deccaf3678c1b93e05cd}


Definition at line {\bf 58} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!head\+\_\+cnt@{head\+\_\+cnt}}
\index{head\+\_\+cnt@{head\+\_\+cnt}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{head\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf head\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_afd213283a5f9bfb68b46ccb92e42f827}


Definition at line {\bf 62} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!head\+\_\+wr\+\_\+sig@{head\+\_\+wr\+\_\+sig}}
\index{head\+\_\+wr\+\_\+sig@{head\+\_\+wr\+\_\+sig}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{head\+\_\+wr\+\_\+sig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf head\+\_\+wr\+\_\+sig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a0ff4b19fa9e92e9bd2f205556dfebeec}


Definition at line {\bf 79} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!infifo\+\_\+rd\+\_\+sig@{infifo\+\_\+rd\+\_\+sig}}
\index{infifo\+\_\+rd\+\_\+sig@{infifo\+\_\+rd\+\_\+sig}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{infifo\+\_\+rd\+\_\+sig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf infifo\+\_\+rd\+\_\+sig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_ac64b4a7f147588c503ac6b770ad19f8d}


Definition at line {\bf 81} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!infiford\+\_\+cnt@{infiford\+\_\+cnt}}
\index{infiford\+\_\+cnt@{infiford\+\_\+cnt}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{infiford\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf infiford\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_abd1daa20b178c8dd50f7ebbaed2ea4dd}


Definition at line {\bf 104} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!infiford\+\_\+limit@{infiford\+\_\+limit}}
\index{infiford\+\_\+limit@{infiford\+\_\+limit}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{infiford\+\_\+limit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf infiford\+\_\+limit} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a287a2728d43597e9473aa250f748b12c}


Definition at line {\bf 105} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!lpm\+\_\+counter@{lpm\+\_\+counter}}
\index{lpm\+\_\+counter@{lpm\+\_\+counter}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{lpm\+\_\+counter}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpm\+\_\+counter} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classrx__pct__data__v2_1_1arch_a43a152a18c7c74761ff32f50aac36d72}


Definition at line {\bf 127} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!lpmcnt\+\_\+cnten@{lpmcnt\+\_\+cnten}}
\index{lpmcnt\+\_\+cnten@{lpmcnt\+\_\+cnten}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{lpmcnt\+\_\+cnten}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpmcnt\+\_\+cnten} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a5b49accd054233ac11eee0fdded0de3d}


Definition at line {\bf 77} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!lpmcnt\+\_\+q@{lpmcnt\+\_\+q}}
\index{lpmcnt\+\_\+q@{lpmcnt\+\_\+q}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{lpmcnt\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf lpmcnt\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a6118645b7238c237e579cd65ba167f7c}


Definition at line {\bf 76} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!main\+\_\+states@{main\+\_\+states}}
\index{main\+\_\+states@{main\+\_\+states}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{main\+\_\+states}]{\setlength{\rightskip}{0pt plus 5cm}{\bf main\+\_\+states} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check\+\_\+infifo}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check\+\_\+outfifo}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wr\+\_\+head}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wr\+\_\+cnt}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{check\+\_\+fifo}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wr\+\_\+samples}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+data}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{pct\+\_\+end}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classrx__pct__data__v2_1_1arch_a43a7dc6cc35343c859f3ba29c60c08ab}


Definition at line {\bf 100} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!next\+\_\+main\+\_\+state@{next\+\_\+main\+\_\+state}}
\index{next\+\_\+main\+\_\+state@{next\+\_\+main\+\_\+state}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{next\+\_\+main\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+main\+\_\+state} {\bfseries {\bfseries {\bf main\+\_\+states}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a6e0ebf2dcfc28b11b038a665619dd3dc}


Definition at line {\bf 102} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!next\+\_\+state@{next\+\_\+state}}
\index{next\+\_\+state@{next\+\_\+state}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{next\+\_\+state}]{\setlength{\rightskip}{0pt plus 5cm}{\bf next\+\_\+state} {\bfseries {\bfseries {\bf states}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a8f175fe055d7bc4bf4aa90227f631c3c}


Definition at line {\bf 109} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!outfifo\+\_\+limit@{outfifo\+\_\+limit}}
\index{outfifo\+\_\+limit@{outfifo\+\_\+limit}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{outfifo\+\_\+limit}]{\setlength{\rightskip}{0pt plus 5cm}{\bf outfifo\+\_\+limit} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf outfifo\+\_\+wrsize}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_ad46e5ca46f59c14a82d1a319e3fe8c0c}


Definition at line {\bf 84} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!outfifo\+\_\+reserve@{outfifo\+\_\+reserve}}
\index{outfifo\+\_\+reserve@{outfifo\+\_\+reserve}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{outfifo\+\_\+reserve}]{\setlength{\rightskip}{0pt plus 5cm}{\bf outfifo\+\_\+reserve} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf outfifo\+\_\+wrsize}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a3d01c401407c817b368e0644f69b179c}


Definition at line {\bf 83} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!outfifo\+\_\+wr\+\_\+sig@{outfifo\+\_\+wr\+\_\+sig}}
\index{outfifo\+\_\+wr\+\_\+sig@{outfifo\+\_\+wr\+\_\+sig}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{outfifo\+\_\+wr\+\_\+sig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf outfifo\+\_\+wr\+\_\+sig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a61b94bfaf65ee95101ebfa62572ad0a2}


Definition at line {\bf 82} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!pct\+\_\+header@{pct\+\_\+header}}
\index{pct\+\_\+header@{pct\+\_\+header}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{pct\+\_\+header}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+header} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_aff7c392162005dfff5ab07757d6d0879}


Definition at line {\bf 69} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!pct\+\_\+rsrvd@{pct\+\_\+rsrvd}}
\index{pct\+\_\+rsrvd@{pct\+\_\+rsrvd}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{pct\+\_\+rsrvd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+rsrvd} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_abe2e477e415d815bbfbf0208253cbdb4}


Definition at line {\bf 72} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!pct\+\_\+rsrvd0@{pct\+\_\+rsrvd0}}
\index{pct\+\_\+rsrvd0@{pct\+\_\+rsrvd0}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{pct\+\_\+rsrvd0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+rsrvd0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a0112fb08c54d3cae8f793295993cf63c}


Definition at line {\bf 71} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!pct\+\_\+rsrvd1@{pct\+\_\+rsrvd1}}
\index{pct\+\_\+rsrvd1@{pct\+\_\+rsrvd1}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{pct\+\_\+rsrvd1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+rsrvd1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a3d55e5d73cfcc55b6fee5d6436cd6750}


Definition at line {\bf 71} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!pct\+\_\+rsrvd2@{pct\+\_\+rsrvd2}}
\index{pct\+\_\+rsrvd2@{pct\+\_\+rsrvd2}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{pct\+\_\+rsrvd2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+rsrvd2} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_addf96a5e224c2175b266bbcb489e24a5}


Definition at line {\bf 71} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!pct\+\_\+rsrvd3@{pct\+\_\+rsrvd3}}
\index{pct\+\_\+rsrvd3@{pct\+\_\+rsrvd3}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{pct\+\_\+rsrvd3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+rsrvd3} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a330f2aa06c2090658e20dceac4f4712c}


Definition at line {\bf 71} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!pct\+\_\+smplnr@{pct\+\_\+smplnr}}
\index{pct\+\_\+smplnr@{pct\+\_\+smplnr}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{pct\+\_\+smplnr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+smplnr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a83d2bdec697c0b49c53bd4ad546bbeb0}


Definition at line {\bf 70} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!pct\+\_\+wr\+\_\+cnt@{pct\+\_\+wr\+\_\+cnt}}
\index{pct\+\_\+wr\+\_\+cnt@{pct\+\_\+wr\+\_\+cnt}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{pct\+\_\+wr\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+wr\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a7b88e3ae9a807eb3aa2c9c2dbf39a9c5}


Definition at line {\bf 64} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!sample\+\_\+nrcnt@{sample\+\_\+nrcnt}}
\index{sample\+\_\+nrcnt@{sample\+\_\+nrcnt}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{sample\+\_\+nrcnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+nrcnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{7} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a60a9dcb9dba6c0df48e2ca5ef2a86134}


Definition at line {\bf 73} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!sample\+\_\+width\+\_\+reg0@{sample\+\_\+width\+\_\+reg0}}
\index{sample\+\_\+width\+\_\+reg0@{sample\+\_\+width\+\_\+reg0}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{sample\+\_\+width\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+width\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_ad643665fdd7c0315d0a27cf6890dc455}


Definition at line {\bf 96} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!sample\+\_\+width\+\_\+reg1@{sample\+\_\+width\+\_\+reg1}}
\index{sample\+\_\+width\+\_\+reg1@{sample\+\_\+width\+\_\+reg1}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{sample\+\_\+width\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+width\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_ac79ed600ae5a51e0afd43c24d8741e8e}


Definition at line {\bf 96} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!skip\+\_\+packets\+\_\+sig@{skip\+\_\+packets\+\_\+sig}}
\index{skip\+\_\+packets\+\_\+sig@{skip\+\_\+packets\+\_\+sig}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{skip\+\_\+packets\+\_\+sig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf skip\+\_\+packets\+\_\+sig} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a0a9887328c9f9d1704a739585eaa8613}


Definition at line {\bf 97} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!states@{states}}
\index{states@{states}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{states}]{\setlength{\rightskip}{0pt plus 5cm}{\bf states} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{idle}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{wait\+\_\+pct\+\_\+end}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{skip\+\_\+packets}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classrx__pct__data__v2_1_1arch_a1d61e333e2377e1097f001c65e68bfcd}


Definition at line {\bf 108} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!tx\+\_\+pct\+\_\+loss\+\_\+clr\+\_\+reg0@{tx\+\_\+pct\+\_\+loss\+\_\+clr\+\_\+reg0}}
\index{tx\+\_\+pct\+\_\+loss\+\_\+clr\+\_\+reg0@{tx\+\_\+pct\+\_\+loss\+\_\+clr\+\_\+reg0}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{tx\+\_\+pct\+\_\+loss\+\_\+clr\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+pct\+\_\+loss\+\_\+clr\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a5fa85de72fce57daca35a9b1d0bac8fe}


Definition at line {\bf 60} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!tx\+\_\+pct\+\_\+loss\+\_\+clr\+\_\+reg1@{tx\+\_\+pct\+\_\+loss\+\_\+clr\+\_\+reg1}}
\index{tx\+\_\+pct\+\_\+loss\+\_\+clr\+\_\+reg1@{tx\+\_\+pct\+\_\+loss\+\_\+clr\+\_\+reg1}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{tx\+\_\+pct\+\_\+loss\+\_\+clr\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+pct\+\_\+loss\+\_\+clr\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a298cbb9f86b5b9152ddc417c82c7ec47}


Definition at line {\bf 60} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!tx\+\_\+pct\+\_\+loss\+\_\+detect@{tx\+\_\+pct\+\_\+loss\+\_\+detect}}
\index{tx\+\_\+pct\+\_\+loss\+\_\+detect@{tx\+\_\+pct\+\_\+loss\+\_\+detect}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{tx\+\_\+pct\+\_\+loss\+\_\+detect}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+pct\+\_\+loss\+\_\+detect} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a9b6fb83db1795556d622e25b1d42462f}


Definition at line {\bf 90} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!tx\+\_\+pct\+\_\+loss\+\_\+reg0@{tx\+\_\+pct\+\_\+loss\+\_\+reg0}}
\index{tx\+\_\+pct\+\_\+loss\+\_\+reg0@{tx\+\_\+pct\+\_\+loss\+\_\+reg0}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{tx\+\_\+pct\+\_\+loss\+\_\+reg0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+pct\+\_\+loss\+\_\+reg0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_a1331098bc324a5e77becd6d1ec897c17}


Definition at line {\bf 59} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.

\index{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}!tx\+\_\+pct\+\_\+loss\+\_\+reg1@{tx\+\_\+pct\+\_\+loss\+\_\+reg1}}
\index{tx\+\_\+pct\+\_\+loss\+\_\+reg1@{tx\+\_\+pct\+\_\+loss\+\_\+reg1}!rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch@{rx\+\_\+pct\+\_\+data\+\_\+v2\+::arch}}
\paragraph[{tx\+\_\+pct\+\_\+loss\+\_\+reg1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+pct\+\_\+loss\+\_\+reg1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrx__pct__data__v2_1_1arch_ad45fae23772af42864c7ee10476bbb27}


Definition at line {\bf 59} of file {\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+packets/{\bf rx\+\_\+pct\+\_\+data\+\_\+v2.\+vhd}\end{DoxyCompactItemize}
