module testbench();

reg CLK;
reg rst;
reg [31:0]  IN;
wire [31:0]  OUT;
//wire [7:0] pc_ex;    

CYBERcobra dut (.CLK(CLK), .rst(rst), .IN(IN), .OUT(OUT));        
           

   
initial
begin

CLK = 0;
rst = 1; 




IN = 32'b00000000000000000000000000000000; #15;
rst = 0;
IN = 32'b00000000000000000000000000000001; #15;
IN = 32'b00000000000000000000000000000010; #15;
IN = 32'b00000000000000000000000000000011; #15;
IN = 32'b00000000000000000000000000000100; #15;
 
//#5
//CLK = 0;
//rst = 1;
//IN = 32'b00000000000000000000000000000000; #5;
////CLK = 1; rst = 1; #5;
//CLK = 0;
//rst = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;IN = 32'b00000000000000000000000000000001; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; IN = 32'b00000000000000000000000000000010; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; IN = 32'b00000000000000000000000000000011; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;
//CLK = 0; #5;
//CLK = 1; #5;

end

always
 #5 CLK = ~CLK;  

endmodule
