// Seed: 1746588634
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  assign id_4 = id_1;
  wire id_7;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    input tri0 id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5,
    output tri0 id_6,
    input tri id_7,
    input wor id_8,
    input tri1 id_9,
    output tri0 id_10
);
  reg id_12 = 1;
  assign id_6 = 1'b0;
  wire id_13;
  wire id_14;
  always @(posedge id_8) begin
    #1;
    id_12 <= id_1;
  end
  uwire id_15;
  module_0(
      id_14, id_15, id_15, id_14, id_13
  );
  assign id_15 = 1;
endmodule
