// Seed: 2808343454
module module_0 #(
    parameter id_2 = 32'd90
) (
    input wand id_0
);
  wire _id_2;
  ;
  assign module_1.id_3 = 0;
  logic [7:0] id_3;
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_3[id_2] = id_0 !=? -1 + 1;
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1,
    input  uwire id_2,
    input  tri0  id_3,
    input  tri1  id_4
);
  wire id_6;
  always @(posedge 1 == -1) begin : LABEL_0
    $clog2(5);
    ;
  end
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_7;
endmodule
