Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Wed Apr  3 18:09:52 2024
| Host             : P2-03 running 64-bit major release  (build 9200)
| Command          : report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
| Design           : Wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 17.404 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 16.947                           |
| Device Static (W)        | 0.457                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 5.6                              |
| Junction Temperature (C) | 104.4                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     3.846 |     4367 |       --- |             --- |
|   LUT as Logic |     3.709 |     2450 |     63400 |            3.86 |
|   Register     |     0.131 |     1325 |    126800 |            1.04 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes  |    <0.001 |        5 |     63400 |           <0.01 |
|   Others       |     0.000 |      411 |       --- |             --- |
| Signals        |     3.535 |     3757 |       --- |             --- |
| I/O            |     9.566 |       18 |       210 |            8.57 |
| Static Power   |     0.457 |          |           |                 |
| Total          |    17.404 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     7.683 |       7.385 |      0.298 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.406 |       0.350 |      0.056 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     2.710 |       2.706 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.009 |       0.000 |      0.009 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| Wrapper                    |    16.947 |
|   CPU                      |     7.163 |
|     execute                |     0.056 |
|       ALU                  |     0.056 |
|     holdIns                |     0.594 |
|       first                |     0.004 |
|       fourth               |     0.001 |
|       nineteenth           |     0.463 |
|       second               |     0.009 |
|       third                |     0.007 |
|       twentynine           |     0.043 |
|       twentyseven          |     0.059 |
|       zero                 |     0.007 |
|     instruction            |     0.134 |
|       eighteenth           |     0.001 |
|       seventeenth          |     0.002 |
|       twenty               |     0.026 |
|       twentyfive           |     0.085 |
|       twentyfour           |     0.004 |
|       twentynine           |     0.011 |
|       twentysix            |     0.002 |
|     instruction1           |     0.357 |
|       twentyseven          |     0.355 |
|       twentysix            |     0.002 |
|     instruction2           |     0.020 |
|       twentyseven          |     0.018 |
|     md1                    |     5.440 |
|       C1                   |     2.347 |
|       D1                   |     0.794 |
|       M1                   |     2.216 |
|       flip1                |     0.066 |
|       flip2                |     0.018 |
|     pc                     |     0.313 |
|       fifth                |     0.009 |
|       first                |     0.046 |
|       fourth               |     0.041 |
|       second               |     0.080 |
|       third                |     0.018 |
|       zero                 |     0.117 |
|     resultreg              |     0.009 |
|       first                |     0.001 |
|     rs2reg                 |     0.155 |
|       eighth               |     0.007 |
|       eleventh             |     0.005 |
|       fifteenth            |     0.013 |
|       fifth                |     0.017 |
|       first                |     0.016 |
|       nineteenth           |     0.001 |
|       ninth                |     0.010 |
|       second               |     0.007 |
|       sixth                |     0.001 |
|       third                |     0.001 |
|       thirtyone            |     0.015 |
|       twenty               |     0.008 |
|       twentyfour           |     0.003 |
|       twentynine           |     0.001 |
|       twentyseven          |     0.005 |
|       twentysix            |     0.004 |
|       zero                 |     0.033 |
|     saveResultreg          |     0.083 |
|       eighteenth           |     0.001 |
|       fifteenth            |     0.002 |
|       fifth                |     0.002 |
|       first                |     0.006 |
|       fourteenth           |     0.003 |
|       fourth               |     0.003 |
|       nineteenth           |     0.002 |
|       ninth                |     0.001 |
|       second               |     0.003 |
|       seventeenth          |     0.001 |
|       seventh              |     0.001 |
|       sixteenth            |     0.003 |
|       sixth                |     0.001 |
|       tenth                |     0.001 |
|       thierteenth          |     0.004 |
|       third                |     0.003 |
|       thirty               |     0.003 |
|       thirtyone            |     0.003 |
|       twenty               |     0.002 |
|       twentyeight          |     0.003 |
|       twentyfive           |     0.003 |
|       twentyfour           |     0.003 |
|       twentynine           |     0.003 |
|       twentyone            |     0.001 |
|       twentyseven          |     0.004 |
|       twentysix            |     0.003 |
|       twentythree          |     0.003 |
|       twentytwo            |     0.003 |
|       zero                 |     0.010 |
|   InstMem                  |     0.015 |
|   RegisterFile             |     0.092 |
|     gen_loop[2].register0  |     0.007 |
|     gen_loop[31].register0 |     0.011 |
|     gen_loop[5].register0  |     0.003 |
|     gen_loop[8].register0  |     0.003 |
+----------------------------+-----------+


