

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Tue Jul  9 15:58:43 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_hls_010
* Solution:       s_1
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.614|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  436259|  436259|  436259|  436259|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1               |    4160|    4160|       130|          -|          -|    32|    no    |
        | + Loop 1.1            |     128|     128|         4|          -|          -|    32|    no    |
        |- Loop 2               |  421064|  421064|     15038|          -|          -|    28|    no    |
        | + conv1_w             |   15036|   15036|       537|          -|          -|    28|    no    |
        |  ++ conv1_w1          |     535|     535|       107|          -|          -|     5|    no    |
        |   +++ conv1_w1.1      |     105|     105|        21|          -|          -|     5|    no    |
        |    ++++ conv1_w1.1.1  |      18|      18|         3|          -|          -|     6|    no    |
        |- Loop 3               |   11032|   11032|       394|          -|          -|    28|    no    |
        | + conv1_b             |     392|     392|        14|          -|          -|    28|    no    |
        |  ++ conv1_b1          |      12|      12|         2|          -|          -|     6|    no    |
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 8 15 
8 --> 9 7 
9 --> 10 8 
10 --> 11 9 
11 --> 12 
12 --> 13 10 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 15 
17 --> 18 16 
18 --> 17 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1024 x float]* %input_r, [5 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str117, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str117, [1 x i8]* @p_str117, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str117) nounwind"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_V = alloca [1024 x i16], align 2" [function.cpp:5]   --->   Operation 20 'alloca' 'in_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "br label %.preheader228" [function.cpp:7]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.28>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %.preheader228.preheader ], [ %i, %.preheader228.loopexit ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.07ns)   --->   "%icmp_ln7 = icmp eq i6 %i_0, -32" [function.cpp:7]   --->   Operation 23 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.28ns)   --->   "%i = add i6 %i_0, 1" [function.cpp:7]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %.preheader226.preheader, label %.preheader227.preheader" [function.cpp:7]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_12 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_0, i5 0)" [function.cpp:11]   --->   Operation 27 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i11 %tmp_12 to i12" [function.cpp:11]   --->   Operation 28 'zext' 'zext_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i6 %i_0 to i5" [function.cpp:11]   --->   Operation 29 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln11, i5 0)" [function.cpp:11]   --->   Operation 30 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.46ns)   --->   "br label %.preheader227" [function.cpp:9]   --->   Operation 31 'br' <Predicate = (!icmp_ln7)> <Delay = 0.46>
ST_2 : Operation 32 [1/1] (0.46ns)   --->   "br label %.preheader226" [function.cpp:15]   --->   Operation 32 'br' <Predicate = (icmp_ln7)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ %j_2, %_ifconv ], [ 0, %.preheader227.preheader ]"   --->   Operation 33 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i6 %j_0 to i10" [function.cpp:9]   --->   Operation 34 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.07ns)   --->   "%icmp_ln9 = icmp eq i6 %j_0, -32" [function.cpp:9]   --->   Operation 35 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 36 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.28ns)   --->   "%j_2 = add i6 %j_0, 1" [function.cpp:9]   --->   Operation 37 'add' 'j_2' <Predicate = true> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %.preheader228.loopexit, label %_ifconv" [function.cpp:9]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %j_0 to i12" [function.cpp:11]   --->   Operation 39 'zext' 'zext_ln203' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.48ns)   --->   "%add_ln203 = add i12 %zext_ln11, %zext_ln203" [function.cpp:11]   --->   Operation 40 'add' 'add_ln203' <Predicate = (!icmp_ln9)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.41ns)   --->   "%add_ln11 = add i10 %shl_ln, %zext_ln9" [function.cpp:11]   --->   Operation 41 'add' 'add_ln11' <Predicate = (!icmp_ln9)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln11_1 = zext i10 %add_ln11 to i64" [function.cpp:11]   --->   Operation 42 'zext' 'zext_ln11_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1024 x float]* %input_r, i64 0, i64 %zext_ln11_1" [function.cpp:11]   --->   Operation 43 'getelementptr' 'input_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (2.77ns)   --->   "%input_load = load float* %input_addr, align 4" [function.cpp:11]   --->   Operation 44 'load' 'input_load' <Predicate = (!icmp_ln9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader228"   --->   Operation 45 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.92>
ST_4 : Operation 46 [1/2] (2.77ns)   --->   "%input_load = load float* %input_addr, align 4" [function.cpp:11]   --->   Operation 46 'load' 'input_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_4 : Operation 47 [2/2] (3.15ns)   --->   "%d_assign = fpext float %input_load to double" [function.cpp:11]   --->   Operation 47 'fpext' 'd_assign' <Predicate = true> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.42>
ST_5 : Operation 48 [1/2] (3.15ns)   --->   "%d_assign = fpext float %input_load to double" [function.cpp:11]   --->   Operation 48 'fpext' 'd_assign' <Predicate = true> <Delay = 3.15> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [function.cpp:11]   --->   Operation 49 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [function.cpp:11]   --->   Operation 50 'trunc' 'trunc_ln556' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [function.cpp:11]   --->   Operation 51 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [function.cpp:11]   --->   Operation 52 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [function.cpp:11]   --->   Operation 53 'zext' 'zext_ln461' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [function.cpp:11]   --->   Operation 54 'trunc' 'trunc_ln565' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [function.cpp:11]   --->   Operation 55 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_9 = zext i53 %tmp to i54" [function.cpp:11]   --->   Operation 56 'zext' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (2.41ns)   --->   "%man_V_1 = sub i54 0, %p_Result_9" [function.cpp:11]   --->   Operation 57 'sub' 'man_V_1' <Predicate = true> <Delay = 2.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.86ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_9" [function.cpp:11]   --->   Operation 58 'select' 'man_V_2' <Predicate = true> <Delay = 0.86> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (2.26ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [function.cpp:11]   --->   Operation 59 'icmp' 'icmp_ln571' <Predicate = true> <Delay = 2.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [function.cpp:11]   --->   Operation 60 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.82ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 10" [function.cpp:11]   --->   Operation 61 'icmp' 'icmp_ln581' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -10, %F2" [function.cpp:11]   --->   Operation 62 'add' 'add_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 10, %F2" [function.cpp:11]   --->   Operation 63 'sub' 'sub_ln581' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.59ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [function.cpp:11]   --->   Operation 64 'select' 'sh_amt' <Predicate = true> <Delay = 0.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.82ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 10" [function.cpp:11]   --->   Operation 65 'icmp' 'icmp_ln582' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i16" [function.cpp:11]   --->   Operation 66 'trunc' 'trunc_ln583' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [function.cpp:11]   --->   Operation 67 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.31ns)   --->   "%icmp_ln603 = icmp eq i8 %tmp_20, 0" [function.cpp:11]   --->   Operation 68 'icmp' 'icmp_ln603' <Predicate = true> <Delay = 1.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.56>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i12 %add_ln203 to i64" [function.cpp:11]   --->   Operation 69 'zext' 'zext_ln203_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%in_V_addr = getelementptr [1024 x i16]* %in_V, i64 0, i64 %zext_ln203_11" [function.cpp:11]   --->   Operation 70 'getelementptr' 'in_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [function.cpp:11]   --->   Operation 71 'sext' 'sext_ln581' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.82ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [function.cpp:11]   --->   Operation 72 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [function.cpp:11]   --->   Operation 73 'zext' 'zext_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [function.cpp:11]   --->   Operation 74 'ashr' 'ashr_ln586' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i16" [function.cpp:11]   --->   Operation 75 'trunc' 'trunc_ln586' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %input_load to i32" [function.cpp:11]   --->   Operation 76 'bitcast' 'bitcast_ln696' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [function.cpp:11]   --->   Operation 77 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_21, i16 -1, i16 0" [function.cpp:11]   --->   Operation 78 'select' 'select_ln588' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i16" [function.cpp:11]   --->   Operation 79 'trunc' 'sext_ln581cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln603)   --->   "%shl_ln604 = shl i16 %trunc_ln583, %sext_ln581cast" [function.cpp:11]   --->   Operation 80 'shl' 'shl_ln604' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [function.cpp:11]   --->   Operation 81 'xor' 'xor_ln571' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [function.cpp:11]   --->   Operation 82 'and' 'and_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.80ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [function.cpp:11]   --->   Operation 83 'or' 'or_ln582' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [function.cpp:11]   --->   Operation 84 'xor' 'xor_ln582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [function.cpp:11]   --->   Operation 85 'and' 'and_ln581' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [function.cpp:11]   --->   Operation 86 'xor' 'xor_ln585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [function.cpp:11]   --->   Operation 87 'and' 'and_ln585' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [function.cpp:11]   --->   Operation 88 'and' 'and_ln585_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [function.cpp:11]   --->   Operation 89 'or' 'or_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [function.cpp:11]   --->   Operation 90 'xor' 'xor_ln581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [function.cpp:11]   --->   Operation 91 'and' 'and_ln603' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (3.56ns) (out node of the LUT)   --->   "%select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586" [function.cpp:11]   --->   Operation 92 'select' 'select_ln603' <Predicate = true> <Delay = 3.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [function.cpp:11]   --->   Operation 93 'or' 'or_ln603' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583" [function.cpp:11]   --->   Operation 94 'select' 'select_ln603_1' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [function.cpp:11]   --->   Operation 95 'or' 'or_ln603_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_3)   --->   "%select_ln603_2 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_1" [function.cpp:11]   --->   Operation 96 'select' 'select_ln603_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [function.cpp:11]   --->   Operation 97 'or' 'or_ln603_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i16 %select_ln603_2, i16 0" [function.cpp:11]   --->   Operation 98 'select' 'select_ln603_3' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (2.77ns)   --->   "store i16 %select_ln603_3, i16* %in_V_addr, align 2" [function.cpp:11]   --->   Operation 99 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader227" [function.cpp:9]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.41>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%i4_0 = phi i5 [ %i_6, %.preheader226.loopexit ], [ 0, %.preheader226.preheader ]"   --->   Operation 101 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.97ns)   --->   "%icmp_ln15 = icmp eq i5 %i4_0, -4" [function.cpp:15]   --->   Operation 102 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 103 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (1.02ns)   --->   "%i_6 = add i5 %i4_0, 1" [function.cpp:15]   --->   Operation 104 'add' 'i_6' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %.preheader223.preheader, label %.preheader225.preheader" [function.cpp:15]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i4_0, i5 0)" [function.cpp:25]   --->   Operation 106 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1265_8 = zext i10 %tmp_13 to i11" [function.cpp:25]   --->   Operation 107 'zext' 'zext_ln1265_8' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_14 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i4_0, i2 0)" [function.cpp:25]   --->   Operation 108 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1265_9 = zext i7 %tmp_14 to i11" [function.cpp:25]   --->   Operation 109 'zext' 'zext_ln1265_9' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.41ns)   --->   "%sub_ln1265 = sub i11 %zext_ln1265_8, %zext_ln1265_9" [function.cpp:25]   --->   Operation 110 'sub' 'sub_ln1265' <Predicate = (!icmp_ln15)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i11 %sub_ln1265 to i12" [function.cpp:25]   --->   Operation 111 'sext' 'sext_ln1265' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.46ns)   --->   "br label %.preheader225" [function.cpp:17]   --->   Operation 112 'br' <Predicate = (!icmp_ln15)> <Delay = 0.46>
ST_7 : Operation 113 [1/1] (0.46ns)   --->   "br label %.preheader223" [function.cpp:32]   --->   Operation 113 'br' <Predicate = (icmp_ln15)> <Delay = 0.46>

State 8 <SV = 3> <Delay = 3.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%j5_0 = phi i5 [ %j, %conv1_w_end ], [ 0, %.preheader225.preheader ]"   --->   Operation 114 'phi' 'j5_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.97ns)   --->   "%icmp_ln17 = icmp eq i5 %j5_0, -4" [function.cpp:17]   --->   Operation 115 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 116 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.02ns)   --->   "%j = add i5 %j5_0, 1" [function.cpp:17]   --->   Operation 117 'add' 'j' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.preheader226.loopexit, label %conv1_w_begin" [function.cpp:17]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str) nounwind" [function.cpp:18]   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str)" [function.cpp:18]   --->   Operation 120 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1265_12 = zext i5 %j5_0 to i12" [function.cpp:25]   --->   Operation 121 'zext' 'zext_ln1265_12' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.48ns)   --->   "%add_ln1265 = add i12 %sext_ln1265, %zext_ln1265_12" [function.cpp:25]   --->   Operation 122 'add' 'add_ln1265' <Predicate = (!icmp_ln17)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1265 = trunc i12 %add_ln1265 to i11" [function.cpp:25]   --->   Operation 123 'trunc' 'trunc_ln1265' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %trunc_ln1265, i3 0)" [function.cpp:25]   --->   Operation 124 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_22 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln1265, i1 false)" [function.cpp:25]   --->   Operation 125 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1265_2 = sext i13 %tmp_22 to i14" [function.cpp:25]   --->   Operation 126 'sext' 'sext_ln1265_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (1.52ns)   --->   "%sub_ln1265_2 = sub i14 %p_shl2_cast, %sext_ln1265_2" [function.cpp:25]   --->   Operation 127 'sub' 'sub_ln1265_2' <Predicate = (!icmp_ln17)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.46ns)   --->   "br label %0" [function.cpp:19]   --->   Operation 128 'br' <Predicate = (!icmp_ln17)> <Delay = 0.46>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader226"   --->   Operation 129 'br' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.02>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%x_0 = phi i3 [ 0, %conv1_w_begin ], [ %x, %conv1_w1_end ]"   --->   Operation 130 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i3 %x_0 to i5" [function.cpp:19]   --->   Operation 131 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.98ns)   --->   "%icmp_ln19 = icmp eq i3 %x_0, -3" [function.cpp:19]   --->   Operation 132 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 133 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.76ns)   --->   "%x = add i3 %x_0, 1" [function.cpp:19]   --->   Operation 134 'add' 'x' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %conv1_w_end, label %conv1_w1_begin" [function.cpp:19]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [function.cpp:20]   --->   Operation 136 'specloopname' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1)" [function.cpp:20]   --->   Operation 137 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (1.02ns)   --->   "%add_ln25 = add i5 %i4_0, %zext_ln19" [function.cpp:25]   --->   Operation 138 'add' 'add_ln25' <Predicate = (!icmp_ln19)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i3 %x_0 to i6" [function.cpp:21]   --->   Operation 139 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (0.46ns)   --->   "br label %.loopexit" [function.cpp:21]   --->   Operation 140 'br' <Predicate = (!icmp_ln19)> <Delay = 0.46>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str, i32 %tmp_9)" [function.cpp:29]   --->   Operation 141 'specregionend' 'empty_63' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "br label %.preheader225" [function.cpp:17]   --->   Operation 142 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 3.79>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%y_0 = phi i3 [ 0, %conv1_w1_begin ], [ %y, %.loopexit.loopexit ]"   --->   Operation 143 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i3 %y_0 to i5" [function.cpp:21]   --->   Operation 144 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.98ns)   --->   "%icmp_ln21 = icmp eq i3 %y_0, -3" [function.cpp:21]   --->   Operation 145 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 146 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.76ns)   --->   "%y = add i3 %y_0, 1" [function.cpp:21]   --->   Operation 147 'add' 'y' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %conv1_w1_end, label %.preheader224.preheader" [function.cpp:21]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (1.02ns)   --->   "%add_ln25_1 = add i5 %zext_ln21, %j5_0" [function.cpp:25]   --->   Operation 149 'add' 'add_ln25_1' <Predicate = (!icmp_ln21)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_17 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln25, i5 %add_ln25_1)" [function.cpp:25]   --->   Operation 150 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i10 %tmp_17 to i64" [function.cpp:25]   --->   Operation 151 'zext' 'zext_ln1116' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%in_V_addr_1 = getelementptr [1024 x i16]* %in_V, i64 0, i64 %zext_ln1116" [function.cpp:25]   --->   Operation 152 'getelementptr' 'in_V_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 153 [2/2] (2.77ns)   --->   "%in_V_load = load i16* %in_V_addr_1, align 2" [function.cpp:25]   --->   Operation 153 'load' 'in_V_load' <Predicate = (!icmp_ln21)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_1)" [function.cpp:28]   --->   Operation 154 'specregionend' 'empty_62' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "br label %0" [function.cpp:19]   --->   Operation 155 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.77>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln1116_8 = zext i3 %y_0 to i9" [function.cpp:25]   --->   Operation 156 'zext' 'zext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/2] (2.77ns)   --->   "%in_V_load = load i16* %in_V_addr_1, align 2" [function.cpp:25]   --->   Operation 157 'load' 'in_V_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %in_V_load to i26" [function.cpp:25]   --->   Operation 158 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.46ns)   --->   "br label %.preheader224" [function.cpp:23]   --->   Operation 159 'br' <Predicate = true> <Delay = 0.46>

State 12 <SV = 7> <Delay = 8.61>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%k_0 = phi i3 [ %k_2, %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ], [ 0, %.preheader224.preheader ]"   --->   Operation 160 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.98ns)   --->   "%icmp_ln23 = icmp eq i3 %k_0, -2" [function.cpp:23]   --->   Operation 161 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 162 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.76ns)   --->   "%k_2 = add i3 %k_0, 1" [function.cpp:23]   --->   Operation 163 'add' 'k_2' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.loopexit.loopexit, label %_ZN13ap_fixed_baseILi33ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [function.cpp:23]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i3 %k_0 to i14" [function.cpp:25]   --->   Operation 165 'zext' 'zext_ln1117' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1117_12 = zext i3 %k_0 to i6" [function.cpp:25]   --->   Operation 166 'zext' 'zext_ln1117_12' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_18 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %k_0, i2 0)" [function.cpp:25]   --->   Operation 167 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln1117_13 = zext i5 %tmp_18 to i6" [function.cpp:25]   --->   Operation 168 'zext' 'zext_ln1117_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117 = add i6 %zext_ln1117_13, %zext_ln1117_12" [function.cpp:25]   --->   Operation 169 'add' 'add_ln1117' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 170 [1/1] (2.84ns) (root node of TernaryAdder)   --->   "%add_ln1117_9 = add i6 %zext_ln21_1, %add_ln1117" [function.cpp:25]   --->   Operation 170 'add' 'add_ln1117_9' <Predicate = (!icmp_ln23)> <Delay = 2.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1117_14 = zext i6 %add_ln1117_9 to i9" [function.cpp:25]   --->   Operation 171 'zext' 'zext_ln1117_14' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %add_ln1117_9, i2 0)" [function.cpp:25]   --->   Operation 172 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln1117_15 = zext i8 %tmp_25 to i9" [function.cpp:25]   --->   Operation 173 'zext' 'zext_ln1117_15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1117_10 = add i9 %zext_ln1117_15, %zext_ln1117_14" [function.cpp:25]   --->   Operation 174 'add' 'add_ln1117_10' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 175 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln1117_11 = add i9 %zext_ln1116_8, %add_ln1117_10" [function.cpp:25]   --->   Operation 175 'add' 'add_ln1117_11' <Predicate = (!icmp_ln23)> <Delay = 2.99> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.49> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln1117_16 = zext i9 %add_ln1117_11 to i64" [function.cpp:25]   --->   Operation 176 'zext' 'zext_ln1117_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%K1_W_V_addr = getelementptr [150 x i11]* @K1_W_V, i64 0, i64 %zext_ln1117_16" [function.cpp:25]   --->   Operation 177 'getelementptr' 'K1_W_V_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (1.52ns)   --->   "%add_ln1265_6 = add i14 %zext_ln1117, %sub_ln1265_2" [function.cpp:25]   --->   Operation 178 'add' 'add_ln1265_6' <Predicate = (!icmp_ln23)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1265_16 = zext i14 %add_ln1265_6 to i64" [function.cpp:25]   --->   Operation 179 'zext' 'zext_ln1265_16' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%out_V_addr_5 = getelementptr [4704 x i16]* %out_V, i64 0, i64 %zext_ln1265_16" [function.cpp:25]   --->   Operation 180 'getelementptr' 'out_V_addr_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_12 : Operation 181 [2/2] (2.77ns)   --->   "%K1_W_V_load = load i11* %K1_W_V_addr, align 2" [function.cpp:25]   --->   Operation 181 'load' 'K1_W_V_load' <Predicate = (!icmp_ln23)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 6> <ROM>
ST_12 : Operation 182 [2/2] (2.77ns)   --->   "%p_Val2_16 = load i16* %out_V_addr_5, align 2" [function.cpp:25]   --->   Operation 182 'load' 'p_Val2_16' <Predicate = (!icmp_ln23)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 183 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 8.32>
ST_13 : Operation 184 [1/2] (2.77ns)   --->   "%K1_W_V_load = load i11* %K1_W_V_addr, align 2" [function.cpp:25]   --->   Operation 184 'load' 'K1_W_V_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 6> <ROM>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i11 %K1_W_V_load to i26" [function.cpp:25]   --->   Operation 185 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (2.82ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i26 %sext_ln1192, %sext_ln1192_5" [function.cpp:25]   --->   Operation 186 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 187 [1/2] (2.77ns)   --->   "%p_Val2_16 = load i16* %out_V_addr_5, align 2" [function.cpp:25]   --->   Operation 187 'load' 'p_Val2_16' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%lhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %p_Val2_16, i10 0)" [function.cpp:25]   --->   Operation 188 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (2.73ns) (root node of the DSP)   --->   "%ret_V = add i26 %lhs_V, %mul_ln1192" [function.cpp:25]   --->   Operation 189 'add' 'ret_V' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %ret_V, i32 10, i32 25)" [function.cpp:25]   --->   Operation 190 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 2.77>
ST_14 : Operation 191 [1/1] (2.77ns)   --->   "store i16 %trunc_ln, i16* %out_V_addr_5, align 2" [function.cpp:25]   --->   Operation 191 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader224" [function.cpp:23]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 1.41>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%i6_0 = phi i5 [ %i_7, %.preheader223.loopexit ], [ 0, %.preheader223.preheader ]"   --->   Operation 193 'phi' 'i6_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [1/1] (0.97ns)   --->   "%icmp_ln32 = icmp eq i5 %i6_0, -4" [function.cpp:32]   --->   Operation 194 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 195 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (1.02ns)   --->   "%i_7 = add i5 %i6_0, 1" [function.cpp:32]   --->   Operation 196 'add' 'i_7' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 197 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %2, label %.preheader.preheader" [function.cpp:32]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_15 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i6_0, i5 0)" [function.cpp:38]   --->   Operation 198 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln1265_10 = zext i10 %tmp_15 to i11" [function.cpp:38]   --->   Operation 199 'zext' 'zext_ln1265_10' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_16 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i6_0, i2 0)" [function.cpp:38]   --->   Operation 200 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln1265_11 = zext i7 %tmp_16 to i11" [function.cpp:38]   --->   Operation 201 'zext' 'zext_ln1265_11' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (1.41ns)   --->   "%sub_ln1265_1 = sub i11 %zext_ln1265_10, %zext_ln1265_11" [function.cpp:38]   --->   Operation 202 'sub' 'sub_ln1265_1' <Predicate = (!icmp_ln32)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1265_1 = sext i11 %sub_ln1265_1 to i12" [function.cpp:38]   --->   Operation 203 'sext' 'sext_ln1265_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.46ns)   --->   "br label %.preheader" [function.cpp:34]   --->   Operation 204 'br' <Predicate = (!icmp_ln32)> <Delay = 0.46>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "ret void" [function.cpp:46]   --->   Operation 205 'ret' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 3.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%j7_0 = phi i5 [ %j_3, %conv1_b_end ], [ 0, %.preheader.preheader ]"   --->   Operation 206 'phi' 'j7_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (0.97ns)   --->   "%icmp_ln34 = icmp eq i5 %j7_0, -4" [function.cpp:34]   --->   Operation 207 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 208 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (1.02ns)   --->   "%j_3 = add i5 %j7_0, 1" [function.cpp:34]   --->   Operation 209 'add' 'j_3' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.preheader223.loopexit, label %conv1_b_begin" [function.cpp:34]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [function.cpp:35]   --->   Operation 211 'specloopname' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str2)" [function.cpp:35]   --->   Operation 212 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln1265_13 = zext i5 %j7_0 to i12" [function.cpp:38]   --->   Operation 213 'zext' 'zext_ln1265_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 214 [1/1] (1.48ns)   --->   "%add_ln1265_4 = add i12 %sext_ln1265_1, %zext_ln1265_13" [function.cpp:38]   --->   Operation 214 'add' 'add_ln1265_4' <Predicate = (!icmp_ln34)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln1265_1 = trunc i12 %add_ln1265_4 to i11" [function.cpp:38]   --->   Operation 215 'trunc' 'trunc_ln1265_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %trunc_ln1265_1, i3 0)" [function.cpp:38]   --->   Operation 216 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_23 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %add_ln1265_4, i1 false)" [function.cpp:38]   --->   Operation 217 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1265_3 = sext i13 %tmp_23 to i14" [function.cpp:38]   --->   Operation 218 'sext' 'sext_ln1265_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (1.52ns)   --->   "%sub_ln1265_3 = sub i14 %p_shl8_cast, %sext_ln1265_3" [function.cpp:38]   --->   Operation 219 'sub' 'sub_ln1265_3' <Predicate = (!icmp_ln34)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [1/1] (0.46ns)   --->   "br label %1" [function.cpp:36]   --->   Operation 220 'br' <Predicate = (!icmp_ln34)> <Delay = 0.46>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "br label %.preheader223"   --->   Operation 221 'br' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 4.29>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%k8_0 = phi i3 [ 0, %conv1_b_begin ], [ %k, %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i ]"   --->   Operation 222 'phi' 'k8_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.98ns)   --->   "%icmp_ln36 = icmp eq i3 %k8_0, -2" [function.cpp:36]   --->   Operation 223 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 224 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.76ns)   --->   "%k = add i3 %k8_0, 1" [function.cpp:36]   --->   Operation 225 'add' 'k' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %conv1_b_end, label %_ZN13ap_fixed_baseILi17ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i" [function.cpp:36]   --->   Operation 226 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %k8_0 to i64" [function.cpp:38]   --->   Operation 227 'zext' 'zext_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln1265_14 = zext i3 %k8_0 to i14" [function.cpp:38]   --->   Operation 228 'zext' 'zext_ln1265_14' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (1.52ns)   --->   "%add_ln1265_5 = add i14 %sub_ln1265_3, %zext_ln1265_14" [function.cpp:38]   --->   Operation 229 'add' 'add_ln1265_5' <Predicate = (!icmp_ln36)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1265_15 = zext i14 %add_ln1265_5 to i64" [function.cpp:38]   --->   Operation 230 'zext' 'zext_ln1265_15' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr [4704 x i16]* %out_V, i64 0, i64 %zext_ln1265_15" [function.cpp:38]   --->   Operation 231 'getelementptr' 'out_V_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 232 [2/2] (2.77ns)   --->   "%p_Val2_14 = load i16* %out_V_addr, align 2" [function.cpp:38]   --->   Operation 232 'load' 'p_Val2_14' <Predicate = (!icmp_ln36)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%K1_B_V_addr = getelementptr [6 x i9]* @K1_B_V, i64 0, i64 %zext_ln38" [function.cpp:38]   --->   Operation 233 'getelementptr' 'K1_B_V_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 234 [2/2] (2.77ns)   --->   "%p_Val2_15 = load i9* %K1_B_V_addr, align 2" [function.cpp:38]   --->   Operation 234 'load' 'p_Val2_15' <Predicate = (!icmp_ln36)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 6> <ROM>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str2, i32 %tmp_s)" [function.cpp:44]   --->   Operation 235 'specregionend' 'empty_67' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "br label %.preheader" [function.cpp:34]   --->   Operation 236 'br' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 18 <SV = 6> <Delay = 7.69>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [function.cpp:37]   --->   Operation 237 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/2] (2.77ns)   --->   "%p_Val2_14 = load i16* %out_V_addr, align 2" [function.cpp:38]   --->   Operation 238 'load' 'p_Val2_14' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_18 : Operation 239 [1/2] (2.77ns)   --->   "%p_Val2_15 = load i9* %K1_B_V_addr, align 2" [function.cpp:38]   --->   Operation 239 'load' 'p_Val2_15' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 6> <ROM>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i9 %p_Val2_15 to i16" [function.cpp:38]   --->   Operation 240 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i9 %p_Val2_15 to i15" [function.cpp:38]   --->   Operation 241 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i16 %p_Val2_14 to i15" [function.cpp:38]   --->   Operation 242 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 243 [1/1] (1.54ns)   --->   "%add_ln703 = add i16 %p_Val2_14, %zext_ln1265" [function.cpp:38]   --->   Operation 243 'add' 'add_ln703' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 244 [1/1] (1.53ns)   --->   "%add_ln1495 = add i15 %zext_ln703, %trunc_ln703" [function.cpp:39]   --->   Operation 244 'add' 'add_ln1495' <Predicate = true> <Delay = 1.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703, i32 15)" [function.cpp:39]   --->   Operation 245 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 246 [1/1] (0.60ns)   --->   "%select_ln39 = select i1 %tmp_24, i15 0, i15 %add_ln1495" [function.cpp:39]   --->   Operation 246 'select' 'select_ln39' <Predicate = true> <Delay = 0.60> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i15 %select_ln39 to i16" [function.cpp:39]   --->   Operation 247 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 248 [1/1] (2.77ns)   --->   "store i16 %zext_ln39, i16* %out_V_addr, align 2" [function.cpp:38]   --->   Operation 248 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4704> <RAM>
ST_18 : Operation 249 [1/1] (0.00ns)   --->   "br label %1" [function.cpp:36]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', function.cpp:7) [9]  (0.466 ns)

 <State 2>: 1.28ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', function.cpp:7) [9]  (0 ns)
	'add' operation ('i', function.cpp:7) [12]  (1.28 ns)

 <State 3>: 4.19ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', function.cpp:9) [21]  (0 ns)
	'add' operation ('add_ln11', function.cpp:11) [32]  (1.42 ns)
	'getelementptr' operation ('input_addr', function.cpp:11) [34]  (0 ns)
	'load' operation ('v', function.cpp:11) on array 'input_r' [35]  (2.77 ns)

 <State 4>: 5.93ns
The critical path consists of the following:
	'load' operation ('v', function.cpp:11) on array 'input_r' [35]  (2.77 ns)
	'fpext' operation ('d', function.cpp:11) [36]  (3.16 ns)

 <State 5>: 8.43ns
The critical path consists of the following:
	'fpext' operation ('d', function.cpp:11) [36]  (3.16 ns)
	'sub' operation ('F2', function.cpp:11) [48]  (1.55 ns)
	'icmp' operation ('icmp_ln581', function.cpp:11) [49]  (1.82 ns)
	'select' operation ('sh_amt', function.cpp:11) [52]  (0.59 ns)
	'icmp' operation ('icmp_ln603', function.cpp:11) [58]  (1.31 ns)

 <State 6>: 8.56ns
The critical path consists of the following:
	'or' operation ('or_ln582', function.cpp:11) [69]  (0.8 ns)
	'or' operation ('or_ln581', function.cpp:11) [75]  (0 ns)
	'xor' operation ('xor_ln581', function.cpp:11) [76]  (0 ns)
	'and' operation ('and_ln603', function.cpp:11) [77]  (0.8 ns)
	'select' operation ('select_ln603', function.cpp:11) [78]  (3.57 ns)
	'select' operation ('select_ln603_2', function.cpp:11) [82]  (0 ns)
	'select' operation ('select_ln603_3', function.cpp:11) [84]  (0.627 ns)
	'store' operation ('store_ln11', function.cpp:11) of variable 'select_ln603_3', function.cpp:11 on array 'in.V', function.cpp:5 [85]  (2.77 ns)

 <State 7>: 1.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', function.cpp:15) [92]  (0 ns)
	'sub' operation ('sub_ln1265', function.cpp:25) [102]  (1.42 ns)

 <State 8>: 3.01ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', function.cpp:17) [106]  (0 ns)
	'add' operation ('add_ln1265', function.cpp:25) [115]  (1.48 ns)
	'sub' operation ('sub_ln1265_2', function.cpp:25) [120]  (1.53 ns)

 <State 9>: 1.02ns
The critical path consists of the following:
	'phi' operation ('x') with incoming values : ('x', function.cpp:19) [123]  (0 ns)
	'add' operation ('add_ln25', function.cpp:25) [132]  (1.02 ns)

 <State 10>: 3.79ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', function.cpp:21) [136]  (0 ns)
	'add' operation ('add_ln25_1', function.cpp:25) [143]  (1.02 ns)
	'getelementptr' operation ('in_V_addr_1', function.cpp:25) [146]  (0 ns)
	'load' operation ('in_V_load', function.cpp:25) on array 'in.V', function.cpp:5 [148]  (2.77 ns)

 <State 11>: 2.77ns
The critical path consists of the following:
	'load' operation ('in_V_load', function.cpp:25) on array 'in.V', function.cpp:5 [148]  (2.77 ns)

 <State 12>: 8.61ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', function.cpp:23) [152]  (0 ns)
	'add' operation ('add_ln1117', function.cpp:25) [162]  (0 ns)
	'add' operation ('add_ln1117_9', function.cpp:25) [163]  (2.85 ns)
	'add' operation ('add_ln1117_10', function.cpp:25) [167]  (0 ns)
	'add' operation ('add_ln1117_11', function.cpp:25) [168]  (2.99 ns)
	'getelementptr' operation ('K1_W_V_addr', function.cpp:25) [170]  (0 ns)
	'load' operation ('K1_W_V_load', function.cpp:25) on array 'K1_W_V' [174]  (2.77 ns)

 <State 13>: 8.32ns
The critical path consists of the following:
	'load' operation ('K1_W_V_load', function.cpp:25) on array 'K1_W_V' [174]  (2.77 ns)
	'mul' operation of DSP[179] ('mul_ln1192', function.cpp:25) [176]  (2.82 ns)
	'add' operation of DSP[179] ('ret.V', function.cpp:25) [179]  (2.73 ns)

 <State 14>: 2.77ns
The critical path consists of the following:
	'store' operation ('store_ln25', function.cpp:25) of variable 'trunc_ln', function.cpp:25 on array 'out_V' [181]  (2.77 ns)

 <State 15>: 1.42ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', function.cpp:32) [196]  (0 ns)
	'sub' operation ('sub_ln1265_1', function.cpp:38) [206]  (1.42 ns)

 <State 16>: 3.01ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', function.cpp:34) [210]  (0 ns)
	'add' operation ('add_ln1265_4', function.cpp:38) [219]  (1.48 ns)
	'sub' operation ('sub_ln1265_3', function.cpp:38) [224]  (1.53 ns)

 <State 17>: 4.3ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', function.cpp:36) [227]  (0 ns)
	'add' operation ('add_ln1265_5', function.cpp:38) [236]  (1.53 ns)
	'getelementptr' operation ('out_V_addr', function.cpp:38) [238]  (0 ns)
	'load' operation ('__Val2__', function.cpp:38) on array 'out_V' [239]  (2.77 ns)

 <State 18>: 7.69ns
The critical path consists of the following:
	'load' operation ('__Val2__', function.cpp:38) on array 'out_V' [239]  (2.77 ns)
	'add' operation ('add_ln703', function.cpp:38) [245]  (1.54 ns)
	'select' operation ('select_ln39', function.cpp:39) [248]  (0.607 ns)
	'store' operation ('store_ln38', function.cpp:38) of variable 'zext_ln39', function.cpp:39 on array 'out_V' [250]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
