#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Dec 12 00:14:45 2023
# Process ID: 10144
# Current directory: D:/study/FPGA/study_project/shop/prj/shop
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27196 D:\study\FPGA\study_project\shop\prj\shop\shop.xpr
# Log file: D:/study/FPGA/study_project/shop/prj/shop/vivado.log
# Journal file: D:/study/FPGA/study_project/shop/prj/shop\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/study/FPGA/study_project/shop/prj/shop/shop.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1139.730 ; gain = 0.000
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/study/FPGA/study_project/shop/doc/money.coe' provided. It will be converted relative to IP Instance files '../../../../../../doc/money.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_3
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {24} CONFIG.Write_Depth_A {9750} CONFIG.Read_Width_A {24} CONFIG.Write_Width_B {24} CONFIG.Read_Width_B {24} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {D:/study/FPGA/study_project/shop/doc/money.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_3]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/study/FPGA/study_project/shop/doc/money.coe' provided. It will be converted relative to IP Instance files '../../../../../../doc/money.coe'
generate_target {instantiation_template} [get_files d:/study/FPGA/study_project/shop/prj/shop/shop.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_3'...
generate_target all [get_files  d:/study/FPGA/study_project/shop/prj/shop/shop.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_3'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_3] }
export_ip_user_files -of_objects [get_files d:/study/FPGA/study_project/shop/prj/shop/shop.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/study/FPGA/study_project/shop/prj/shop/shop.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci]
launch_runs blk_mem_gen_3_synth_1 -jobs 16
[Tue Dec 12 00:17:26 2023] Launched blk_mem_gen_3_synth_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/blk_mem_gen_3_synth_1/runme.log
export_simulation -of_objects [get_files d:/study/FPGA/study_project/shop/prj/shop/shop.srcs/sources_1/ip/blk_mem_gen_3/blk_mem_gen_3.xci] -directory D:/study/FPGA/study_project/shop/prj/shop/shop.ip_user_files/sim_scripts -ip_user_files_dir D:/study/FPGA/study_project/shop/prj/shop/shop.ip_user_files -ipstatic_source_dir D:/study/FPGA/study_project/shop/prj/shop/shop.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/study/FPGA/study_project/shop/prj/shop/shop.cache/compile_simlib/modelsim} {questa=D:/study/FPGA/study_project/shop/prj/shop/shop.cache/compile_simlib/questa} {riviera=D:/study/FPGA/study_project/shop/prj/shop/shop.cache/compile_simlib/riviera} {activehdl=D:/study/FPGA/study_project/shop/prj/shop/shop.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/study/FPGA/study_project/shop/prj/shop/shop.runs/synth_1

launch_runs synth_1 -jobs 16
[Tue Dec 12 00:17:38 2023] Launched blk_mem_gen_3_synth_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/blk_mem_gen_3_synth_1/runme.log
[Tue Dec 12 00:17:38 2023] Launched synth_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Dec 12 00:19:22 2023] Launched impl_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Dec 12 00:21:37 2023] Launched synth_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/synth_1/runme.log
[Tue Dec 12 00:21:37 2023] Launched impl_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1239.531 ; gain = 11.504
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C30598ECABCD
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2780.930 ; gain = 1541.398
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/C30598ECABCD
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Dec 12 12:40:56 2023] Launched impl_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/C30598ECABCD
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/study/FPGA/study_project/shop/prj/shop/shop.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Dec 12 12:43:45 2023] Launched synth_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/synth_1/runme.log
[Tue Dec 12 12:43:45 2023] Launched impl_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Dec 12 12:49:09 2023] Launched impl_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/study/FPGA/study_project/shop/prj/shop/shop.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Dec 12 13:04:35 2023] Launched synth_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/synth_1/runme.log
[Tue Dec 12 13:04:35 2023] Launched impl_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Dec 12 13:11:28 2023] Launched impl_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/study/FPGA/study_project/shop/prj/shop/shop.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Dec 12 13:12:36 2023] Launched synth_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/synth_1/runme.log
[Tue Dec 12 13:12:36 2023] Launched impl_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/study/FPGA/study_project/shop/prj/shop/shop.runs/synth_1

launch_runs synth_1 -jobs 16
[Tue Dec 12 13:17:42 2023] Launched synth_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Dec 12 13:18:29 2023] Launched impl_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Dec 12 13:19:51 2023] Launched impl_1...
Run output will be captured here: D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/study/FPGA/study_project/shop/prj/shop/shop.runs/impl_1/shop_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/C30598ECABCD
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 23:04:11 2023...
