INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Documents/Vivado/Lab6/Lab6.srcs/sources_1/imports/new/Add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Documents/Vivado/Lab6/Lab6.srcs/sources_1/imports/new/AddSub4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Documents/Vivado/Lab6/Lab6.srcs/sources_1/imports/new/countUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Documents/Vivado/Lab6/Lab6.srcs/sources_1/imports/new/countUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Documents/Vivado/Lab6/Lab6.srcs/sources_1/imports/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Documents/Vivado/Lab6/Lab6.srcs/sources_1/imports/new/ha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Documents/Vivado/Lab6/Lab6.srcs/sources_1/imports/Downloads/labVGA_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labVGA_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Documents/Vivado/Lab6/Lab6.srcs/sources_1/imports/new/mux4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Documents/Vivado/Lab6/Lab6.srcs/sources_1/new/pixel_address.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_address
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Documents/Vivado/Lab6/Lab6.srcs/sources_1/new/sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Documents/Vivado/Lab6/Lab6.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Documents/Vivado/Lab6/Lab6.srcs/sim_1/imports/Downloads/test_lab6_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSyncs
INFO: [VRFC 10-311] analyzing module check_the_sync_signals
INFO: [VRFC 10-311] analyzing module check_the_rgb_signals
