Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.4/bin/unwrapped/lnx64.o/xelab -wto 3a992b30aef64bf8bc6c0c862737ecb5 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Lab9_test_behav xil_defaultlib.Lab9_test xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file(Nloc=32,Dbits=32)
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder(N=32)
Compiling module xil_defaultlib.addsub(N=32)
Compiling module xil_defaultlib.shifter(N=32)
Compiling module xil_defaultlib.logical(N=32)
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ALU(N=32)
Compiling module xil_defaultlib.datapath(Abits=5,Dbits=32,Nloc=3...
Compiling module xil_defaultlib.selfcheck
Compiling module xil_defaultlib.Lab9_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot Lab9_test_behav
