Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Fri May 22 23:18:17 2015
| Host              : Dtysky running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file B:/Complex_Mind/FPGA-Imaging-Library/Master/LocalFilter/ThresholdLocal/DocGen/timing_report.txt
| Design            : ThresholdLocal
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 70 register/latch pins with no clock driven by root clock pin: clk (HIGH)

(null)[0].buffer_reg[0][0]/C
(null)[0].buffer_reg[0][1]/C
(null)[0].buffer_reg[0][2]/C
(null)[0].buffer_reg[0][3]/C
(null)[0].buffer_reg[0][4]/C
(null)[0].buffer_reg[0][5]/C
(null)[0].buffer_reg[0][6]/C
(null)[0].buffer_reg[0][7]/C
(null)[1].buffer_reg[1][0]/C
(null)[1].buffer_reg[1][1]/C
(null)[1].buffer_reg[1][2]/C
(null)[1].buffer_reg[1][3]/C
(null)[1].buffer_reg[1][4]/C
(null)[1].buffer_reg[1][5]/C
(null)[1].buffer_reg[1][6]/C
(null)[1].buffer_reg[1][7]/C
(null)[2].buffer_reg[2][0]/C
(null)[2].buffer_reg[2][1]/C
(null)[2].buffer_reg[2][2]/C
(null)[2].buffer_reg[2][3]/C
(null)[2].buffer_reg[2][4]/C
(null)[2].buffer_reg[2][5]/C
(null)[2].buffer_reg[2][6]/C
(null)[2].buffer_reg[2][7]/C
(null)[3].buffer_reg[3][0]/C
(null)[3].buffer_reg[3][1]/C
(null)[3].buffer_reg[3][2]/C
(null)[3].buffer_reg[3][3]/C
(null)[3].buffer_reg[3][4]/C
(null)[3].buffer_reg[3][5]/C
(null)[3].buffer_reg[3][6]/C
(null)[3].buffer_reg[3][7]/C
(null)[4].buffer_reg[4][0]/C
(null)[4].buffer_reg[4][1]/C
(null)[4].buffer_reg[4][2]/C
(null)[4].buffer_reg[4][3]/C
(null)[4].buffer_reg[4][4]/C
(null)[4].buffer_reg[4][5]/C
(null)[4].buffer_reg[4][6]/C
(null)[4].buffer_reg[4][7]/C
(null)[5].buffer_reg[5][0]/C
(null)[5].buffer_reg[5][1]/C
(null)[5].buffer_reg[5][2]/C
(null)[5].buffer_reg[5][3]/C
(null)[5].buffer_reg[5][4]/C
(null)[5].buffer_reg[5][5]/C
(null)[5].buffer_reg[5][6]/C
(null)[5].buffer_reg[5][7]/C
(null)[6].buffer_reg[6][0]/C
(null)[6].buffer_reg[6][1]/C
(null)[6].buffer_reg[6][2]/C
(null)[6].buffer_reg[6][3]/C
(null)[6].buffer_reg[6][4]/C
(null)[6].buffer_reg[6][5]/C
(null)[6].buffer_reg[6][6]/C
(null)[6].buffer_reg[6][7]/C
(null)[7].buffer_reg[7][0]/C
(null)[7].buffer_reg[7][1]/C
(null)[7].buffer_reg[7][2]/C
(null)[7].buffer_reg[7][3]/C
(null)[7].buffer_reg[7][4]/C
(null)[7].buffer_reg[7][5]/C
(null)[7].buffer_reg[7][6]/C
(null)[7].buffer_reg[7][7]/C
con_out_reg[0]/C
con_out_reg[1]/C
con_out_reg[2]/C
con_out_reg[3]/C
reg_out_data_reg/C
reg_out_ready_reg/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

(null)[0].buffer_reg[0][0]/D
(null)[0].buffer_reg[0][1]/D
(null)[0].buffer_reg[0][2]/D
(null)[0].buffer_reg[0][3]/D
(null)[0].buffer_reg[0][4]/D
(null)[0].buffer_reg[0][5]/D
(null)[0].buffer_reg[0][6]/D
(null)[0].buffer_reg[0][7]/D
(null)[1].buffer_reg[1][0]/D
(null)[1].buffer_reg[1][1]/D
(null)[1].buffer_reg[1][2]/D
(null)[1].buffer_reg[1][3]/D
(null)[1].buffer_reg[1][4]/D
(null)[1].buffer_reg[1][5]/D
(null)[1].buffer_reg[1][6]/D
(null)[1].buffer_reg[1][7]/D
(null)[2].buffer_reg[2][0]/D
(null)[2].buffer_reg[2][1]/D
(null)[2].buffer_reg[2][2]/D
(null)[2].buffer_reg[2][3]/D
(null)[2].buffer_reg[2][4]/D
(null)[2].buffer_reg[2][5]/D
(null)[2].buffer_reg[2][6]/D
(null)[2].buffer_reg[2][7]/D
(null)[3].buffer_reg[3][0]/D
(null)[3].buffer_reg[3][1]/D
(null)[3].buffer_reg[3][2]/D
(null)[3].buffer_reg[3][3]/D
(null)[3].buffer_reg[3][4]/D
(null)[3].buffer_reg[3][5]/D
(null)[3].buffer_reg[3][6]/D
(null)[3].buffer_reg[3][7]/D
(null)[4].buffer_reg[4][0]/D
(null)[4].buffer_reg[4][1]/D
(null)[4].buffer_reg[4][2]/D
(null)[4].buffer_reg[4][3]/D
(null)[4].buffer_reg[4][4]/D
(null)[4].buffer_reg[4][5]/D
(null)[4].buffer_reg[4][6]/D
(null)[4].buffer_reg[4][7]/D
(null)[5].buffer_reg[5][0]/D
(null)[5].buffer_reg[5][1]/D
(null)[5].buffer_reg[5][2]/D
(null)[5].buffer_reg[5][3]/D
(null)[5].buffer_reg[5][4]/D
(null)[5].buffer_reg[5][5]/D
(null)[5].buffer_reg[5][6]/D
(null)[5].buffer_reg[5][7]/D
(null)[6].buffer_reg[6][0]/D
(null)[6].buffer_reg[6][1]/D
(null)[6].buffer_reg[6][2]/D
(null)[6].buffer_reg[6][3]/D
(null)[6].buffer_reg[6][4]/D
(null)[6].buffer_reg[6][5]/D
(null)[6].buffer_reg[6][6]/D
(null)[6].buffer_reg[6][7]/D
(null)[7].buffer_reg[7][0]/D
(null)[7].buffer_reg[7][1]/D
(null)[7].buffer_reg[7][2]/D
(null)[7].buffer_reg[7][3]/D
(null)[7].buffer_reg[7][4]/D
(null)[7].buffer_reg[7][5]/D
(null)[7].buffer_reg[7][6]/D
(null)[7].buffer_reg[7][7]/D
con_out_reg[0]/CE
con_out_reg[0]/CLR
con_out_reg[0]/D
con_out_reg[1]/CE
con_out_reg[1]/CLR
con_out_reg[1]/D
con_out_reg[2]/CE
con_out_reg[2]/CLR
con_out_reg[2]/D
con_out_reg[3]/CE
con_out_reg[3]/CLR
con_out_reg[3]/D
reg_out_data_reg/CLR
reg_out_data_reg/D
reg_out_ready_reg/CLR

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

clk
in_data[0]
in_data[1]
in_data[2]
in_data[3]
in_data[4]
in_data[5]
in_data[6]
in_data[7]
in_enable
ref_data[0]
ref_data[1]
ref_data[2]
ref_data[3]
ref_data[4]
ref_data[5]
ref_data[6]
ref_data[7]
ref_enable
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

out_data
out_ready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   81          inf        0.000                      0                   81           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 (null)[0].buffer_reg[0][4]/C
                            (null)[0].buffer_reg[0][4] (rising edge-triggered cell FDRE)
  Destination:            reg_out_data_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.187ns  (logic 1.576ns (49.451%)  route 1.611ns (50.549%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT4=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  (null)[0].buffer_reg[0][4]/C
                         FDRE (Prop_fdre_C_Q)         0.496     0.496 f  (null)[0].buffer_reg[0][4]/Q
                         net (fo=3, unplaced)         0.992     1.488    (null)[0].buffer_reg[0]__0[4]
                                                                      f  reg_out_data_i_29/I1
                         LUT4 (Prop_lut4_I1_O)        0.291     1.779 r  reg_out_data_i_29/O
                         net (fo=1, unplaced)         0.000     1.779    n_0_reg_out_data_i_29
                                                                      r  reg_out_data_reg_i_6/DI[2]
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.427     2.206 f  reg_out_data_reg_i_6/CO[3]
                         net (fo=1, unplaced)         0.619     2.825    res2
                                                                      f  reg_out_data_i_2/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     2.949 r  reg_out_data_i_2/O
                         net (fo=1, unplaced)         0.000     2.949    n_0_reg_out_data_i_2
                                                                      r  reg_out_data_reg_i_1/I0
                         MUXF7 (Prop_muxf7_I0_O)      0.238     3.187 r  reg_out_data_reg_i_1/O
                         net (fo=1, unplaced)         0.000     3.187    n_0_reg_out_data_reg_i_1
                         FDCE                                         r  reg_out_data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            con_out_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.898ns  (logic 0.124ns (6.533%)  route 1.774ns (93.467%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=0)                   0.973     0.973    in_enable
                                                                      r  con_out[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_out[3]_i_3/O
                         net (fo=4, unplaced)         0.801     1.898    n_0_con_out[3]_i_3
                         FDCE                                         f  con_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            con_out_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.898ns  (logic 0.124ns (6.533%)  route 1.774ns (93.467%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=0)                   0.973     0.973    in_enable
                                                                      r  con_out[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_out[3]_i_3/O
                         net (fo=4, unplaced)         0.801     1.898    n_0_con_out[3]_i_3
                         FDCE                                         f  con_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            con_out_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.898ns  (logic 0.124ns (6.533%)  route 1.774ns (93.467%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=0)                   0.973     0.973    in_enable
                                                                      r  con_out[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_out[3]_i_3/O
                         net (fo=4, unplaced)         0.801     1.898    n_0_con_out[3]_i_3
                         FDCE                                         f  con_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_enable
                            (input port)
  Destination:            con_out_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.898ns  (logic 0.124ns (6.533%)  route 1.774ns (93.467%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_enable
                         net (fo=0)                   0.973     0.973    in_enable
                                                                      r  con_out[3]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  con_out[3]_i_3/O
                         net (fo=4, unplaced)         0.801     1.898    n_0_con_out[3]_i_3
                         FDCE                                         f  con_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ref_enable
                            (input port)
  Destination:            reg_out_data_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.885ns  (logic 0.124ns (6.578%)  route 1.761ns (93.422%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ref_enable
                         net (fo=1, unset)            0.973     0.973    ref_enable
                                                                      r  reg_out_ready_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  reg_out_ready_i_1/O
                         net (fo=2, unplaced)         0.788     1.885    n_0_reg_out_ready_i_1
                         FDCE                                         f  reg_out_data_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ref_enable
                            (input port)
  Destination:            reg_out_ready_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.885ns  (logic 0.124ns (6.578%)  route 1.761ns (93.422%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ref_enable
                         net (fo=1, unset)            0.973     0.973    ref_enable
                                                                      r  reg_out_ready_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.097 f  reg_out_ready_i_1/O
                         net (fo=2, unplaced)         0.788     1.885    n_0_reg_out_ready_i_1
                         FDCE                                         f  reg_out_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            con_out_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.635ns  (logic 0.791ns (48.379%)  route 0.844ns (51.621%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_out_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 f  con_out_reg[0]/Q
                         net (fo=7, unplaced)         0.346     0.842    con_out[0]
                                                                      f  con_out[3]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.137 r  con_out[3]_i_1/O
                         net (fo=4, unplaced)         0.498     1.635    n_0_con_out[3]_i_1
                         FDCE                                         r  con_out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            con_out_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.635ns  (logic 0.791ns (48.379%)  route 0.844ns (51.621%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_out_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 f  con_out_reg[0]/Q
                         net (fo=7, unplaced)         0.346     0.842    con_out[0]
                                                                      f  con_out[3]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.137 r  con_out[3]_i_1/O
                         net (fo=4, unplaced)         0.498     1.635    n_0_con_out[3]_i_1
                         FDCE                                         r  con_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 con_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            con_out_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.635ns  (logic 0.791ns (48.379%)  route 0.844ns (51.621%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDCE                         0.000     0.000 r  con_out_reg[0]/C
                         FDCE (Prop_fdce_C_Q)         0.496     0.496 f  con_out_reg[0]/Q
                         net (fo=7, unplaced)         0.346     0.842    con_out[0]
                                                                      f  con_out[3]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     1.137 r  con_out[3]_i_1/O
                         net (fo=4, unplaced)         0.498     1.635    n_0_con_out[3]_i_1
                         FDCE                                         r  con_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 (null)[0].buffer_reg[0][0]/C
                            (null)[0].buffer_reg[0][0] (rising edge-triggered cell FDRE)
  Destination:            (null)[1].buffer_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.158ns (51.500%)  route 0.149ns (48.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  (null)[0].buffer_reg[0][0]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  (null)[0].buffer_reg[0][0]/Q
                         net (fo=3, unplaced)         0.149     0.307    (null)[0].buffer_reg[0]__0[0]
                         FDRE                                         r  (null)[1].buffer_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].buffer_reg[0][1]/C
                            (null)[0].buffer_reg[0][1] (rising edge-triggered cell FDRE)
  Destination:            (null)[1].buffer_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.158ns (51.500%)  route 0.149ns (48.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  (null)[0].buffer_reg[0][1]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  (null)[0].buffer_reg[0][1]/Q
                         net (fo=3, unplaced)         0.149     0.307    (null)[0].buffer_reg[0]__0[1]
                         FDRE                                         r  (null)[1].buffer_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].buffer_reg[0][2]/C
                            (null)[0].buffer_reg[0][2] (rising edge-triggered cell FDRE)
  Destination:            (null)[1].buffer_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.158ns (51.500%)  route 0.149ns (48.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  (null)[0].buffer_reg[0][2]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  (null)[0].buffer_reg[0][2]/Q
                         net (fo=3, unplaced)         0.149     0.307    (null)[0].buffer_reg[0]__0[2]
                         FDRE                                         r  (null)[1].buffer_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].buffer_reg[0][3]/C
                            (null)[0].buffer_reg[0][3] (rising edge-triggered cell FDRE)
  Destination:            (null)[1].buffer_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.158ns (51.500%)  route 0.149ns (48.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  (null)[0].buffer_reg[0][3]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  (null)[0].buffer_reg[0][3]/Q
                         net (fo=3, unplaced)         0.149     0.307    (null)[0].buffer_reg[0]__0[3]
                         FDRE                                         r  (null)[1].buffer_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].buffer_reg[0][4]/C
                            (null)[0].buffer_reg[0][4] (rising edge-triggered cell FDRE)
  Destination:            (null)[1].buffer_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.158ns (51.500%)  route 0.149ns (48.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  (null)[0].buffer_reg[0][4]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  (null)[0].buffer_reg[0][4]/Q
                         net (fo=3, unplaced)         0.149     0.307    (null)[0].buffer_reg[0]__0[4]
                         FDRE                                         r  (null)[1].buffer_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].buffer_reg[0][5]/C
                            (null)[0].buffer_reg[0][5] (rising edge-triggered cell FDRE)
  Destination:            (null)[1].buffer_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.158ns (51.500%)  route 0.149ns (48.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  (null)[0].buffer_reg[0][5]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  (null)[0].buffer_reg[0][5]/Q
                         net (fo=3, unplaced)         0.149     0.307    (null)[0].buffer_reg[0]__0[5]
                         FDRE                                         r  (null)[1].buffer_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].buffer_reg[0][6]/C
                            (null)[0].buffer_reg[0][6] (rising edge-triggered cell FDRE)
  Destination:            (null)[1].buffer_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.158ns (51.500%)  route 0.149ns (48.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  (null)[0].buffer_reg[0][6]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  (null)[0].buffer_reg[0][6]/Q
                         net (fo=3, unplaced)         0.149     0.307    (null)[0].buffer_reg[0]__0[6]
                         FDRE                                         r  (null)[1].buffer_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[0].buffer_reg[0][7]/C
                            (null)[0].buffer_reg[0][7] (rising edge-triggered cell FDRE)
  Destination:            (null)[1].buffer_reg[1][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.158ns (51.500%)  route 0.149ns (48.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  (null)[0].buffer_reg[0][7]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  (null)[0].buffer_reg[0][7]/Q
                         net (fo=3, unplaced)         0.149     0.307    (null)[0].buffer_reg[0]__0[7]
                         FDRE                                         r  (null)[1].buffer_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[1].buffer_reg[1][0]/C
                            (null)[1].buffer_reg[1][0] (rising edge-triggered cell FDRE)
  Destination:            (null)[2].buffer_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.158ns (51.500%)  route 0.149ns (48.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  (null)[1].buffer_reg[1][0]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  (null)[1].buffer_reg[1][0]/Q
                         net (fo=3, unplaced)         0.149     0.307    (null)[1].buffer_reg[1]__0[0]
                         FDRE                                         r  (null)[2].buffer_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 (null)[1].buffer_reg[1][1]/C
                            (null)[1].buffer_reg[1][1] (rising edge-triggered cell FDRE)
  Destination:            (null)[2].buffer_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.158ns (51.500%)  route 0.149ns (48.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  (null)[1].buffer_reg[1][1]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  (null)[1].buffer_reg[1][1]/Q
                         net (fo=3, unplaced)         0.149     0.307    (null)[1].buffer_reg[1]__0[1]
                         FDRE                                         r  (null)[2].buffer_reg[2][1]/D
  -------------------------------------------------------------------    -------------------





