Timing Analyzer report for Lab7
Thu Nov 14 16:22:47 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_module:inst4|clock_counter:cc|CLOCK_1'
 13. Slow 1200mV 85C Model Setup: 'clock_module:inst4|clock_counter:cc|CLOCK_2'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'SW[0]'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'clock_module:inst4|clock_counter:cc|CLOCK_1'
 18. Slow 1200mV 85C Model Hold: 'SW[0]'
 19. Slow 1200mV 85C Model Hold: 'clock_module:inst4|clock_counter:cc|CLOCK_2'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clock_module:inst4|clock_counter:cc|CLOCK_1'
 28. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 29. Slow 1200mV 0C Model Setup: 'clock_module:inst4|clock_counter:cc|CLOCK_2'
 30. Slow 1200mV 0C Model Setup: 'SW[0]'
 31. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 32. Slow 1200mV 0C Model Hold: 'clock_module:inst4|clock_counter:cc|CLOCK_1'
 33. Slow 1200mV 0C Model Hold: 'SW[0]'
 34. Slow 1200mV 0C Model Hold: 'clock_module:inst4|clock_counter:cc|CLOCK_2'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'clock_module:inst4|clock_counter:cc|CLOCK_1'
 42. Fast 1200mV 0C Model Setup: 'clock_module:inst4|clock_counter:cc|CLOCK_2'
 43. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 44. Fast 1200mV 0C Model Setup: 'SW[0]'
 45. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 46. Fast 1200mV 0C Model Hold: 'SW[0]'
 47. Fast 1200mV 0C Model Hold: 'clock_module:inst4|clock_counter:cc|CLOCK_1'
 48. Fast 1200mV 0C Model Hold: 'clock_module:inst4|clock_counter:cc|CLOCK_2'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Lab7                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                   ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; Clock Name                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                         ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+
; CLOCK_50                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                    ;
; clock_module:inst4|clock_counter:cc|CLOCK_1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_module:inst4|clock_counter:cc|CLOCK_1 } ;
; clock_module:inst4|clock_counter:cc|CLOCK_2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_module:inst4|clock_counter:cc|CLOCK_2 } ;
; SW[0]                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[0] }                                       ;
+---------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                         ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                                          ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; 325.1 MHz  ; 325.1 MHz       ; clock_module:inst4|clock_counter:cc|CLOCK_1 ;                                                               ;
; 355.87 MHz ; 355.87 MHz      ; clock_module:inst4|clock_counter:cc|CLOCK_2 ;                                                               ;
; 369.0 MHz  ; 250.0 MHz       ; CLOCK_50                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 441.31 MHz ; 250.0 MHz       ; SW[0]                                       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                  ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clock_module:inst4|clock_counter:cc|CLOCK_1 ; -2.076 ; -8.982        ;
; clock_module:inst4|clock_counter:cc|CLOCK_2 ; -1.810 ; -11.593       ;
; CLOCK_50                                    ; -1.710 ; -45.748       ;
; SW[0]                                       ; -1.266 ; -4.748        ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                  ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 0.407 ; 0.000         ;
; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.445 ; 0.000         ;
; SW[0]                                       ; 0.451 ; 0.000         ;
; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.967 ; 0.000         ;
+---------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                    ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_50                                    ; -3.000 ; -49.260       ;
; SW[0]                                       ; -3.000 ; -10.710       ;
; clock_module:inst4|clock_counter:cc|CLOCK_2 ; -1.285 ; -10.280       ;
; clock_module:inst4|clock_counter:cc|CLOCK_1 ; -1.285 ; -8.995        ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_module:inst4|clock_counter:cc|CLOCK_1'                                                                                                                                            ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -2.076 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.587     ; 2.487      ;
; -1.853 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.587     ; 2.264      ;
; -1.815 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.587     ; 2.226      ;
; -1.813 ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.587     ; 2.224      ;
; -1.783 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.587     ; 2.194      ;
; -1.692 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.587     ; 2.103      ;
; -1.592 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.587     ; 2.003      ;
; -1.549 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 2.499      ;
; -1.415 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 2.365      ;
; -1.289 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.080     ; 2.207      ;
; -1.288 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 2.238      ;
; -1.256 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 2.206      ;
; -1.196 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 2.146      ;
; -1.187 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.080     ; 2.105      ;
; -1.174 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.080     ; 2.092      ;
; -1.154 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 2.104      ;
; -0.948 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.273      ; 2.219      ;
; -0.845 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.080     ; 1.763      ;
; -0.833 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.273      ; 2.104      ;
; -0.814 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.273      ; 2.085      ;
; -0.712 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.273      ; 1.983      ;
; -0.679 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 1.629      ;
; -0.573 ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.080     ; 1.491      ;
; -0.539 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.080     ; 1.457      ;
; -0.522 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 1.472      ;
; -0.493 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.273      ; 1.764      ;
; -0.348 ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 1.298      ;
; 0.190  ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.043     ; 0.765      ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_module:inst4|clock_counter:cc|CLOCK_2'                                                                                                                                            ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.810 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.447     ; 2.361      ;
; -1.696 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.447     ; 2.247      ;
; -1.685 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.447     ; 2.236      ;
; -1.678 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.447     ; 2.229      ;
; -1.655 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.447     ; 2.206      ;
; -1.589 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 2.507      ;
; -1.553 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.447     ; 2.104      ;
; -1.541 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.447     ; 2.092      ;
; -1.523 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.447     ; 2.074      ;
; -1.514 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.690     ; 1.822      ;
; -1.459 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.447     ; 2.010      ;
; -1.434 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 2.352      ;
; -1.424 ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.447     ; 1.975      ;
; -1.352 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 2.270      ;
; -1.330 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.162      ; 2.490      ;
; -1.327 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 2.245      ;
; -1.216 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.422      ; 2.636      ;
; -1.216 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.162      ; 2.376      ;
; -1.198 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.162      ; 2.358      ;
; -1.178 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 2.096      ;
; -1.164 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.051     ; 2.111      ;
; -1.142 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.051     ; 2.089      ;
; -1.069 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.168      ; 2.235      ;
; -1.053 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 1.971      ;
; -1.032 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.051     ; 1.979      ;
; -1.023 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.081     ; 1.940      ;
; -0.982 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.168      ; 2.148      ;
; -0.954 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.422      ; 2.374      ;
; -0.805 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.422      ; 2.225      ;
; -0.801 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 1.719      ;
; -0.676 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 1.594      ;
; -0.657 ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 1.575      ;
; -0.569 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 1.487      ;
; -0.560 ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.051     ; 1.507      ;
; -0.557 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.051     ; 1.504      ;
; -0.538 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.051     ; 1.485      ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                    ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.710 ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.628      ;
; -1.594 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.512      ;
; -1.569 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 2.483      ;
; -1.560 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 2.474      ;
; -1.551 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.469      ;
; -1.546 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.464      ;
; -1.532 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 2.446      ;
; -1.514 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.433      ;
; -1.497 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.414      ;
; -1.467 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 2.381      ;
; -1.436 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.353      ;
; -1.436 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.353      ;
; -1.436 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.353      ;
; -1.436 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.353      ;
; -1.436 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.353      ;
; -1.436 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.353      ;
; -1.436 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.353      ;
; -1.436 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.353      ;
; -1.428 ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.346      ;
; -1.427 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.344      ;
; -1.427 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.344      ;
; -1.427 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.344      ;
; -1.427 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.344      ;
; -1.427 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.344      ;
; -1.427 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.344      ;
; -1.427 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.344      ;
; -1.427 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.344      ;
; -1.419 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.337      ;
; -1.419 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 2.333      ;
; -1.414 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.332      ;
; -1.406 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.323      ;
; -1.402 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.320      ;
; -1.399 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.316      ;
; -1.399 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.316      ;
; -1.399 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.316      ;
; -1.399 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.316      ;
; -1.399 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.316      ;
; -1.399 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.316      ;
; -1.399 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.316      ;
; -1.399 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.316      ;
; -1.397 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 2.728      ;
; -1.376 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.293      ;
; -1.374 ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.292      ;
; -1.365 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.282      ;
; -1.364 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.280      ;
; -1.364 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.280      ;
; -1.364 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.280      ;
; -1.364 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.280      ;
; -1.364 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.280      ;
; -1.364 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.280      ;
; -1.364 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.280      ;
; -1.364 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.280      ;
; -1.363 ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.280      ;
; -1.355 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.271      ;
; -1.355 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.271      ;
; -1.355 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.271      ;
; -1.355 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.271      ;
; -1.355 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.271      ;
; -1.355 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.271      ;
; -1.355 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.271      ;
; -1.355 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.271      ;
; -1.346 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.263      ;
; -1.334 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.251      ;
; -1.334 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.251      ;
; -1.334 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.251      ;
; -1.334 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.251      ;
; -1.334 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.251      ;
; -1.334 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.251      ;
; -1.334 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.251      ;
; -1.334 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.251      ;
; -1.322 ; clock_module:inst4|clock_counter:cc|main_out         ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.239      ;
; -1.303 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.220      ;
; -1.303 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.220      ;
; -1.303 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.220      ;
; -1.303 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.220      ;
; -1.303 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.220      ;
; -1.303 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.220      ;
; -1.303 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.220      ;
; -1.303 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.220      ;
; -1.289 ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.205      ;
; -1.289 ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.205      ;
; -1.289 ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.205      ;
; -1.289 ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.205      ;
; -1.289 ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.205      ;
; -1.289 ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.205      ;
; -1.289 ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.205      ;
; -1.289 ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.205      ;
; -1.287 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.205      ;
; -1.286 ; clock_module:inst4|clock_counter:cc|main_counter[14] ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.510     ; 1.774      ;
; -1.285 ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.201      ;
; -1.285 ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.201      ;
; -1.285 ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.201      ;
; -1.285 ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.201      ;
; -1.285 ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.201      ;
; -1.285 ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.201      ;
; -1.285 ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.201      ;
; -1.285 ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.201      ;
; -1.282 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.200      ;
; -1.281 ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.197      ;
; -1.281 ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.197      ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[0]'                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.266 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]              ; SW[0]        ; SW[0]       ; 1.000        ; -0.120     ; 2.031      ;
; -1.088 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]              ; SW[0]        ; SW[0]       ; 1.000        ; -0.120     ; 1.853      ;
; -0.721 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 1.000        ; -0.079     ; 1.640      ;
; -0.631 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; SW[0]        ; SW[0]       ; 1.000        ; -0.079     ; 1.550      ;
; -0.616 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; SW[0]        ; SW[0]       ; 1.000        ; -0.078     ; 1.536      ;
; -0.426 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 1.000        ; 0.332      ; 1.756      ;
; -0.282 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 1.000        ; -0.096     ; 1.184      ;
; 0.088  ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 1.000        ; -0.079     ; 0.831      ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.407 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.558 ; clock_module:inst4|clock_counter:cc|main_counter[13] ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.255      ;
; 0.563 ; clock_module:inst4|clock_counter:cc|main_counter[13] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.260      ;
; 0.638 ; clock_module:inst4|clock_counter:cc|main_counter[14] ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.922      ;
; 0.640 ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.908      ;
; 0.640 ; clock_module:inst4|clock_counter:cc|main_counter[16] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.924      ;
; 0.641 ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.643 ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.911      ;
; 0.643 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.911      ;
; 0.644 ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.912      ;
; 0.644 ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.912      ;
; 0.644 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; clock_module:inst4|clock_counter:cc|main_counter[15] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.928      ;
; 0.645 ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.647 ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.915      ;
; 0.648 ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.915      ;
; 0.648 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.915      ;
; 0.655 ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; clock_module:inst4|clock_counter:cc|main_counter[12] ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.929      ;
; 0.661 ; clock_module:inst4|clock_counter:cc|main_counter[13] ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.665 ; clock_module:inst4|clock_counter:cc|main_counter[12] ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.362      ;
; 0.670 ; clock_module:inst4|clock_counter:cc|main_counter[12] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.367      ;
; 0.673 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.940      ;
; 0.676 ; clock_module:inst4|clock_counter:cc|main_out         ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.943      ;
; 0.684 ; clock_module:inst4|clock_counter:cc|main_counter[13] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.381      ;
; 0.684 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.381      ;
; 0.689 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.386      ;
; 0.791 ; clock_module:inst4|clock_counter:cc|main_counter[12] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.488      ;
; 0.792 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.489      ;
; 0.797 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.494      ;
; 0.810 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.507      ;
; 0.810 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.507      ;
; 0.815 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.512      ;
; 0.840 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.108      ;
; 0.877 ; clock_module:inst4|clock_counter:cc|main_out         ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.145      ;
; 0.918 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.615      ;
; 0.918 ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.615      ;
; 0.923 ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.620      ;
; 0.932 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.629      ;
; 0.936 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.633      ;
; 0.937 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.634      ;
; 0.950 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.218      ;
; 0.956 ; clock_module:inst4|clock_counter:cc|main_counter[14] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.240      ;
; 0.958 ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.226      ;
; 0.959 ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.226      ;
; 0.961 ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.229      ;
; 0.961 ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.229      ;
; 0.962 ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.229      ;
; 0.970 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.238      ;
; 0.971 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.238      ;
; 0.971 ; clock_module:inst4|clock_counter:cc|main_counter[15] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 1.255      ;
; 0.972 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.973 ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; clock_module:inst4|clock_counter:cc|main_counter[12] ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.242      ;
; 0.975 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.243      ;
; 0.976 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.243      ;
; 0.977 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.245      ;
; 0.978 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.979 ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.247      ;
; 0.980 ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.247      ;
; 0.984 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.251      ;
; 0.986 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.253      ;
; 0.986 ; clock_module:inst4|clock_counter:cc|main_out         ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.253      ;
; 0.987 ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.256      ;
; 0.988 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.256      ;
; 0.991 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.258      ;
; 0.991 ; clock_module:inst4|clock_counter:cc|main_out         ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.260      ;
; 1.042 ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.739      ;
; 1.044 ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.511      ; 1.741      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_module:inst4|clock_counter:cc|CLOCK_1'                                                                                                                                            ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.445 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.043      ; 0.674      ;
; 0.777 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.587      ; 1.550      ;
; 0.792 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.587      ; 1.565      ;
; 0.810 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.587      ; 1.583      ;
; 0.917 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.587      ; 1.690      ;
; 0.929 ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.163      ;
; 0.974 ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.080      ; 1.240      ;
; 0.975 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.080      ; 1.241      ;
; 1.017 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.251      ;
; 1.045 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.587      ; 1.818      ;
; 1.136 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.370      ;
; 1.277 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.080      ; 1.543      ;
; 1.291 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.080      ; 1.557      ;
; 1.330 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.564      ;
; 1.434 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.080      ; 1.700      ;
; 1.458 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.692      ;
; 1.472 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.706      ;
; 1.544 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.080      ; 1.810      ;
; 1.579 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.813      ;
; 1.582 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.816      ;
; 1.661 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.273     ; 1.574      ;
; 1.707 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.941      ;
; 1.767 ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.273     ; 1.680      ;
; 1.771 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.273     ; 1.684      ;
; 1.785 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.273     ; 1.698      ;
; 1.895 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.273     ; 1.808      ;
; 1.910 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.273     ; 1.823      ;
; 2.020 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.273     ; 1.933      ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[0]'                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.451 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.079      ; 0.716      ;
; 0.551 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.506      ; 1.243      ;
; 0.657 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.096      ; 0.939      ;
; 0.995 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.079      ; 1.260      ;
; 1.045 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; SW[0]        ; SW[0]       ; 0.000        ; 0.078      ; 1.309      ;
; 1.050 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; SW[0]        ; SW[0]       ; 0.000        ; 0.079      ; 1.315      ;
; 1.522 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.014      ; 1.650      ;
; 1.670 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.016      ; 1.800      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_module:inst4|clock_counter:cc|CLOCK_2'                                                                                                                                            ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.967 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.690      ; 1.843      ;
; 0.973 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.239      ;
; 0.975 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.690      ; 1.851      ;
; 1.010 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.051      ; 1.247      ;
; 1.013 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.051      ; 1.250      ;
; 1.015 ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.051      ; 1.252      ;
; 1.055 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.447      ; 1.688      ;
; 1.068 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.447      ; 1.701      ;
; 1.098 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.364      ;
; 1.099 ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.365      ;
; 1.225 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.690      ; 2.101      ;
; 1.307 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.573      ;
; 1.332 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.335      ; 1.853      ;
; 1.335 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.601      ;
; 1.343 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.051      ; 1.580      ;
; 1.436 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.702      ;
; 1.439 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.705      ;
; 1.448 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.335      ; 1.969      ;
; 1.457 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.051      ; 1.694      ;
; 1.470 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.051      ; 1.707      ;
; 1.480 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.081      ; 1.747      ;
; 1.538 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.168     ; 1.556      ;
; 1.538 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.804      ;
; 1.554 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.168     ; 1.572      ;
; 1.554 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.820      ;
; 1.559 ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.168     ; 1.577      ;
; 1.575 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.335      ; 2.096      ;
; 1.665 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.168     ; 1.683      ;
; 1.681 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.168     ; 1.699      ;
; 1.686 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.168     ; 1.704      ;
; 1.686 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.952      ;
; 1.792 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.168     ; 1.810      ;
; 1.808 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.168     ; 1.826      ;
; 1.813 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.168     ; 1.831      ;
; 1.835 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.422     ; 1.599      ;
; 1.940 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.168     ; 1.958      ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                          ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                  ; Note                                                          ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
; 373.69 MHz ; 373.69 MHz      ; clock_module:inst4|clock_counter:cc|CLOCK_1 ;                                                               ;
; 409.5 MHz  ; 250.0 MHz       ; CLOCK_50                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 413.05 MHz ; 413.05 MHz      ; clock_module:inst4|clock_counter:cc|CLOCK_2 ;                                                               ;
; 485.44 MHz ; 250.0 MHz       ; SW[0]                                       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clock_module:inst4|clock_counter:cc|CLOCK_1 ; -1.676 ; -7.209        ;
; CLOCK_50                                    ; -1.442 ; -38.150       ;
; clock_module:inst4|clock_counter:cc|CLOCK_2 ; -1.421 ; -9.253        ;
; SW[0]                                       ; -1.060 ; -3.712        ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 0.364 ; 0.000         ;
; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.398 ; 0.000         ;
; SW[0]                                       ; 0.407 ; 0.000         ;
; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.885 ; 0.000         ;
+---------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_50                                    ; -3.000 ; -49.260       ;
; SW[0]                                       ; -3.000 ; -10.710       ;
; clock_module:inst4|clock_counter:cc|CLOCK_2 ; -1.285 ; -10.280       ;
; clock_module:inst4|clock_counter:cc|CLOCK_1 ; -1.285 ; -8.995        ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_module:inst4|clock_counter:cc|CLOCK_1'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.676 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.448     ; 2.227      ;
; -1.481 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.448     ; 2.032      ;
; -1.446 ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.448     ; 1.997      ;
; -1.442 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.448     ; 1.993      ;
; -1.418 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.448     ; 1.969      ;
; -1.348 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.448     ; 1.899      ;
; -1.282 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.043     ; 2.238      ;
; -1.247 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.448     ; 1.798      ;
; -1.163 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.043     ; 2.119      ;
; -1.048 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.043     ; 2.004      ;
; -1.047 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.073     ; 1.973      ;
; -1.024 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.043     ; 1.980      ;
; -0.972 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.043     ; 1.928      ;
; -0.970 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.073     ; 1.896      ;
; -0.950 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.073     ; 1.876      ;
; -0.929 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.043     ; 1.885      ;
; -0.824 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.161      ; 1.984      ;
; -0.727 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.161      ; 1.887      ;
; -0.705 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.161      ; 1.865      ;
; -0.676 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.073     ; 1.602      ;
; -0.629 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.161      ; 1.789      ;
; -0.512 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.043     ; 1.468      ;
; -0.444 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.161      ; 1.604      ;
; -0.416 ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.073     ; 1.342      ;
; -0.389 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.073     ; 1.315      ;
; -0.373 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.043     ; 1.329      ;
; -0.219 ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.043     ; 1.175      ;
; 0.277  ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.039     ; 0.683      ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                    ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.442 ; clock_module:inst4|clock_counter:cc|main_counter[3] ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.369      ;
; -1.362 ; clock_module:inst4|clock_counter:cc|clk1_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.282      ;
; -1.356 ; clock_module:inst4|clock_counter:cc|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.276      ;
; -1.352 ; clock_module:inst4|clock_counter:cc|main_counter[1] ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.279      ;
; -1.337 ; clock_module:inst4|clock_counter:cc|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.257      ;
; -1.298 ; clock_module:inst4|clock_counter:cc|main_counter[0] ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.225      ;
; -1.276 ; clock_module:inst4|clock_counter:cc|main_counter[0] ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.203      ;
; -1.270 ; clock_module:inst4|clock_counter:cc|clk1_counter[0] ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.190      ;
; -1.257 ; clock_module:inst4|clock_counter:cc|main_counter[0] ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.185      ;
; -1.232 ; clock_module:inst4|clock_counter:cc|main_counter[5] ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.159      ;
; -1.227 ; clock_module:inst4|clock_counter:cc|main_counter[2] ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.153      ;
; -1.220 ; clock_module:inst4|clock_counter:cc|clk1_counter[7] ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.146      ;
; -1.220 ; clock_module:inst4|clock_counter:cc|clk1_counter[7] ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.146      ;
; -1.220 ; clock_module:inst4|clock_counter:cc|clk1_counter[7] ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.146      ;
; -1.220 ; clock_module:inst4|clock_counter:cc|clk1_counter[7] ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.146      ;
; -1.220 ; clock_module:inst4|clock_counter:cc|clk1_counter[7] ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.146      ;
; -1.220 ; clock_module:inst4|clock_counter:cc|clk1_counter[7] ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.146      ;
; -1.220 ; clock_module:inst4|clock_counter:cc|clk1_counter[7] ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.146      ;
; -1.220 ; clock_module:inst4|clock_counter:cc|clk1_counter[7] ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.146      ;
; -1.214 ; clock_module:inst4|clock_counter:cc|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.140      ;
; -1.214 ; clock_module:inst4|clock_counter:cc|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.140      ;
; -1.214 ; clock_module:inst4|clock_counter:cc|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.140      ;
; -1.214 ; clock_module:inst4|clock_counter:cc|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.140      ;
; -1.214 ; clock_module:inst4|clock_counter:cc|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.140      ;
; -1.214 ; clock_module:inst4|clock_counter:cc|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.140      ;
; -1.214 ; clock_module:inst4|clock_counter:cc|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.140      ;
; -1.214 ; clock_module:inst4|clock_counter:cc|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.140      ;
; -1.200 ; clock_module:inst4|clock_counter:cc|main_counter[2] ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.127      ;
; -1.195 ; clock_module:inst4|clock_counter:cc|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.121      ;
; -1.195 ; clock_module:inst4|clock_counter:cc|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.121      ;
; -1.195 ; clock_module:inst4|clock_counter:cc|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.121      ;
; -1.195 ; clock_module:inst4|clock_counter:cc|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.121      ;
; -1.195 ; clock_module:inst4|clock_counter:cc|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.121      ;
; -1.195 ; clock_module:inst4|clock_counter:cc|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.121      ;
; -1.195 ; clock_module:inst4|clock_counter:cc|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.121      ;
; -1.195 ; clock_module:inst4|clock_counter:cc|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.121      ;
; -1.188 ; clock_module:inst4|clock_counter:cc|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.108      ;
; -1.186 ; clock_module:inst4|clock_counter:cc|main_counter[6] ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.113      ;
; -1.182 ; clock_module:inst4|clock_counter:cc|main_counter[0] ; clock_module:inst4|clock_counter:cc|main_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.109      ;
; -1.160 ; clock_module:inst4|clock_counter:cc|main_counter[0] ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.087      ;
; -1.156 ; clock_module:inst4|clock_counter:cc|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.083      ;
; -1.156 ; clock_module:inst4|clock_counter:cc|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.083      ;
; -1.156 ; clock_module:inst4|clock_counter:cc|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.083      ;
; -1.156 ; clock_module:inst4|clock_counter:cc|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.083      ;
; -1.156 ; clock_module:inst4|clock_counter:cc|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.083      ;
; -1.156 ; clock_module:inst4|clock_counter:cc|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.083      ;
; -1.156 ; clock_module:inst4|clock_counter:cc|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.083      ;
; -1.156 ; clock_module:inst4|clock_counter:cc|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.083      ;
; -1.150 ; clock_module:inst4|clock_counter:cc|main_counter[0] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 2.457      ;
; -1.148 ; clock_module:inst4|clock_counter:cc|main_counter[1] ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.074      ;
; -1.148 ; clock_module:inst4|clock_counter:cc|clk2_counter[0] ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.075      ;
; -1.148 ; clock_module:inst4|clock_counter:cc|clk2_counter[0] ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.075      ;
; -1.148 ; clock_module:inst4|clock_counter:cc|clk2_counter[0] ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.075      ;
; -1.148 ; clock_module:inst4|clock_counter:cc|clk2_counter[0] ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.075      ;
; -1.148 ; clock_module:inst4|clock_counter:cc|clk2_counter[0] ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.075      ;
; -1.148 ; clock_module:inst4|clock_counter:cc|clk2_counter[0] ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.075      ;
; -1.148 ; clock_module:inst4|clock_counter:cc|clk2_counter[0] ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.075      ;
; -1.148 ; clock_module:inst4|clock_counter:cc|clk2_counter[0] ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.075      ;
; -1.130 ; clock_module:inst4|clock_counter:cc|main_counter[1] ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.056      ;
; -1.128 ; clock_module:inst4|clock_counter:cc|clk1_counter[0] ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.054      ;
; -1.128 ; clock_module:inst4|clock_counter:cc|clk1_counter[0] ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.054      ;
; -1.128 ; clock_module:inst4|clock_counter:cc|clk1_counter[0] ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.054      ;
; -1.128 ; clock_module:inst4|clock_counter:cc|clk1_counter[0] ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.054      ;
; -1.128 ; clock_module:inst4|clock_counter:cc|clk1_counter[0] ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.054      ;
; -1.128 ; clock_module:inst4|clock_counter:cc|clk1_counter[0] ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.054      ;
; -1.128 ; clock_module:inst4|clock_counter:cc|clk1_counter[0] ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.054      ;
; -1.128 ; clock_module:inst4|clock_counter:cc|clk1_counter[0] ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.054      ;
; -1.111 ; clock_module:inst4|clock_counter:cc|main_counter[2] ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.037      ;
; -1.109 ; clock_module:inst4|clock_counter:cc|main_counter[4] ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.035      ;
; -1.103 ; clock_module:inst4|clock_counter:cc|main_out        ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.030      ;
; -1.095 ; clock_module:inst4|clock_counter:cc|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.021      ;
; -1.095 ; clock_module:inst4|clock_counter:cc|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.021      ;
; -1.095 ; clock_module:inst4|clock_counter:cc|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.021      ;
; -1.095 ; clock_module:inst4|clock_counter:cc|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.021      ;
; -1.095 ; clock_module:inst4|clock_counter:cc|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.021      ;
; -1.095 ; clock_module:inst4|clock_counter:cc|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.021      ;
; -1.095 ; clock_module:inst4|clock_counter:cc|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.021      ;
; -1.095 ; clock_module:inst4|clock_counter:cc|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.021      ;
; -1.092 ; clock_module:inst4|clock_counter:cc|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.012      ;
; -1.085 ; clock_module:inst4|clock_counter:cc|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.005      ;
; -1.085 ; clock_module:inst4|clock_counter:cc|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.012      ;
; -1.085 ; clock_module:inst4|clock_counter:cc|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.012      ;
; -1.085 ; clock_module:inst4|clock_counter:cc|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.012      ;
; -1.085 ; clock_module:inst4|clock_counter:cc|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.012      ;
; -1.085 ; clock_module:inst4|clock_counter:cc|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.012      ;
; -1.085 ; clock_module:inst4|clock_counter:cc|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.012      ;
; -1.085 ; clock_module:inst4|clock_counter:cc|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.012      ;
; -1.085 ; clock_module:inst4|clock_counter:cc|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.012      ;
; -1.082 ; clock_module:inst4|clock_counter:cc|main_counter[2] ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.008      ;
; -1.082 ; clock_module:inst4|clock_counter:cc|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.009      ;
; -1.082 ; clock_module:inst4|clock_counter:cc|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.009      ;
; -1.082 ; clock_module:inst4|clock_counter:cc|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.009      ;
; -1.082 ; clock_module:inst4|clock_counter:cc|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.009      ;
; -1.082 ; clock_module:inst4|clock_counter:cc|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.009      ;
; -1.082 ; clock_module:inst4|clock_counter:cc|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.009      ;
; -1.082 ; clock_module:inst4|clock_counter:cc|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.009      ;
; -1.082 ; clock_module:inst4|clock_counter:cc|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.009      ;
; -1.081 ; clock_module:inst4|clock_counter:cc|main_counter[4] ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.008      ;
; -1.078 ; clock_module:inst4|clock_counter:cc|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.005      ;
; -1.078 ; clock_module:inst4|clock_counter:cc|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.005      ;
+--------+-----------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_module:inst4|clock_counter:cc|CLOCK_2'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.421 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.311     ; 2.109      ;
; -1.325 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.311     ; 2.013      ;
; -1.324 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.311     ; 2.012      ;
; -1.318 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 2.245      ;
; -1.305 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.311     ; 1.993      ;
; -1.284 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.311     ; 1.972      ;
; -1.208 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.311     ; 1.896      ;
; -1.205 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.543     ; 1.661      ;
; -1.188 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.311     ; 1.876      ;
; -1.181 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 2.108      ;
; -1.168 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.311     ; 1.856      ;
; -1.118 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.311     ; 1.806      ;
; -1.111 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 2.038      ;
; -1.095 ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.311     ; 1.783      ;
; -1.088 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 2.015      ;
; -1.061 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.159      ; 2.219      ;
; -1.058 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.298      ; 2.355      ;
; -0.965 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.159      ; 2.123      ;
; -0.951 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.057      ; 2.007      ;
; -0.949 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 1.876      ;
; -0.946 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 1.902      ;
; -0.945 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.159      ; 2.103      ;
; -0.915 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 1.871      ;
; -0.875 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.057      ; 1.931      ;
; -0.852 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 1.779      ;
; -0.836 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.073     ; 1.762      ;
; -0.830 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 1.786      ;
; -0.828 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.298      ; 2.125      ;
; -0.689 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.298      ; 1.986      ;
; -0.642 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 1.569      ;
; -0.517 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 1.444      ;
; -0.499 ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 1.426      ;
; -0.413 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 1.340      ;
; -0.404 ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 1.360      ;
; -0.399 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 1.355      ;
; -0.386 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 1.342      ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.060 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]              ; SW[0]        ; SW[0]       ; 1.000        ; -0.111     ; 1.838      ;
; -0.901 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]              ; SW[0]        ; SW[0]       ; 1.000        ; -0.110     ; 1.680      ;
; -0.554 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 1.000        ; -0.072     ; 1.481      ;
; -0.465 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; SW[0]        ; SW[0]       ; 1.000        ; -0.072     ; 1.392      ;
; -0.465 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; SW[0]        ; SW[0]       ; 1.000        ; -0.070     ; 1.394      ;
; -0.267 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 1.000        ; 0.308      ; 1.574      ;
; -0.146 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 1.000        ; -0.085     ; 1.060      ;
; 0.173  ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 1.000        ; -0.072     ; 0.754      ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.364 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.497 ; clock_module:inst4|clock_counter:cc|main_counter[13] ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.136      ;
; 0.508 ; clock_module:inst4|clock_counter:cc|main_counter[13] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.147      ;
; 0.583 ; clock_module:inst4|clock_counter:cc|main_counter[14] ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.842      ;
; 0.584 ; clock_module:inst4|clock_counter:cc|main_counter[16] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.843      ;
; 0.585 ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.588 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; clock_module:inst4|clock_counter:cc|main_counter[15] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.847      ;
; 0.589 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; clock_module:inst4|clock_counter:cc|main_counter[12] ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.228      ;
; 0.590 ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.836      ;
; 0.592 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.836      ;
; 0.593 ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.836      ;
; 0.598 ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; clock_module:inst4|clock_counter:cc|main_counter[12] ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clock_module:inst4|clock_counter:cc|main_counter[12] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.239      ;
; 0.602 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; clock_module:inst4|clock_counter:cc|main_counter[13] ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.849      ;
; 0.606 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.246      ;
; 0.607 ; clock_module:inst4|clock_counter:cc|main_counter[13] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.246      ;
; 0.617 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.861      ;
; 0.618 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.257      ;
; 0.621 ; clock_module:inst4|clock_counter:cc|main_out         ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.865      ;
; 0.699 ; clock_module:inst4|clock_counter:cc|main_counter[12] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.338      ;
; 0.703 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.342      ;
; 0.714 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.353      ;
; 0.717 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.356      ;
; 0.717 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.356      ;
; 0.728 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.367      ;
; 0.771 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.016      ;
; 0.795 ; clock_module:inst4|clock_counter:cc|main_out         ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.039      ;
; 0.813 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.452      ;
; 0.813 ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.452      ;
; 0.823 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.462      ;
; 0.824 ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.463      ;
; 0.827 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.466      ;
; 0.834 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.473      ;
; 0.860 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.105      ;
; 0.869 ; clock_module:inst4|clock_counter:cc|main_counter[14] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.128      ;
; 0.871 ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.115      ;
; 0.872 ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.115      ;
; 0.876 ; clock_module:inst4|clock_counter:cc|main_counter[15] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 1.135      ;
; 0.876 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.120      ;
; 0.877 ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.121      ;
; 0.877 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.121      ;
; 0.878 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.122      ;
; 0.878 ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.880 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.124      ;
; 0.880 ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.124      ;
; 0.881 ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.124      ;
; 0.884 ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.885 ; clock_module:inst4|clock_counter:cc|main_counter[12] ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.129      ;
; 0.887 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.887 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; clock_module:inst4|clock_counter:cc|main_out         ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
; 0.890 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.135      ;
; 0.892 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.894 ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.137      ;
; 0.899 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.143      ;
; 0.900 ; clock_module:inst4|clock_counter:cc|main_out         ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.144      ;
; 0.901 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.145      ;
; 0.902 ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.146      ;
; 0.902 ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.146      ;
; 0.903 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.147      ;
; 0.918 ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.557      ;
; 0.923 ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.468      ; 1.562      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_module:inst4|clock_counter:cc|CLOCK_1'                                                                                                                                             ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.398 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.039      ; 0.608      ;
; 0.804 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.448      ; 1.423      ;
; 0.806 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.448      ; 1.425      ;
; 0.820 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.448      ; 1.439      ;
; 0.848 ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.043      ; 1.062      ;
; 0.887 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.073      ; 1.132      ;
; 0.912 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.448      ; 1.531      ;
; 0.926 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.043      ; 1.140      ;
; 1.027 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.448      ; 1.646      ;
; 1.034 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.043      ; 1.248      ;
; 1.169 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.073      ; 1.413      ;
; 1.171 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.073      ; 1.415      ;
; 1.207 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.043      ; 1.421      ;
; 1.297 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.073      ; 1.541      ;
; 1.322 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.043      ; 1.536      ;
; 1.337 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.043      ; 1.551      ;
; 1.392 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.073      ; 1.636      ;
; 1.421 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.161     ; 1.431      ;
; 1.429 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.043      ; 1.643      ;
; 1.435 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.043      ; 1.649      ;
; 1.516 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.161     ; 1.526      ;
; 1.521 ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.161     ; 1.531      ;
; 1.534 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.161     ; 1.544      ;
; 1.544 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.043      ; 1.758      ;
; 1.629 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.161     ; 1.639      ;
; 1.643 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.161     ; 1.653      ;
; 1.738 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.161     ; 1.748      ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.407 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.072      ; 0.650      ;
; 0.497 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.463      ; 1.131      ;
; 0.600 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.085      ; 0.856      ;
; 0.896 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.072      ; 1.139      ;
; 0.951 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; SW[0]        ; SW[0]       ; 0.000        ; 0.070      ; 1.192      ;
; 0.954 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; SW[0]        ; SW[0]       ; 0.000        ; 0.072      ; 1.197      ;
; 1.401 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.011      ; 1.513      ;
; 1.532 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.014      ; 1.647      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_module:inst4|clock_counter:cc|CLOCK_2'                                                                                                                                             ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.885 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.128      ;
; 0.921 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 1.135      ;
; 0.926 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 1.140      ;
; 0.927 ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 1.141      ;
; 0.938 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.543      ; 1.652      ;
; 0.982 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.543      ; 1.696      ;
; 0.998 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.241      ;
; 1.001 ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.244      ;
; 1.055 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.311      ; 1.537      ;
; 1.063 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.311      ; 1.545      ;
; 1.185 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.428      ;
; 1.201 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.543      ; 1.915      ;
; 1.209 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.314      ; 1.694      ;
; 1.221 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 1.435      ;
; 1.224 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.467      ;
; 1.278 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.314      ; 1.763      ;
; 1.300 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.057     ; 1.414      ;
; 1.301 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.544      ;
; 1.303 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.546      ;
; 1.314 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.057     ; 1.428      ;
; 1.319 ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.057     ; 1.433      ;
; 1.323 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 1.537      ;
; 1.331 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 1.545      ;
; 1.336 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.073      ; 1.580      ;
; 1.388 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.314      ; 1.873      ;
; 1.392 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.635      ;
; 1.406 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.649      ;
; 1.411 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.057     ; 1.525      ;
; 1.425 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.057     ; 1.539      ;
; 1.430 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.057     ; 1.544      ;
; 1.521 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.057     ; 1.635      ;
; 1.522 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.765      ;
; 1.535 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.057     ; 1.649      ;
; 1.541 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.057     ; 1.655      ;
; 1.583 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.298     ; 1.456      ;
; 1.651 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.057     ; 1.765      ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                   ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; clock_module:inst4|clock_counter:cc|CLOCK_1 ; -0.609 ; -1.735        ;
; clock_module:inst4|clock_counter:cc|CLOCK_2 ; -0.549 ; -2.290        ;
; CLOCK_50                                    ; -0.341 ; -4.098        ;
; SW[0]                                       ; -0.096 ; -0.101        ;
+---------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                   ;
+---------------------------------------------+-------+---------------+
; Clock                                       ; Slack ; End Point TNS ;
+---------------------------------------------+-------+---------------+
; CLOCK_50                                    ; 0.188 ; 0.000         ;
; SW[0]                                       ; 0.204 ; 0.000         ;
; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.208 ; 0.000         ;
; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.263 ; 0.000         ;
+---------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                     ;
+---------------------------------------------+--------+---------------+
; Clock                                       ; Slack  ; End Point TNS ;
+---------------------------------------------+--------+---------------+
; CLOCK_50                                    ; -3.000 ; -49.532       ;
; SW[0]                                       ; -3.000 ; -10.734       ;
; clock_module:inst4|clock_counter:cc|CLOCK_2 ; -1.000 ; -8.000        ;
; clock_module:inst4|clock_counter:cc|CLOCK_1 ; -1.000 ; -7.000        ;
+---------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_module:inst4|clock_counter:cc|CLOCK_1'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.609 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.412     ; 1.184      ;
; -0.492 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.412     ; 1.067      ;
; -0.486 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.412     ; 1.061      ;
; -0.475 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.412     ; 1.050      ;
; -0.473 ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.412     ; 1.048      ;
; -0.396 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.412     ; 0.971      ;
; -0.369 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.412     ; 0.944      ;
; -0.228 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.024     ; 1.191      ;
; -0.158 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.024     ; 1.121      ;
; -0.119 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.041     ; 1.065      ;
; -0.105 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.024     ; 1.068      ;
; -0.094 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.024     ; 1.057      ;
; -0.046 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.041     ; 0.992      ;
; -0.043 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.024     ; 1.006      ;
; -0.036 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.041     ; 0.982      ;
; -0.035 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.024     ; 0.998      ;
; 0.118  ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.041     ; 0.828      ;
; 0.167  ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.252      ; 1.072      ;
; 0.187  ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.024     ; 0.776      ;
; 0.236  ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.041     ; 0.710      ;
; 0.237  ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.252      ; 1.002      ;
; 0.240  ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.252      ; 0.999      ;
; 0.253  ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.041     ; 0.693      ;
; 0.262  ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.024     ; 0.701      ;
; 0.320  ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.252      ; 0.919      ;
; 0.361  ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.024     ; 0.602      ;
; 0.413  ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.252      ; 0.826      ;
; 0.606  ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.022     ; 0.359      ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_module:inst4|clock_counter:cc|CLOCK_2'                                                                                                                                             ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.549 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.391     ; 1.145      ;
; -0.480 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.391     ; 1.076      ;
; -0.475 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.391     ; 1.071      ;
; -0.468 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.391     ; 1.064      ;
; -0.458 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.391     ; 1.054      ;
; -0.399 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.391     ; 0.995      ;
; -0.394 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.391     ; 0.990      ;
; -0.389 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.391     ; 0.985      ;
; -0.361 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.499     ; 0.849      ;
; -0.350 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.391     ; 0.946      ;
; -0.320 ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.391     ; 0.916      ;
; -0.249 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 1.194      ;
; -0.168 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 1.113      ;
; -0.157 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.071      ; 1.215      ;
; -0.124 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 1.069      ;
; -0.114 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 1.059      ;
; -0.088 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.071      ; 1.146      ;
; -0.083 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.071      ; 1.141      ;
; -0.062 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 1.007      ;
; -0.044 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.023     ; 1.008      ;
; -0.025 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.023     ; 0.989      ;
; 0.029  ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 0.916      ;
; 0.040  ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.037     ; 0.910      ;
; 0.044  ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.023     ; 0.920      ;
; 0.085  ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.362      ; 1.264      ;
; 0.159  ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 0.786      ;
; 0.180  ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.250      ; 1.057      ;
; 0.193  ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 0.752      ;
; 0.200  ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 0.745      ;
; 0.220  ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.362      ; 1.129      ;
; 0.231  ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.250      ; 1.006      ;
; 0.237  ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 0.708      ;
; 0.244  ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.023     ; 0.720      ;
; 0.244  ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.023     ; 0.720      ;
; 0.259  ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.023     ; 0.705      ;
; 0.272  ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.362      ; 1.077      ;
+--------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.341 ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.287      ;
; -0.279 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.225      ;
; -0.258 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.203      ;
; -0.247 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.186      ;
; -0.246 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.185      ;
; -0.240 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.186      ;
; -0.236 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.175      ;
; -0.230 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.175      ;
; -0.224 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.169      ;
; -0.224 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.163      ;
; -0.202 ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.148      ;
; -0.190 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.135      ;
; -0.190 ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.136      ;
; -0.189 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.135      ;
; -0.186 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.125      ;
; -0.181 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.126      ;
; -0.166 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.111      ;
; -0.165 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.305      ;
; -0.162 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.107      ;
; -0.159 ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.104      ;
; -0.156 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.101      ;
; -0.151 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.096      ;
; -0.142 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.087      ;
; -0.142 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.087      ;
; -0.142 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.087      ;
; -0.142 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.087      ;
; -0.142 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.087      ;
; -0.142 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.087      ;
; -0.142 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.087      ;
; -0.142 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.087      ;
; -0.136 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.081      ;
; -0.136 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.081      ;
; -0.136 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.081      ;
; -0.136 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.081      ;
; -0.136 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.081      ;
; -0.136 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.081      ;
; -0.136 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.081      ;
; -0.136 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.081      ;
; -0.131 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.271      ;
; -0.122 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.067      ;
; -0.122 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.067      ;
; -0.122 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.067      ;
; -0.122 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.067      ;
; -0.122 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.067      ;
; -0.122 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.067      ;
; -0.122 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.067      ;
; -0.122 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.067      ;
; -0.122 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.067      ;
; -0.118 ; clock_module:inst4|clock_counter:cc|main_counter[14] ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.244     ; 0.861      ;
; -0.115 ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.060      ;
; -0.113 ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.059      ;
; -0.113 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.058      ;
; -0.107 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.052      ;
; -0.107 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.052      ;
; -0.107 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.052      ;
; -0.107 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.052      ;
; -0.107 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.052      ;
; -0.107 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.052      ;
; -0.107 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.052      ;
; -0.107 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.052      ;
; -0.107 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.247      ;
; -0.103 ; clock_module:inst4|clock_counter:cc|main_out         ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.048      ;
; -0.103 ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.042      ;
; -0.103 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.243      ;
; -0.101 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.046      ;
; -0.101 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.046      ;
; -0.101 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.046      ;
; -0.101 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.046      ;
; -0.101 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.046      ;
; -0.101 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.046      ;
; -0.101 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.046      ;
; -0.101 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.046      ;
; -0.099 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.044      ;
; -0.099 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.044      ;
; -0.099 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.044      ;
; -0.099 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.044      ;
; -0.099 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.044      ;
; -0.099 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.044      ;
; -0.099 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.044      ;
; -0.099 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.044      ;
; -0.098 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.043      ;
; -0.097 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.237      ;
; -0.095 ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.040      ;
; -0.094 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.039      ;
; -0.092 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.153      ; 1.232      ;
; -0.092 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.037      ;
; -0.092 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.037      ;
; -0.092 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.037      ;
; -0.092 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.037      ;
; -0.092 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.037      ;
; -0.092 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.037      ;
; -0.092 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.037      ;
; -0.092 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.037      ;
; -0.091 ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.036      ;
; -0.091 ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.036      ;
; -0.088 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.033      ;
; -0.086 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.032      ;
; -0.086 ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; clock_module:inst4|clock_counter:cc|CLOCK_1          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.025      ;
; -0.084 ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.029      ;
; -0.083 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.028      ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[0]'                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.096 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]              ; SW[0]        ; SW[0]       ; 1.000        ; -0.066     ; 0.970      ;
; -0.005 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]              ; SW[0]        ; SW[0]       ; 1.000        ; -0.065     ; 0.880      ;
; 0.182  ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 1.000        ; -0.041     ; 0.764      ;
; 0.200  ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; SW[0]        ; SW[0]       ; 1.000        ; -0.041     ; 0.746      ;
; 0.223  ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; SW[0]        ; SW[0]       ; 1.000        ; -0.040     ; 0.724      ;
; 0.305  ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 1.000        ; 0.153      ; 0.835      ;
; 0.372  ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 1.000        ; -0.049     ; 0.566      ;
; 0.556  ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 1.000        ; -0.041     ; 0.390      ;
+--------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.257 ; clock_module:inst4|clock_counter:cc|main_counter[13] ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.586      ;
; 0.260 ; clock_module:inst4|clock_counter:cc|main_counter[13] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.589      ;
; 0.290 ; clock_module:inst4|clock_counter:cc|main_counter[16] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.424      ;
; 0.291 ; clock_module:inst4|clock_counter:cc|main_counter[14] ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.425      ;
; 0.292 ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; clock_module:inst4|clock_counter:cc|main_counter[15] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.427      ;
; 0.294 ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.421      ;
; 0.299 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_module:inst4|clock_counter:cc|main_counter[12] ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; clock_module:inst4|clock_counter:cc|main_counter[13] ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.305 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.431      ;
; 0.308 ; clock_module:inst4|clock_counter:cc|main_counter[12] ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.637      ;
; 0.308 ; clock_module:inst4|clock_counter:cc|main_out         ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.434      ;
; 0.311 ; clock_module:inst4|clock_counter:cc|main_counter[12] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.640      ;
; 0.323 ; clock_module:inst4|clock_counter:cc|main_counter[13] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.652      ;
; 0.323 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.652      ;
; 0.326 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.655      ;
; 0.374 ; clock_module:inst4|clock_counter:cc|main_counter[12] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.703      ;
; 0.375 ; clock_module:inst4|clock_counter:cc|main_counter[0]  ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.501      ;
; 0.375 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.704      ;
; 0.378 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.707      ;
; 0.388 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.717      ;
; 0.389 ; clock_module:inst4|clock_counter:cc|main_out         ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.515      ;
; 0.389 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.718      ;
; 0.391 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.720      ;
; 0.415 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.542      ;
; 0.440 ; clock_module:inst4|clock_counter:cc|main_counter[14] ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.574      ;
; 0.441 ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.770      ;
; 0.441 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.770      ;
; 0.443 ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.569      ;
; 0.443 ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.569      ;
; 0.443 ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.569      ;
; 0.444 ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.773      ;
; 0.448 ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clock_module:inst4|clock_counter:cc|main_counter[12] ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clock_module:inst4|clock_counter:cc|main_counter[10] ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; clock_module:inst4|clock_counter:cc|main_counter[15] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.585      ;
; 0.452 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; clock_module:inst4|clock_counter:cc|clk2_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; clock_module:inst4|clock_counter:cc|clk1_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; clock_module:inst4|clock_counter:cc|clk1_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_counter[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.782      ;
; 0.454 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.783      ;
; 0.455 ; clock_module:inst4|clock_counter:cc|clk2_counter[0]  ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_module:inst4|clock_counter:cc|clk1_counter[0]  ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_module:inst4|clock_counter:cc|clk2_counter[2]  ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_module:inst4|clock_counter:cc|clk2_counter[4]  ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_module:inst4|clock_counter:cc|clk1_counter[4]  ; clock_module:inst4|clock_counter:cc|clk1_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_counter[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 0.785      ;
; 0.458 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_counter[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; clock_module:inst4|clock_counter:cc|main_counter[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; clock_module:inst4|clock_counter:cc|main_counter[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; clock_module:inst4|clock_counter:cc|clk2_counter[6]  ; clock_module:inst4|clock_counter:cc|clk2_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.460 ; clock_module:inst4|clock_counter:cc|main_out         ; clock_module:inst4|clock_counter:cc|clk1_counter[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; clock_module:inst4|clock_counter:cc|main_counter[1]  ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; clock_module:inst4|clock_counter:cc|main_counter[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; clock_module:inst4|clock_counter:cc|main_counter[3]  ; clock_module:inst4|clock_counter:cc|main_counter[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_counter[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; clock_module:inst4|clock_counter:cc|main_counter[11] ; clock_module:inst4|clock_counter:cc|main_counter[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; clock_module:inst4|clock_counter:cc|main_out         ; clock_module:inst4|clock_counter:cc|clk1_counter[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.589      ;
; 0.478 ; clock_module:inst4|clock_counter:cc|main_counter[9]  ; clock_module:inst4|clock_counter:cc|main_out         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.605      ;
; 0.503 ; clock_module:inst4|clock_counter:cc|main_counter[14] ; clock_module:inst4|clock_counter:cc|main_counter[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.637      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[0]'                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.204 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.041      ; 0.329      ;
; 0.250 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.242      ; 0.576      ;
; 0.300 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.049      ; 0.433      ;
; 0.465 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[1]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.041      ; 0.590      ;
; 0.492 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; SW[0]        ; SW[0]       ; 0.000        ; 0.040      ; 0.616      ;
; 0.493 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; SW[0]        ; SW[0]       ; 0.000        ; 0.041      ; 0.618      ;
; 0.704 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst7|cntr_7ki:auto_generated|counter_reg_bit[0]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.003      ; 0.765      ;
; 0.782 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]~_Duplicate_1 ; lpm_counter:inst6|cntr_kdi:auto_generated|counter_reg_bit[0]              ; SW[0]        ; SW[0]       ; 0.000        ; 0.005      ; 0.845      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_module:inst4|clock_counter:cc|CLOCK_1'                                                                                                                                             ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.208 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.022      ; 0.314      ;
; 0.212 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.412      ; 0.708      ;
; 0.230 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.412      ; 0.726      ;
; 0.238 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.412      ; 0.734      ;
; 0.292 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.412      ; 0.788      ;
; 0.359 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.412      ; 0.855      ;
; 0.420 ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.024      ; 0.528      ;
; 0.446 ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.041      ; 0.571      ;
; 0.446 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.041      ; 0.571      ;
; 0.468 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.024      ; 0.576      ;
; 0.524 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.024      ; 0.632      ;
; 0.580 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.041      ; 0.705      ;
; 0.597 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.041      ; 0.722      ;
; 0.617 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.024      ; 0.725      ;
; 0.670 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.041      ; 0.795      ;
; 0.683 ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.024      ; 0.791      ;
; 0.684 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.024      ; 0.792      ;
; 0.726 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.041      ; 0.851      ;
; 0.737 ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.024      ; 0.845      ;
; 0.737 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.024      ; 0.845      ;
; 0.804 ; clock_module:inst4|clk1_counter[0] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.024      ; 0.912      ;
; 0.900 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.252     ; 0.732      ;
; 0.942 ; clock_module:inst4|clk1_counter[5] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.252     ; 0.774      ;
; 0.953 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.252     ; 0.785      ;
; 0.956 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.252     ; 0.788      ;
; 1.009 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.252     ; 0.841      ;
; 1.020 ; clock_module:inst4|clk1_counter[2] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.252     ; 0.852      ;
; 1.076 ; clock_module:inst4|clk1_counter[1] ; clock_module:inst4|clk1_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.252     ; 0.908      ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_module:inst4|clock_counter:cc|CLOCK_2'                                                                                                                                             ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.263 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.499      ; 0.846      ;
; 0.271 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.499      ; 0.854      ;
; 0.305 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.391      ; 0.780      ;
; 0.315 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.391      ; 0.790      ;
; 0.393 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.499      ; 0.976      ;
; 0.446 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.572      ;
; 0.468 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.023      ; 0.575      ;
; 0.472 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.023      ; 0.579      ;
; 0.473 ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.023      ; 0.580      ;
; 0.500 ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.626      ;
; 0.502 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.628      ;
; 0.605 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.731      ;
; 0.611 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.737      ;
; 0.623 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.149      ; 0.856      ;
; 0.628 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.023      ; 0.735      ;
; 0.661 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.787      ;
; 0.662 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.037      ; 0.783      ;
; 0.669 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.795      ;
; 0.684 ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.023      ; 0.791      ;
; 0.688 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.149      ; 0.921      ;
; 0.694 ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.023      ; 0.801      ;
; 0.714 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.840      ;
; 0.727 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.853      ;
; 0.754 ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.149      ; 0.987      ;
; 0.791 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.917      ;
; 0.886 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.250     ; 0.720      ;
; 0.898 ; clock_module:inst4|clk2_counter[6] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.250     ; 0.732      ;
; 0.899 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.250     ; 0.733      ;
; 0.951 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.250     ; 0.785      ;
; 0.963 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[4] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.250     ; 0.797      ;
; 0.964 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.250     ; 0.798      ;
; 1.003 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[1] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.362     ; 0.725      ;
; 1.017 ; clock_module:inst4|clk2_counter[3] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.250     ; 0.851      ;
; 1.028 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[5] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.250     ; 0.862      ;
; 1.030 ; clock_module:inst4|clk2_counter[2] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.250     ; 0.864      ;
; 1.094 ; clock_module:inst4|clk2_counter[0] ; clock_module:inst4|clk2_counter[7] ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.250     ; 0.928      ;
+-------+------------------------------------+------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+----------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                        ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                             ; -2.076  ; 0.188 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                                    ; -1.710  ; 0.188 ; N/A      ; N/A     ; -3.000              ;
;  SW[0]                                       ; -1.266  ; 0.204 ; N/A      ; N/A     ; -3.000              ;
;  clock_module:inst4|clock_counter:cc|CLOCK_1 ; -2.076  ; 0.208 ; N/A      ; N/A     ; -1.285              ;
;  clock_module:inst4|clock_counter:cc|CLOCK_2 ; -1.810  ; 0.263 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                              ; -71.071 ; 0.0   ; 0.0      ; 0.0     ; -79.245             ;
;  CLOCK_50                                    ; -45.748 ; 0.000 ; N/A      ; N/A     ; -49.532             ;
;  SW[0]                                       ; -4.748  ; 0.000 ; N/A      ; N/A     ; -10.734             ;
;  clock_module:inst4|clock_counter:cc|CLOCK_1 ; -8.982  ; 0.000 ; N/A      ; N/A     ; -8.995              ;
;  clock_module:inst4|clock_counter:cc|CLOCK_2 ; -11.593 ; 0.000 ; N/A      ; N/A     ; -10.280             ;
+----------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                    ; CLOCK_50                                    ; 402      ; 0        ; 0        ; 0        ;
; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 28       ; 0        ; 0        ; 0        ;
; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 36       ; 0        ; 0        ; 0        ;
; SW[0]                                       ; SW[0]                                       ; 8        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; From Clock                                  ; To Clock                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                    ; CLOCK_50                                    ; 402      ; 0        ; 0        ; 0        ;
; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; 28       ; 0        ; 0        ; 0        ;
; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; 36       ; 0        ; 0        ; 0        ;
; SW[0]                                       ; SW[0]                                       ; 8        ; 0        ; 0        ; 0        ;
+---------------------------------------------+---------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                           ;
+---------------------------------------------+---------------------------------------------+------+-------------+
; Target                                      ; Clock                                       ; Type ; Status      ;
+---------------------------------------------+---------------------------------------------+------+-------------+
; CLOCK_50                                    ; CLOCK_50                                    ; Base ; Constrained ;
; SW[0]                                       ; SW[0]                                       ; Base ; Constrained ;
; clock_module:inst4|clock_counter:cc|CLOCK_1 ; clock_module:inst4|clock_counter:cc|CLOCK_1 ; Base ; Constrained ;
; clock_module:inst4|clock_counter:cc|CLOCK_2 ; clock_module:inst4|clock_counter:cc|CLOCK_2 ; Base ; Constrained ;
+---------------------------------------------+---------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 14 16:22:23 2019
Info: Command: quartus_sta Lab7 -c Lab7
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Lab7.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SW[0] SW[0]
    Info (332105): create_clock -period 1.000 -name clock_module:inst4|clock_counter:cc|CLOCK_1 clock_module:inst4|clock_counter:cc|CLOCK_1
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name clock_module:inst4|clock_counter:cc|CLOCK_2 clock_module:inst4|clock_counter:cc|CLOCK_2
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst4|clk1~0  from: dataa  to: combout
    Info (332098): Cell: inst4|clk2~0  from: datab  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.076
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.076              -8.982 clock_module:inst4|clock_counter:cc|CLOCK_1 
    Info (332119):    -1.810             -11.593 clock_module:inst4|clock_counter:cc|CLOCK_2 
    Info (332119):    -1.710             -45.748 CLOCK_50 
    Info (332119):    -1.266              -4.748 SW[0] 
Info (332146): Worst-case hold slack is 0.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.407               0.000 CLOCK_50 
    Info (332119):     0.445               0.000 clock_module:inst4|clock_counter:cc|CLOCK_1 
    Info (332119):     0.451               0.000 SW[0] 
    Info (332119):     0.967               0.000 clock_module:inst4|clock_counter:cc|CLOCK_2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -49.260 CLOCK_50 
    Info (332119):    -3.000             -10.710 SW[0] 
    Info (332119):    -1.285             -10.280 clock_module:inst4|clock_counter:cc|CLOCK_2 
    Info (332119):    -1.285              -8.995 clock_module:inst4|clock_counter:cc|CLOCK_1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst4|clk1~0  from: dataa  to: combout
    Info (332098): Cell: inst4|clk2~0  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.676
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.676              -7.209 clock_module:inst4|clock_counter:cc|CLOCK_1 
    Info (332119):    -1.442             -38.150 CLOCK_50 
    Info (332119):    -1.421              -9.253 clock_module:inst4|clock_counter:cc|CLOCK_2 
    Info (332119):    -1.060              -3.712 SW[0] 
Info (332146): Worst-case hold slack is 0.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.364               0.000 CLOCK_50 
    Info (332119):     0.398               0.000 clock_module:inst4|clock_counter:cc|CLOCK_1 
    Info (332119):     0.407               0.000 SW[0] 
    Info (332119):     0.885               0.000 clock_module:inst4|clock_counter:cc|CLOCK_2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -49.260 CLOCK_50 
    Info (332119):    -3.000             -10.710 SW[0] 
    Info (332119):    -1.285             -10.280 clock_module:inst4|clock_counter:cc|CLOCK_2 
    Info (332119):    -1.285              -8.995 clock_module:inst4|clock_counter:cc|CLOCK_1 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst4|clk1~0  from: dataa  to: combout
    Info (332098): Cell: inst4|clk2~0  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.609
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.609              -1.735 clock_module:inst4|clock_counter:cc|CLOCK_1 
    Info (332119):    -0.549              -2.290 clock_module:inst4|clock_counter:cc|CLOCK_2 
    Info (332119):    -0.341              -4.098 CLOCK_50 
    Info (332119):    -0.096              -0.101 SW[0] 
Info (332146): Worst-case hold slack is 0.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.188               0.000 CLOCK_50 
    Info (332119):     0.204               0.000 SW[0] 
    Info (332119):     0.208               0.000 clock_module:inst4|clock_counter:cc|CLOCK_1 
    Info (332119):     0.263               0.000 clock_module:inst4|clock_counter:cc|CLOCK_2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -49.532 CLOCK_50 
    Info (332119):    -3.000             -10.734 SW[0] 
    Info (332119):    -1.000              -8.000 clock_module:inst4|clock_counter:cc|CLOCK_2 
    Info (332119):    -1.000              -7.000 clock_module:inst4|clock_counter:cc|CLOCK_1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 731 megabytes
    Info: Processing ended: Thu Nov 14 16:22:47 2019
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:04


