TimeQuest Timing Analyzer report for DE0_myfirstfpga
Thu Sep 01 11:37:52 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Recovery: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Removal: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 34. Slow 1200mV 0C Model Recovery: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Removal: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Setup: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 48. Fast 1200mV 0C Model Recovery: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Removal: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; DE0_myfirstfpga                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------+
; SDC File List                                               ;
+-------------------------+--------+--------------------------+
; SDC File Path           ; Status ; Read at                  ;
+-------------------------+--------+--------------------------+
; DE0_myfirstfpga.out.sdc ; OK     ; Thu Sep 01 11:37:50 2016 ;
+-------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------------+---------------------------------------------------------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 312.500 ; 3.2 MHz   ; 0.000 ; 156.250 ; 50.00      ; 125       ; 8           ;       ;        ;           ;            ; false    ; clk_50MHz ; adc_pll_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] }  ;
; clk_50MHz                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                             ; { clk_50MHz }                                                 ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 200.000 ; 5.0 MHz   ; 0.000 ; 100.000 ; 50.00      ; 10        ; 1           ;       ;        ;           ;            ; false    ; clk_50MHz ; comm_pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 500.000 ; 2.0 MHz   ; 0.000 ; 250.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_50MHz ; comm_pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+-----------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 81.57 MHz  ; 81.57 MHz       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 138.01 MHz ; 138.01 MHz      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 187.62 MHz ; 187.62 MHz      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 86.400  ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 95.436  ; 0.000         ;
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 153.585 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.356 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.357 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                             ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 153.977 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.783 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; clk_50MHz                                                 ; 9.747   ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 99.738  ; 0.000         ;
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 156.002 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 249.747 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 86.400 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.462     ; 13.133     ;
; 86.484 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.459     ; 13.052     ;
; 86.490 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.459     ; 13.046     ;
; 86.520 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.462     ; 13.013     ;
; 86.574 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.456     ; 12.965     ;
; 86.610 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.459     ; 12.926     ;
; 86.618 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.430     ; 12.947     ;
; 86.661 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.449     ; 12.885     ;
; 86.666 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.430     ; 12.899     ;
; 86.669 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.433     ; 12.893     ;
; 86.671 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.458     ; 12.866     ;
; 86.721 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.455     ; 12.819     ;
; 86.745 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.446     ; 12.804     ;
; 86.755 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.455     ; 12.785     ;
; 86.759 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.431     ; 12.805     ;
; 86.781 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.449     ; 12.765     ;
; 86.784 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.434     ; 12.777     ;
; 86.791 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.458     ; 12.746     ;
; 86.794 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.449     ; 12.752     ;
; 86.799 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.461     ; 12.735     ;
; 86.805 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.452     ; 12.738     ;
; 86.807 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.459     ; 12.729     ;
; 86.841 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.455     ; 12.699     ;
; 86.875 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.452     ; 12.668     ;
; 86.883 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.429     ; 12.683     ;
; 86.883 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.458     ; 12.654     ;
; 86.884 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.446     ; 12.665     ;
; 86.887 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.449     ; 12.659     ;
; 86.891 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.456     ; 12.648     ;
; 86.919 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.461     ; 12.615     ;
; 86.927 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.459     ; 12.609     ;
; 86.939 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.439     ; 12.617     ;
; 86.949 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.430     ; 12.616     ;
; 86.959 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.449     ; 12.587     ;
; 86.975 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.426     ; 12.594     ;
; 86.977 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.446     ; 12.572     ;
; 86.987 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.439     ; 12.569     ;
; 86.990 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.442     ; 12.563     ;
; 86.995 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.452     ; 12.548     ;
; 86.997 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.430     ; 12.568     ;
; 87.000 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.449     ; 12.546     ;
; 87.000 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.433     ; 12.562     ;
; 87.023 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.426     ; 12.546     ;
; 87.026 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.429     ; 12.540     ;
; 87.039 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.437     ; 12.519     ;
; 87.048 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.460     ; 12.487     ;
; 87.048 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.429     ; 12.518     ;
; 87.055 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.436     ; 12.504     ;
; 87.058 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.435     ; 12.502     ;
; 87.065 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.445     ; 12.485     ;
; 87.071 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.460     ; 12.464     ;
; 87.080 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.440     ; 12.475     ;
; 87.087 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.437     ; 12.471     ;
; 87.088 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.150     ; 12.757     ;
; 87.090 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.440     ; 12.465     ;
; 87.090 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.431     ; 12.474     ;
; 87.090 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.446     ; 12.459     ;
; 87.096 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.429     ; 12.470     ;
; 87.099 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.432     ; 12.464     ;
; 87.105 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.443     ; 12.447     ;
; 87.105 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 12.468     ;
; 87.106 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.435     ; 12.454     ;
; 87.109 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.438     ; 12.448     ;
; 87.111 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.439     ; 12.445     ;
; 87.115 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.434     ; 12.446     ;
; 87.115 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.442     ; 12.438     ;
; 87.116 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.427     ; 12.452     ;
; 87.120 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[9]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.449     ; 12.426     ;
; 87.128 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.449     ; 12.418     ;
; 87.132 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.457     ; 12.406     ;
; 87.141 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.430     ; 12.424     ;
; 87.142 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[8]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.449     ; 12.404     ;
; 87.148 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.436     ; 12.411     ;
; 87.150 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.428     ; 12.417     ;
; 87.153 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.422     ; 12.420     ;
; 87.155 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.457     ; 12.383     ;
; 87.156 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.425     ; 12.414     ;
; 87.158 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.445     ; 12.392     ;
; 87.159 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.439     ; 12.397     ;
; 87.162 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.442     ; 12.391     ;
; 87.163 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[2]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.446     ; 12.386     ;
; 87.168 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.460     ; 12.367     ;
; 87.172 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.147     ; 12.676     ;
; 87.180 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.438     ; 12.377     ;
; 87.186 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.437     ; 12.372     ;
; 87.189 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[7]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.433     ; 12.373     ;
; 87.189 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.430     ; 12.376     ;
; 87.191 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.460     ; 12.344     ;
; 87.193 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[8]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.433     ; 12.369     ;
; 87.193 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.448     ; 12.354     ;
; 87.194 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.461     ; 12.340     ;
; 87.198 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.428     ; 12.369     ;
; 87.199 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.436     ; 12.360     ;
; 87.200 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.424     ; 12.371     ;
; 87.201 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.431     ; 12.363     ;
; 87.201 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.446     ; 12.348     ;
; 87.204 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.438     ; 12.353     ;
; 87.205 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.441     ; 12.349     ;
; 87.208 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.150     ; 12.637     ;
; 87.208 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.442     ; 12.345     ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 95.436 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.745      ;
; 95.635 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.546      ;
; 95.674 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 4.515      ;
; 95.693 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.488      ;
; 95.751 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.430      ;
; 95.764 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.417      ;
; 95.801 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.380      ;
; 95.807 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.374      ;
; 95.822 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.359      ;
; 95.863 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.318      ;
; 95.872 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.309      ;
; 95.882 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.299      ;
; 95.911 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.270      ;
; 95.929 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 4.261      ;
; 95.935 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.246      ;
; 95.952 ; output_to_12bitDAC:DAC1_inst|read_addr[6]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 4.228      ;
; 95.953 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 4.237      ;
; 95.986 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 4.203      ;
; 96.001 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 4.189      ;
; 96.010 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 4.179      ;
; 96.017 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.149      ; 4.160      ;
; 96.030 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.151      ;
; 96.056 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 4.123      ;
; 96.058 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 4.122      ;
; 96.059 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 4.121      ;
; 96.068 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.113      ;
; 96.079 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.149      ; 4.098      ;
; 96.082 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 4.097      ;
; 96.097 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.084      ;
; 96.099 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.082      ;
; 96.109 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.148      ; 4.067      ;
; 96.121 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.060      ;
; 96.138 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.043      ;
; 96.138 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 4.042      ;
; 96.146 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 4.034      ;
; 96.148 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.033      ;
; 96.154 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.027      ;
; 96.155 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.026      ;
; 96.157 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 4.017      ;
; 96.157 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 4.017      ;
; 96.160 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 4.019      ;
; 96.162 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.019      ;
; 96.163 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 4.018      ;
; 96.179 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.149      ; 3.998      ;
; 96.191 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 3.988      ;
; 96.226 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 3.953      ;
; 96.227 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 3.953      ;
; 96.231 ; output_to_12bitDAC:DAC1_inst|read_addr[6]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.149      ; 3.946      ;
; 96.232 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.949      ;
; 96.232 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.149      ; 3.945      ;
; 96.233 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 3.956      ;
; 96.236 ; output_to_12bitDAC:DAC1_inst|read_addr[6]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 3.938      ;
; 96.248 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.156      ; 3.936      ;
; 96.249 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 3.937      ;
; 96.258 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 3.916      ;
; 96.267 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.161      ; 3.922      ;
; 96.267 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.160      ; 3.921      ;
; 96.269 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 3.913      ;
; 96.280 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 3.900      ;
; 96.286 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 3.893      ;
; 96.302 ; output_to_12bitDAC:DAC1_inst|read_addr[2]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.879      ;
; 96.305 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.160      ; 3.883      ;
; 96.326 ; output_to_12bitDAC:DAC1_inst|read_addr[2]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.855      ;
; 96.338 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.149      ; 3.839      ;
; 96.345 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 3.829      ;
; 96.348 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.833      ;
; 96.355 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.826      ;
; 96.381 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.143      ; 3.790      ;
; 96.382 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 3.792      ;
; 96.383 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 3.791      ;
; 96.384 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.148      ; 3.792      ;
; 96.385 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.149      ; 3.792      ;
; 96.394 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.152      ; 3.786      ;
; 96.398 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.154      ; 3.784      ;
; 96.400 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 3.790      ;
; 96.400 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 3.779      ;
; 96.405 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.143      ; 3.766      ;
; 96.407 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.143      ; 3.764      ;
; 96.416 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.153      ; 3.765      ;
; 96.420 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.148      ; 3.756      ;
; 96.423 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 3.751      ;
; 96.451 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.149      ; 3.726      ;
; 96.452 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.148      ; 3.724      ;
; 96.454 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.149      ; 3.723      ;
; 96.456 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.151      ; 3.723      ;
; 96.460 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.148      ; 3.716      ;
; 96.463 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.162      ; 3.727      ;
; 96.467 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 3.707      ;
; 96.475 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.158      ; 3.711      ;
; 96.479 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.148      ; 3.697      ;
; 96.501 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.163      ; 3.690      ;
; 96.509 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.143      ; 3.662      ;
; 96.528 ; output_to_12bitDAC:DAC1_inst|read_addr[6]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.143      ; 3.643      ;
; 96.534 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.178      ; 3.672      ;
; 96.535 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.148      ; 3.641      ;
; 96.536 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.143      ; 3.635      ;
; 96.538 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 3.636      ;
; 96.542 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.179      ; 3.665      ;
; 96.547 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.146      ; 3.627      ;
; 96.553 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.156      ; 3.631      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                    ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 153.585 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.055     ; 2.605      ;
; 153.585 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.055     ; 2.605      ;
; 153.776 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 2.402      ;
; 153.776 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 2.402      ;
; 153.776 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 2.402      ;
; 154.007 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 2.174      ;
; 154.007 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 2.174      ;
; 154.019 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 2.162      ;
; 154.019 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 2.162      ;
; 154.020 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 2.161      ;
; 154.020 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 2.161      ;
; 154.064 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 2.114      ;
; 154.064 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 2.114      ;
; 154.064 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 2.114      ;
; 154.115 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 2.063      ;
; 154.115 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 2.063      ;
; 154.115 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 2.063      ;
; 154.253 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 1.928      ;
; 154.253 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 1.928      ;
; 154.291 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.054     ; 1.900      ;
; 154.345 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 1.836      ;
; 154.345 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 1.836      ;
; 154.358 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 1.823      ;
; 154.358 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 1.823      ;
; 154.373 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 1.808      ;
; 154.373 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 1.808      ;
; 154.435 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.743      ;
; 154.435 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.743      ;
; 154.435 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.743      ;
; 154.591 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 1.590      ;
; 154.591 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 1.590      ;
; 154.615 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.063     ; 1.567      ;
; 154.669 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.063     ; 1.513      ;
; 154.820 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.063     ; 1.362      ;
; 154.881 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 1.300      ;
; 155.058 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.063     ; 1.124      ;
; 155.169 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 1.012      ;
; 155.187 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.063     ; 0.995      ;
; 155.196 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 0.985      ;
; 155.200 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.063     ; 0.982      ;
; 155.246 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.064     ; 0.935      ;
; 155.325 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.063     ; 0.857      ;
; 155.346 ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.066     ; 0.833      ;
; 155.367 ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.066     ; 0.812      ;
; 155.453 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.063     ; 0.729      ;
; 309.488 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 2.951      ;
; 309.488 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 2.951      ;
; 309.488 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 2.951      ;
; 310.514 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.066     ; 1.915      ;
; 310.514 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.066     ; 1.915      ;
; 310.526 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.066     ; 1.903      ;
; 310.526 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.066     ; 1.903      ;
; 310.756 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.063     ; 1.676      ;
; 310.756 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.063     ; 1.676      ;
; 310.803 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.066     ; 1.626      ;
; 310.803 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.066     ; 1.626      ;
; 310.810 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.066     ; 1.619      ;
; 310.810 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.066     ; 1.619      ;
; 310.950 ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.063     ; 1.482      ;
; 311.022 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.063     ; 1.410      ;
; 311.022 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.063     ; 1.410      ;
; 311.250 ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.063     ; 1.182      ;
; 311.285 ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.065     ; 1.145      ;
; 311.295 ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.064     ; 1.136      ;
; 311.395 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.063     ; 1.037      ;
; 311.438 ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.064     ; 0.993      ;
; 311.452 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 0.981      ;
; 311.455 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 0.978      ;
; 311.457 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 0.976      ;
; 311.487 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.066     ; 0.942      ;
; 311.488 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.066     ; 0.941      ;
; 311.489 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.066     ; 0.940      ;
; 311.492 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.066     ; 0.937      ;
; 311.679 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 0.754      ;
; 311.679 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 0.754      ;
; 311.680 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 0.753      ;
; 311.712 ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.064     ; 0.719      ;
; 311.712 ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.064     ; 0.719      ;
; 311.723 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.063     ; 0.709      ;
; 311.772 ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.064     ; 0.659      ;
; 311.772 ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.064     ; 0.659      ;
; 311.774 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 0.659      ;
; 311.774 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 0.659      ;
; 311.774 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 0.659      ;
; 311.774 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 0.659      ;
; 311.794 ; ADC_CTRL:ADC_CTRL_inst|data             ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.064     ; 0.637      ;
; 311.796 ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.062     ; 0.637      ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.356   ; ADC_CTRL:ADC_CTRL_inst|data             ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359   ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.580      ;
; 0.359   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.580      ;
; 0.361   ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.393   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.613      ;
; 0.398   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.619      ;
; 0.399   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.620      ;
; 0.419   ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.638      ;
; 0.420   ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.639      ;
; 0.420   ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.639      ;
; 0.586   ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.805      ;
; 0.588   ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.807      ;
; 0.589   ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.608   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.824      ;
; 0.608   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.824      ;
; 0.608   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.824      ;
; 0.608   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.824      ;
; 0.678   ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.899      ;
; 0.708   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.928      ;
; 0.739   ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.960      ;
; 0.839   ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.056      ;
; 0.846   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.068      ;
; 1.037   ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.259      ;
; 1.201   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.421      ;
; 1.201   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.421      ;
; 1.363   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.579      ;
; 1.363   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.579      ;
; 1.383   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.599      ;
; 1.383   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.599      ;
; 1.388   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.608      ;
; 1.388   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.608      ;
; 1.598   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.814      ;
; 1.598   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.814      ;
; 1.606   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.822      ;
; 1.606   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.822      ;
; 2.630   ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.856      ;
; 2.630   ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.856      ;
; 2.630   ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 2.856      ;
; 156.631 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 0.622      ;
; 156.741 ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 0.730      ;
; 156.757 ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 0.746      ;
; 156.759 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 0.750      ;
; 156.795 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 0.785      ;
; 156.889 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 0.879      ;
; 156.904 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 0.895      ;
; 156.907 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 0.898      ;
; 156.911 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 0.901      ;
; 157.019 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 1.010      ;
; 157.119 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 1.110      ;
; 157.172 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 1.162      ;
; 157.292 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 1.283      ;
; 157.335 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 1.326      ;
; 157.552 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 1.542      ;
; 157.552 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 1.542      ;
; 157.668 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.073      ; 1.668      ;
; 157.772 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 1.762      ;
; 157.772 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 1.762      ;
; 157.780 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 1.768      ;
; 157.780 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 1.768      ;
; 157.780 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 1.768      ;
; 157.794 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 1.784      ;
; 157.794 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 1.784      ;
; 157.813 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 1.803      ;
; 157.813 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 1.803      ;
; 157.892 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 1.882      ;
; 157.892 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 1.882      ;
; 158.078 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 2.066      ;
; 158.078 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 2.066      ;
; 158.078 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 2.066      ;
; 158.080 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 2.068      ;
; 158.080 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 2.068      ;
; 158.080 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 2.068      ;
; 158.112 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 2.102      ;
; 158.112 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 2.102      ;
; 158.134 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 2.124      ;
; 158.134 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 2.124      ;
; 158.138 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 2.128      ;
; 158.138 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.063      ; 2.128      ;
; 158.339 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 2.327      ;
; 158.339 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 2.327      ;
; 158.339 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 2.327      ;
; 158.521 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.072      ; 2.520      ;
; 158.521 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.072      ; 2.520      ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.357 ; FT245Comm:comm_inst|count[12]                                                                      ; FT245Comm:comm_inst|count[12]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|count[13]                                                                      ; FT245Comm:comm_inst|count[13]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|count[14]                                                                      ; FT245Comm:comm_inst|count[14]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|count[15]                                                                      ; FT245Comm:comm_inst|count[15]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; FT245Comm:comm_inst|command.NONE                                                                   ; FT245Comm:comm_inst|command.NONE                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[14]                                                                   ; FT245Comm:comm_inst|data_out[14]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[15]                                                                   ; FT245Comm:comm_inst|data_out[15]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[13]                                                                   ; FT245Comm:comm_inst|data_out[13]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[8]                                                                    ; FT245Comm:comm_inst|data_out[8]                                                                                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[11]                                                                   ; FT245Comm:comm_inst|data_out[11]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[12]                                                                   ; FT245Comm:comm_inst|data_out[12]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[10]                                                                   ; FT245Comm:comm_inst|data_out[10]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|data_out[9]                                                                    ; FT245Comm:comm_inst|data_out[9]                                                                                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|chanx_wren                                                                     ; FT245Comm:comm_inst|chanx_wren                                                                                     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|run_wavex                                                                      ; FT245Comm:comm_inst|run_wavex                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|run_count[1]                                                                   ; FT245Comm:comm_inst|run_count[1]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|run_count[0]                                                                   ; FT245Comm:comm_inst|run_count[0]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[0]                                                                       ; FT245Comm:comm_inst|count[0]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|command.WRITE1                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[8]                                                                       ; FT245Comm:comm_inst|count[8]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[9]                                                                       ; FT245Comm:comm_inst|count[9]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[10]                                                                      ; FT245Comm:comm_inst|count[10]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[11]                                                                      ; FT245Comm:comm_inst|count[11]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[1]                                                                       ; FT245Comm:comm_inst|count[1]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[3]                                                                       ; FT245Comm:comm_inst|count[3]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[2]                                                                       ; FT245Comm:comm_inst|count[2]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[6]                                                                       ; FT245Comm:comm_inst|count[6]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[4]                                                                       ; FT245Comm:comm_inst|count[4]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[5]                                                                       ; FT245Comm:comm_inst|count[5]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|count[7]                                                                       ; FT245Comm:comm_inst|count[7]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.SETADDR1                                                               ; FT245Comm:comm_inst|command.SETADDR1                                                                               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.CHANNEL1                                                               ; FT245Comm:comm_inst|command.CHANNEL1                                                                               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.BURST1                                                                 ; FT245Comm:comm_inst|command.BURST1                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.SETADDR2                                                               ; FT245Comm:comm_inst|command.SETADDR2                                                                               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.WRITE2                                                                 ; FT245Comm:comm_inst|command.WRITE2                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; FT245Comm:comm_inst|command.BURST2                                                                 ; FT245Comm:comm_inst|command.BURST2                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.412 ; output_to_12bitDAC:DAC1_inst|read_addr[9]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.088      ;
; 0.417 ; output_to_12bitDAC:DAC1_inst|read_addr[5]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.093      ;
; 0.427 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[15]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.646      ;
; 0.427 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[9]                                                                                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.646      ;
; 0.428 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.122      ;
; 0.430 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[14]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.649      ;
; 0.430 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[10]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.649      ;
; 0.432 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[11]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.651      ;
; 0.432 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[12]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.651      ;
; 0.433 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[13]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.652      ;
; 0.434 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[8]                                                                                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.653      ;
; 0.435 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|command.WRITE2                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.654      ;
; 0.437 ; output_to_12bitDAC:DAC1_inst|read_addr[12]                                                         ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.113      ;
; 0.447 ; output_to_12bitDAC:DAC0_inst|read_addr[13]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.154      ; 0.778      ;
; 0.465 ; output_to_12bitDAC:DAC0_inst|read_addr[8]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.159      ;
; 0.470 ; output_to_12bitDAC:DAC1_inst|read_addr[10]                                                         ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.146      ;
; 0.476 ; output_to_12bitDAC:DAC0_inst|read_addr[1]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.170      ;
; 0.482 ; output_to_12bitDAC:DAC0_inst|read_addr[0]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.160      ;
; 0.483 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.166      ;
; 0.492 ; output_to_12bitDAC:DAC0_inst|read_addr[0]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.175      ;
; 0.505 ; output_to_12bitDAC:DAC0_inst|read_addr[11]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.172      ;
; 0.517 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0]             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.523 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.201      ;
; 0.524 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.194      ;
; 0.527 ; output_to_12bitDAC:DAC0_inst|read_addr[2]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.210      ;
; 0.528 ; output_to_12bitDAC:DAC0_inst|read_addr[4]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.201      ;
; 0.530 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.466      ; 1.203      ;
; 0.540 ; output_to_12bitDAC:DAC0_inst|read_addr[4]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.210      ;
; 0.540 ; output_to_12bitDAC:DAC0_inst|read_addr[2]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.223      ;
; 0.540 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.223      ;
; 0.548 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.213      ;
; 0.550 ; output_to_12bitDAC:DAC0_inst|read_addr[6]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.233      ;
; 0.555 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.236      ;
; 0.560 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.243      ;
; 0.562 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.232      ;
; 0.576 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.241      ;
; 0.587 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 1.257      ;
; 0.595 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.262      ;
; 0.603 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.286      ;
; 0.604 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.287      ;
; 0.611 ; FT245Comm:comm_inst|run_count[0]                                                                   ; FT245Comm:comm_inst|run_count[1]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.830      ;
; 0.614 ; FT245Comm:comm_inst|comm_state.IDLE                                                                ; FT245Comm:comm_inst|count[3]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.833      ;
; 0.636 ; FT245Comm:comm_inst|comm_state.IDLE                                                                ; FT245Comm:comm_inst|count[0]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.855      ;
; 0.638 ; FT245Comm:comm_inst|comm_state.IDLE                                                                ; FT245Comm:comm_inst|count[1]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.857      ;
; 0.649 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.316      ;
; 0.658 ; FT245Comm:comm_inst|comm_state.RECEIVE                                                             ; FT245Comm:comm_inst|chanx_wren                                                                                     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.877      ;
; 0.666 ; output_to_12bitDAC:DAC1_inst|read_addr[3]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 1.333      ;
; 0.672 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.348      ;
; 0.696 ; FT245Comm:comm_inst|command.BURST1                                                                 ; FT245Comm:comm_inst|command.BURST2                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.915      ;
; 0.702 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.386      ;
; 0.703 ; output_to_12bitDAC:DAC0_inst|read_addr[7]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.396      ;
; 0.704 ; FT245Comm:comm_inst|data_out[4]                                                                    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_datain_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 1.278      ;
; 0.704 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.380      ;
; 0.710 ; FT245Comm:comm_inst|comm_state.RECEIVE                                                             ; FT245Comm:comm_inst|count[0]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.929      ;
; 0.714 ; FT245Comm:comm_inst|command.SETADDR1                                                               ; FT245Comm:comm_inst|addr_comm[4]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.933      ;
; 0.719 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.409      ;
; 0.721 ; output_to_12bitDAC:DAC0_inst|read_addr[0]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.404      ;
; 0.721 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.412      ;
; 0.722 ; FT245Comm:comm_inst|addr_comm[8]                                                                   ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.290      ;
; 0.723 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.471      ; 1.401      ;
; 0.724 ; output_to_12bitDAC:DAC0_inst|read_addr[8]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.476      ; 1.407      ;
; 0.727 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.403      ;
; 0.730 ; output_to_12bitDAC:DAC0_inst|read_addr[0]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.414      ;
; 0.732 ; output_to_12bitDAC:DAC1_inst|read_addr[12]                                                         ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.408      ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE          ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.DONE          ; output_to_12bitDAC:DAC1_inst|dac_read_mode.DONE          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|timing                      ; output_to_12bitDAC:DAC1_inst|timing                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|count[15]                   ; output_to_12bitDAC:DAC1_inst|count[15]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|count[12]                   ; output_to_12bitDAC:DAC1_inst|count[12]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_T        ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_T        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC1_inst|dac_state.RUNNING           ; output_to_12bitDAC:DAC1_inst|dac_state.RUNNING           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC0_inst|count[1]                    ; output_to_12bitDAC:DAC0_inst|count[1]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC0_inst|count[3]                    ; output_to_12bitDAC:DAC0_inst|count[3]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC0_inst|count[4]                    ; output_to_12bitDAC:DAC0_inst|count[4]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC0_inst|count[5]                    ; output_to_12bitDAC:DAC0_inst|count[5]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC0_inst|count[6]                    ; output_to_12bitDAC:DAC0_inst|count[6]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC0_inst|count[7]                    ; output_to_12bitDAC:DAC0_inst|count[7]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; output_to_12bitDAC:DAC0_inst|time_dac_i[9]               ; output_to_12bitDAC:DAC0_inst|time_dac_i[9]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[0]                  ; output_to_12bitDAC:DAC1_inst|dac_out[0]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[1]                  ; output_to_12bitDAC:DAC1_inst|dac_out[1]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[2]                  ; output_to_12bitDAC:DAC1_inst|dac_out[2]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[3]                  ; output_to_12bitDAC:DAC1_inst|dac_out[3]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[4]                  ; output_to_12bitDAC:DAC1_inst|dac_out[4]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[5]                  ; output_to_12bitDAC:DAC1_inst|dac_out[5]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[6]                  ; output_to_12bitDAC:DAC1_inst|dac_out[6]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[7]                  ; output_to_12bitDAC:DAC1_inst|dac_out[7]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[8]                  ; output_to_12bitDAC:DAC1_inst|dac_out[8]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[9]                  ; output_to_12bitDAC:DAC1_inst|dac_out[9]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[10]                 ; output_to_12bitDAC:DAC1_inst|dac_out[10]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_out[11]                 ; output_to_12bitDAC:DAC1_inst|dac_out[11]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|cs_i                        ; output_to_12bitDAC:DAC1_inst|cs_i                        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[17]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[17]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[15]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[15]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[6]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[6]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[2]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[2]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[1]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[1]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[0]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[0]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_dV_float ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_dV_float ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_dV       ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_dV       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_V        ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_V        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]              ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|count[14]                   ; output_to_12bitDAC:DAC1_inst|count[14]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]              ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|count[13]                   ; output_to_12bitDAC:DAC1_inst|count[13]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]              ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]              ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|count[11]                   ; output_to_12bitDAC:DAC1_inst|count[11]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]              ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]              ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|count[10]                   ; output_to_12bitDAC:DAC1_inst|count[10]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|count[9]                    ; output_to_12bitDAC:DAC1_inst|count[9]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]               ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|count[8]                    ; output_to_12bitDAC:DAC1_inst|count[8]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]               ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|count[7]                    ; output_to_12bitDAC:DAC1_inst|count[7]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[7]               ; output_to_12bitDAC:DAC1_inst|time_dac_i[7]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|count[6]                    ; output_to_12bitDAC:DAC1_inst|count[6]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|count[5]                    ; output_to_12bitDAC:DAC1_inst|count[5]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|time_dac_i[5]               ; output_to_12bitDAC:DAC1_inst|time_dac_i[5]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|count[4]                    ; output_to_12bitDAC:DAC1_inst|count[4]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|count[3]                    ; output_to_12bitDAC:DAC1_inst|count[3]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|count[2]                    ; output_to_12bitDAC:DAC1_inst|count[2]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|count[1]                    ; output_to_12bitDAC:DAC1_inst|count[1]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC1_inst|count[0]                    ; output_to_12bitDAC:DAC1_inst|count[0]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|timing                      ; output_to_12bitDAC:DAC0_inst|timing                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.NONE          ; output_to_12bitDAC:DAC0_inst|dac_read_mode.NONE          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|count[0]                    ; output_to_12bitDAC:DAC0_inst|count[0]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|count[2]                    ; output_to_12bitDAC:DAC0_inst|count[2]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|count[8]                    ; output_to_12bitDAC:DAC0_inst|count[8]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|count[9]                    ; output_to_12bitDAC:DAC0_inst|count[9]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|count[10]                   ; output_to_12bitDAC:DAC0_inst|count[10]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|count[11]                   ; output_to_12bitDAC:DAC0_inst|count[11]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|count[13]                   ; output_to_12bitDAC:DAC0_inst|count[13]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]              ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]              ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[13]              ; output_to_12bitDAC:DAC0_inst|time_dac_i[13]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[12]              ; output_to_12bitDAC:DAC0_inst|time_dac_i[12]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; output_to_12bitDAC:DAC0_inst|time_dac_i[11]              ; output_to_12bitDAC:DAC0_inst|time_dac_i[11]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 153.977 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.055     ; 2.213      ;
; 153.977 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.055     ; 2.213      ;
; 310.241 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.053     ; 2.201      ;
; 310.241 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[3]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.053     ; 2.201      ;
; 310.241 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[2]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.053     ; 2.201      ;
; 310.241 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[1]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.053     ; 2.201      ;
; 310.241 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[0]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.053     ; 2.201      ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.783   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.011      ;
; 1.783   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[3]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.011      ;
; 1.783   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[2]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.011      ;
; 1.783   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[1]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.011      ;
; 1.783   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[0]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.011      ;
; 158.019 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.072      ; 2.018      ;
; 158.019 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.072      ; 2.018      ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 283.612 ns




+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                               ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 90.98 MHz  ; 90.98 MHz       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 151.52 MHz ; 151.52 MHz      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 207.73 MHz ; 207.73 MHz      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 87.815  ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 95.843  ; 0.000         ;
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 153.843 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.311 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.311 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                              ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 154.207 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.633 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; clk_50MHz                                                 ; 9.709   ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 99.742  ; 0.000         ;
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 155.997 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 249.743 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 87.815 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.414     ; 11.766     ;
; 87.919 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.411     ; 11.665     ;
; 87.920 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.411     ; 11.664     ;
; 87.933 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.414     ; 11.648     ;
; 88.024 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.408     ; 11.563     ;
; 88.037 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.411     ; 11.547     ;
; 88.038 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.402     ; 11.555     ;
; 88.040 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.385     ; 11.570     ;
; 88.041 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.409     ; 11.545     ;
; 88.090 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.408     ; 11.497     ;
; 88.091 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.385     ; 11.519     ;
; 88.105 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.390     ; 11.500     ;
; 88.140 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.413     ; 11.442     ;
; 88.143 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.399     ; 11.453     ;
; 88.146 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.406     ; 11.443     ;
; 88.156 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.402     ; 11.437     ;
; 88.159 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.409     ; 11.427     ;
; 88.162 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.387     ; 11.446     ;
; 88.172 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.390     ; 11.433     ;
; 88.181 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.402     ; 11.412     ;
; 88.195 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.405     ; 11.395     ;
; 88.199 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.412     ; 11.384     ;
; 88.208 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.408     ; 11.379     ;
; 88.245 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.410     ; 11.340     ;
; 88.248 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.405     ; 11.342     ;
; 88.258 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.413     ; 11.324     ;
; 88.267 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.384     ; 11.344     ;
; 88.282 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.402     ; 11.311     ;
; 88.285 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.399     ; 11.311     ;
; 88.304 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.409     ; 11.282     ;
; 88.317 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.412     ; 11.266     ;
; 88.338 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.385     ; 11.272     ;
; 88.338 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.393     ; 11.264     ;
; 88.353 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.402     ; 11.240     ;
; 88.366 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.405     ; 11.224     ;
; 88.367 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.409     ; 11.219     ;
; 88.378 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.402     ; 11.215     ;
; 88.386 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.399     ; 11.210     ;
; 88.389 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.385     ; 11.221     ;
; 88.389 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.393     ; 11.213     ;
; 88.391 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.382     ; 11.222     ;
; 88.394 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.384     ; 11.217     ;
; 88.400 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.413     ; 11.182     ;
; 88.403 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.390     ; 11.202     ;
; 88.403 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.398     ; 11.194     ;
; 88.404 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.390     ; 11.201     ;
; 88.407 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.397     ; 11.191     ;
; 88.418 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.391     ; 11.186     ;
; 88.435 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.132     ; 11.428     ;
; 88.438 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.390     ; 11.167     ;
; 88.442 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.382     ; 11.171     ;
; 88.445 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.384     ; 11.166     ;
; 88.456 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.387     ; 11.152     ;
; 88.456 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.396     ; 11.143     ;
; 88.459 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.389     ; 11.147     ;
; 88.460 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.387     ; 11.148     ;
; 88.460 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.395     ; 11.140     ;
; 88.463 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 11.155     ;
; 88.465 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.402     ; 11.128     ;
; 88.466 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.393     ; 11.136     ;
; 88.469 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.391     ; 11.135     ;
; 88.470 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.390     ; 11.135     ;
; 88.470 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.398     ; 11.127     ;
; 88.472 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.406     ; 11.117     ;
; 88.480 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 11.132     ;
; 88.482 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[9]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.402     ; 11.111     ;
; 88.482 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.399     ; 11.114     ;
; 88.483 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.396     ; 11.116     ;
; 88.485 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.409     ; 11.101     ;
; 88.489 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.390     ; 11.116     ;
; 88.493 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.412     ; 11.090     ;
; 88.496 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[8]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.402     ; 11.097     ;
; 88.500 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[2]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.400     ; 11.095     ;
; 88.503 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.395     ; 11.097     ;
; 88.505 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.390     ; 11.100     ;
; 88.505 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.410     ; 11.080     ;
; 88.506 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.401     ; 11.088     ;
; 88.508 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.397     ; 11.090     ;
; 88.513 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.384     ; 11.098     ;
; 88.514 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.377     ; 11.104     ;
; 88.516 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.386     ; 11.093     ;
; 88.517 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.393     ; 11.085     ;
; 88.518 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.413     ; 11.064     ;
; 88.523 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.387     ; 11.085     ;
; 88.526 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.389     ; 11.080     ;
; 88.528 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.382     ; 11.085     ;
; 88.531 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.383     ; 11.081     ;
; 88.531 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.398     ; 11.066     ;
; 88.539 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.379     ; 11.077     ;
; 88.540 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.129     ; 11.326     ;
; 88.540 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.393     ; 11.062     ;
; 88.542 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.391     ; 11.062     ;
; 88.545 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.388     ; 11.062     ;
; 88.550 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.396     ; 11.049     ;
; 88.553 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[7]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.390     ; 11.052     ;
; 88.553 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.132     ; 11.310     ;
; 88.557 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.396     ; 11.042     ;
; 88.560 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.392     ; 11.043     ;
; 88.561 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[8]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.390     ; 11.044     ;
; 88.565 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.384     ; 11.046     ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 95.843 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 4.309      ;
; 96.042 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 4.110      ;
; 96.095 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.139      ; 4.064      ;
; 96.108 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 4.044      ;
; 96.155 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.997      ;
; 96.210 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.942      ;
; 96.248 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.904      ;
; 96.252 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.900      ;
; 96.254 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.898      ;
; 96.291 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.861      ;
; 96.297 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.855      ;
; 96.302 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.850      ;
; 96.310 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.842      ;
; 96.322 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.830      ;
; 96.323 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.837      ;
; 96.332 ; output_to_12bitDAC:DAC1_inst|read_addr[6]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.131      ; 3.819      ;
; 96.359 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.801      ;
; 96.374 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.786      ;
; 96.393 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.767      ;
; 96.394 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.129      ; 3.755      ;
; 96.413 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.131      ; 3.738      ;
; 96.414 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.746      ;
; 96.424 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.728      ;
; 96.434 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.716      ;
; 96.468 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.684      ;
; 96.471 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.681      ;
; 96.477 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.673      ;
; 96.480 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.131      ; 3.671      ;
; 96.487 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.665      ;
; 96.492 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.129      ; 3.657      ;
; 96.494 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.131      ; 3.657      ;
; 96.499 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.653      ;
; 96.510 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.642      ;
; 96.516 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.126      ; 3.630      ;
; 96.517 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.635      ;
; 96.532 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.618      ;
; 96.541 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.604      ;
; 96.547 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.605      ;
; 96.548 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.604      ;
; 96.552 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.131      ; 3.599      ;
; 96.554 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.598      ;
; 96.559 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.586      ;
; 96.562 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.590      ;
; 96.564 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.586      ;
; 96.567 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.583      ;
; 96.569 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.129      ; 3.580      ;
; 96.570 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.131      ; 3.581      ;
; 96.570 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.582      ;
; 96.574 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.134      ; 3.580      ;
; 96.576 ; output_to_12bitDAC:DAC1_inst|read_addr[6]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.129      ; 3.573      ;
; 96.578 ; output_to_12bitDAC:DAC1_inst|read_addr[6]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.567      ;
; 96.582 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.129      ; 3.567      ;
; 96.601 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.551      ;
; 96.603 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 3.554      ;
; 96.618 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.542      ;
; 96.632 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.513      ;
; 96.646 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.138      ; 3.512      ;
; 96.647 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.131      ; 3.504      ;
; 96.649 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.139      ; 3.510      ;
; 96.652 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.498      ;
; 96.672 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.138      ; 3.486      ;
; 96.679 ; output_to_12bitDAC:DAC1_inst|read_addr[2]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.473      ;
; 96.682 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.463      ;
; 96.693 ; output_to_12bitDAC:DAC1_inst|read_addr[2]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.459      ;
; 96.698 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.129      ; 3.451      ;
; 96.700 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.445      ;
; 96.709 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.443      ;
; 96.717 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.120      ; 3.423      ;
; 96.718 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.126      ; 3.428      ;
; 96.729 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.423      ;
; 96.741 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.411      ;
; 96.745 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.131      ; 3.406      ;
; 96.745 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.405      ;
; 96.751 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.129      ; 3.398      ;
; 96.754 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.120      ; 3.386      ;
; 96.760 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.139      ; 3.399      ;
; 96.760 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.120      ; 3.380      ;
; 96.764 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.381      ;
; 96.770 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.129      ; 3.379      ;
; 96.776 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.369      ;
; 96.776 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.132      ; 3.376      ;
; 96.790 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.126      ; 3.356      ;
; 96.793 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.126      ; 3.353      ;
; 96.795 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.350      ;
; 96.810 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.129      ; 3.339      ;
; 96.812 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.120      ; 3.328      ;
; 96.814 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.130      ; 3.336      ;
; 96.817 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.126      ; 3.329      ;
; 96.818 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.137      ; 3.339      ;
; 96.822 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.140      ; 3.338      ;
; 96.829 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.126      ; 3.317      ;
; 96.831 ; output_to_12bitDAC:DAC1_inst|read_addr[6]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.120      ; 3.309      ;
; 96.839 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.306      ;
; 96.841 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.120      ; 3.299      ;
; 96.842 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.126      ; 3.304      ;
; 96.846 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.125      ; 3.299      ;
; 96.848 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.138      ; 3.310      ;
; 96.884 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.134      ; 3.270      ;
; 96.888 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.155      ; 3.287      ;
; 96.892 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.155      ; 3.283      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 153.843 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 2.341      ;
; 153.843 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 2.341      ;
; 154.019 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.047     ; 2.179      ;
; 154.019 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.047     ; 2.179      ;
; 154.019 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.047     ; 2.179      ;
; 154.208 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.970      ;
; 154.208 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.970      ;
; 154.222 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.956      ;
; 154.222 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.956      ;
; 154.231 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.947      ;
; 154.231 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.947      ;
; 154.271 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.047     ; 1.927      ;
; 154.271 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.047     ; 1.927      ;
; 154.271 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.047     ; 1.927      ;
; 154.333 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.047     ; 1.865      ;
; 154.333 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.047     ; 1.865      ;
; 154.333 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.047     ; 1.865      ;
; 154.424 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.754      ;
; 154.424 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.754      ;
; 154.484 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.060     ; 1.701      ;
; 154.518 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.660      ;
; 154.518 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.660      ;
; 154.532 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.646      ;
; 154.532 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.646      ;
; 154.547 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.631      ;
; 154.547 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.631      ;
; 154.618 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.047     ; 1.580      ;
; 154.618 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.047     ; 1.580      ;
; 154.618 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.047     ; 1.580      ;
; 154.734 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.444      ;
; 154.734 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.067     ; 1.444      ;
; 154.788 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.066     ; 1.391      ;
; 154.825 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.066     ; 1.354      ;
; 154.970 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.066     ; 1.209      ;
; 155.039 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.045     ; 1.161      ;
; 155.160 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.066     ; 1.019      ;
; 155.289 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.066     ; 0.890      ;
; 155.291 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.045     ; 0.909      ;
; 155.302 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.066     ; 0.877      ;
; 155.318 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.045     ; 0.882      ;
; 155.364 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.045     ; 0.836      ;
; 155.409 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.066     ; 0.770      ;
; 155.460 ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.045     ; 0.740      ;
; 155.480 ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.045     ; 0.720      ;
; 155.530 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.066     ; 0.649      ;
; 309.804 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.051     ; 2.640      ;
; 309.804 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.051     ; 2.640      ;
; 309.804 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.051     ; 2.640      ;
; 310.711 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.059     ; 1.725      ;
; 310.711 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.059     ; 1.725      ;
; 310.716 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.059     ; 1.720      ;
; 310.716 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.059     ; 1.720      ;
; 310.930 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.510      ;
; 310.930 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.510      ;
; 310.960 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.059     ; 1.476      ;
; 310.960 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.059     ; 1.476      ;
; 310.968 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.059     ; 1.468      ;
; 310.968 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.059     ; 1.468      ;
; 311.132 ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.054     ; 1.309      ;
; 311.166 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.274      ;
; 311.166 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.274      ;
; 311.396 ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.054     ; 1.045      ;
; 311.412 ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.057     ; 1.026      ;
; 311.427 ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 1.013      ;
; 311.510 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.930      ;
; 311.549 ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.891      ;
; 311.563 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.877      ;
; 311.566 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.874      ;
; 311.568 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.872      ;
; 311.596 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.059     ; 0.840      ;
; 311.596 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.059     ; 0.840      ;
; 311.598 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.059     ; 0.838      ;
; 311.601 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.059     ; 0.835      ;
; 311.763 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.677      ;
; 311.763 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.677      ;
; 311.763 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.677      ;
; 311.802 ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.638      ;
; 311.803 ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.637      ;
; 311.811 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.629      ;
; 311.857 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.583      ;
; 311.857 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.583      ;
; 311.857 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.583      ;
; 311.857 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.583      ;
; 311.857 ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.583      ;
; 311.857 ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.583      ;
; 311.877 ; ADC_CTRL:ADC_CTRL_inst|data             ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.056     ; 0.562      ;
; 311.878 ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.055     ; 0.562      ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.311   ; ADC_CTRL:ADC_CTRL_inst|data             ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320   ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320   ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.358   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.363   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.364   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.563      ;
; 0.375   ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.574      ;
; 0.375   ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.574      ;
; 0.376   ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.575      ;
; 0.522   ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.524   ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.723      ;
; 0.529   ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.561   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.756      ;
; 0.561   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.756      ;
; 0.561   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.756      ;
; 0.561   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 0.756      ;
; 0.626   ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.825      ;
; 0.652   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.851      ;
; 0.675   ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.874      ;
; 0.770   ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.967      ;
; 0.780   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.981      ;
; 0.951   ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.152      ;
; 1.089   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.288      ;
; 1.089   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.288      ;
; 1.235   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.430      ;
; 1.235   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.430      ;
; 1.252   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.447      ;
; 1.252   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.447      ;
; 1.259   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.458      ;
; 1.259   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.458      ;
; 1.446   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.641      ;
; 1.446   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.641      ;
; 1.457   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.652      ;
; 1.457   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.652      ;
; 2.413   ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.616      ;
; 2.413   ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.616      ;
; 2.413   ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.616      ;
; 156.600 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.045      ; 0.559      ;
; 156.694 ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.673      ;
; 156.704 ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.065      ; 0.683      ;
; 156.719 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.045      ; 0.678      ;
; 156.730 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.066      ; 0.710      ;
; 156.807 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.066      ; 0.787      ;
; 156.828 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.066      ; 0.808      ;
; 156.860 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.045      ; 0.819      ;
; 156.864 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.045      ; 0.823      ;
; 156.945 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.045      ; 0.904      ;
; 157.045 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.045      ; 1.004      ;
; 157.063 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.066      ; 1.043      ;
; 157.195 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.045      ; 1.154      ;
; 157.237 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.045      ; 1.196      ;
; 157.440 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.397      ;
; 157.440 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.397      ;
; 157.564 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.051      ; 1.529      ;
; 157.606 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 1.584      ;
; 157.606 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 1.584      ;
; 157.606 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 1.584      ;
; 157.637 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.594      ;
; 157.637 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.594      ;
; 157.654 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.611      ;
; 157.654 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.611      ;
; 157.691 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.648      ;
; 157.691 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.648      ;
; 157.744 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.701      ;
; 157.744 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.701      ;
; 157.878 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 1.856      ;
; 157.878 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 1.856      ;
; 157.878 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 1.856      ;
; 157.880 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 1.858      ;
; 157.880 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 1.858      ;
; 157.880 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 1.858      ;
; 157.941 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.898      ;
; 157.941 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.898      ;
; 157.958 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.915      ;
; 157.958 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.915      ;
; 157.990 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.947      ;
; 157.990 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.043      ; 1.947      ;
; 158.113 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 2.091      ;
; 158.113 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 2.091      ;
; 158.113 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.064      ; 2.091      ;
; 158.335 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.049      ; 2.298      ;
; 158.335 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.049      ; 2.298      ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.311 ; FT245Comm:comm_inst|run_wavex                                                                      ; FT245Comm:comm_inst|run_wavex                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|run_count[1]                                                                   ; FT245Comm:comm_inst|run_count[1]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|run_count[0]                                                                   ; FT245Comm:comm_inst|run_count[0]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|count[12]                                                                      ; FT245Comm:comm_inst|count[12]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|count[13]                                                                      ; FT245Comm:comm_inst|count[13]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|count[14]                                                                      ; FT245Comm:comm_inst|count[14]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|count[15]                                                                      ; FT245Comm:comm_inst|count[15]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|count[6]                                                                       ; FT245Comm:comm_inst|count[6]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|count[4]                                                                       ; FT245Comm:comm_inst|count[4]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|count[5]                                                                       ; FT245Comm:comm_inst|count[5]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|count[7]                                                                       ; FT245Comm:comm_inst|count[7]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|command.CHANNEL1                                                               ; FT245Comm:comm_inst|command.CHANNEL1                                                                               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|command.BURST1                                                                 ; FT245Comm:comm_inst|command.BURST1                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; FT245Comm:comm_inst|command.BURST2                                                                 ; FT245Comm:comm_inst|command.BURST2                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[14]                                                                   ; FT245Comm:comm_inst|data_out[14]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[15]                                                                   ; FT245Comm:comm_inst|data_out[15]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[13]                                                                   ; FT245Comm:comm_inst|data_out[13]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[8]                                                                    ; FT245Comm:comm_inst|data_out[8]                                                                                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[11]                                                                   ; FT245Comm:comm_inst|data_out[11]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[12]                                                                   ; FT245Comm:comm_inst|data_out[12]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[10]                                                                   ; FT245Comm:comm_inst|data_out[10]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|data_out[9]                                                                    ; FT245Comm:comm_inst|data_out[9]                                                                                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|chanx_wren                                                                     ; FT245Comm:comm_inst|chanx_wren                                                                                     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[0]                                                                       ; FT245Comm:comm_inst|count[0]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|command.WRITE1                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[8]                                                                       ; FT245Comm:comm_inst|count[8]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[9]                                                                       ; FT245Comm:comm_inst|count[9]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[10]                                                                      ; FT245Comm:comm_inst|count[10]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[11]                                                                      ; FT245Comm:comm_inst|count[11]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[1]                                                                       ; FT245Comm:comm_inst|count[1]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[3]                                                                       ; FT245Comm:comm_inst|count[3]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|count[2]                                                                       ; FT245Comm:comm_inst|count[2]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.SETADDR1                                                               ; FT245Comm:comm_inst|command.SETADDR1                                                                               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.NONE                                                                   ; FT245Comm:comm_inst|command.NONE                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.SETADDR2                                                               ; FT245Comm:comm_inst|command.SETADDR2                                                                               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; FT245Comm:comm_inst|command.WRITE2                                                                 ; FT245Comm:comm_inst|command.WRITE2                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.383 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[15]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.582      ;
; 0.383 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[9]                                                                                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.582      ;
; 0.385 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[14]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.584      ;
; 0.386 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[10]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.585      ;
; 0.387 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[11]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.586      ;
; 0.388 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[13]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.587      ;
; 0.388 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[12]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.587      ;
; 0.389 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[8]                                                                                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.588      ;
; 0.396 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|command.WRITE2                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.595      ;
; 0.400 ; output_to_12bitDAC:DAC0_inst|read_addr[13]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 0.701      ;
; 0.401 ; output_to_12bitDAC:DAC1_inst|read_addr[9]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.009      ;
; 0.404 ; output_to_12bitDAC:DAC1_inst|read_addr[5]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.012      ;
; 0.413 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.038      ;
; 0.423 ; output_to_12bitDAC:DAC1_inst|read_addr[12]                                                         ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.031      ;
; 0.447 ; output_to_12bitDAC:DAC0_inst|read_addr[8]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.072      ;
; 0.454 ; output_to_12bitDAC:DAC1_inst|read_addr[10]                                                         ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.062      ;
; 0.457 ; output_to_12bitDAC:DAC0_inst|read_addr[1]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.082      ;
; 0.466 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0]             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; output_to_12bitDAC:DAC0_inst|read_addr[0]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.076      ;
; 0.467 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.081      ;
; 0.477 ; output_to_12bitDAC:DAC0_inst|read_addr[0]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.091      ;
; 0.488 ; output_to_12bitDAC:DAC0_inst|read_addr[11]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.086      ;
; 0.501 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.111      ;
; 0.501 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.103      ;
; 0.506 ; output_to_12bitDAC:DAC0_inst|read_addr[2]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.121      ;
; 0.507 ; output_to_12bitDAC:DAC0_inst|read_addr[4]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.112      ;
; 0.511 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.116      ;
; 0.518 ; output_to_12bitDAC:DAC0_inst|read_addr[2]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.132      ;
; 0.518 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.133      ;
; 0.519 ; output_to_12bitDAC:DAC0_inst|read_addr[4]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.121      ;
; 0.528 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.126      ;
; 0.530 ; output_to_12bitDAC:DAC0_inst|read_addr[6]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.144      ;
; 0.532 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.144      ;
; 0.538 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.152      ;
; 0.541 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.143      ;
; 0.549 ; FT245Comm:comm_inst|run_count[0]                                                                   ; FT245Comm:comm_inst|run_count[1]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.749      ;
; 0.550 ; FT245Comm:comm_inst|comm_state.IDLE                                                                ; FT245Comm:comm_inst|count[3]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.749      ;
; 0.550 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.148      ;
; 0.561 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.163      ;
; 0.567 ; FT245Comm:comm_inst|comm_state.IDLE                                                                ; FT245Comm:comm_inst|count[0]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.766      ;
; 0.570 ; FT245Comm:comm_inst|comm_state.IDLE                                                                ; FT245Comm:comm_inst|count[1]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.769      ;
; 0.571 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.409      ; 1.169      ;
; 0.575 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.190      ;
; 0.576 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.190      ;
; 0.598 ; FT245Comm:comm_inst|comm_state.RECEIVE                                                             ; FT245Comm:comm_inst|chanx_wren                                                                                     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.797      ;
; 0.627 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.227      ;
; 0.628 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.236      ;
; 0.633 ; FT245Comm:comm_inst|command.BURST1                                                                 ; FT245Comm:comm_inst|command.BURST2                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.833      ;
; 0.636 ; FT245Comm:comm_inst|command.SETADDR1                                                               ; FT245Comm:comm_inst|addr_comm[4]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.835      ;
; 0.636 ; output_to_12bitDAC:DAC1_inst|read_addr[3]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 1.236      ;
; 0.644 ; FT245Comm:comm_inst|comm_state.RECEIVE                                                             ; FT245Comm:comm_inst|count[0]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.843      ;
; 0.666 ; output_to_12bitDAC:DAC0_inst|read_addr[7]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.290      ;
; 0.667 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.275      ;
; 0.671 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.287      ;
; 0.679 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.302      ;
; 0.681 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a13~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.300      ;
; 0.682 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.292      ;
; 0.684 ; output_to_12bitDAC:DAC1_inst|read_addr[13]                                                         ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.137      ; 0.985      ;
; 0.684 ; output_to_12bitDAC:DAC0_inst|read_addr[2]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.303      ;
; 0.685 ; FT245Comm:comm_inst|data_out[4]                                                                    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_datain_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 1.200      ;
; 0.685 ; output_to_12bitDAC:DAC0_inst|read_addr[8]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.299      ;
; 0.687 ; output_to_12bitDAC:DAC0_inst|read_addr[0]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.302      ;
; 0.693 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.316      ;
; 0.694 ; output_to_12bitDAC:DAC0_inst|read_addr[8]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.310      ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.311 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]              ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]              ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]              ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]              ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]              ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]               ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]               ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC0_inst|count[0]                    ; output_to_12bitDAC:DAC0_inst|count[0]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC0_inst|count[2]                    ; output_to_12bitDAC:DAC0_inst|count[2]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; output_to_12bitDAC:DAC0_inst|time_dac_i[5]               ; output_to_12bitDAC:DAC0_inst|time_dac_i[5]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[0]                  ; output_to_12bitDAC:DAC1_inst|dac_out[0]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[1]                  ; output_to_12bitDAC:DAC1_inst|dac_out[1]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[2]                  ; output_to_12bitDAC:DAC1_inst|dac_out[2]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[3]                  ; output_to_12bitDAC:DAC1_inst|dac_out[3]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[4]                  ; output_to_12bitDAC:DAC1_inst|dac_out[4]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[5]                  ; output_to_12bitDAC:DAC1_inst|dac_out[5]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[6]                  ; output_to_12bitDAC:DAC1_inst|dac_out[6]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[7]                  ; output_to_12bitDAC:DAC1_inst|dac_out[7]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[8]                  ; output_to_12bitDAC:DAC1_inst|dac_out[8]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[9]                  ; output_to_12bitDAC:DAC1_inst|dac_out[9]                  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[10]                 ; output_to_12bitDAC:DAC1_inst|dac_out[10]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_out[11]                 ; output_to_12bitDAC:DAC1_inst|dac_out[11]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|cs_i                        ; output_to_12bitDAC:DAC1_inst|cs_i                        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[25]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[24]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[23]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[22]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[21]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[20]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[19]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[18]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[17]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[17]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[16]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[15]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[15]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[13]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]                ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]                ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[6]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[6]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[5]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[4]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[3]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[2]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[2]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[1]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[1]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[0]                 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[0]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE          ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_dV_float ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_dV_float ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_dV       ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_dV       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_V        ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_V        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.DONE          ; output_to_12bitDAC:DAC1_inst|dac_read_mode.DONE          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|timing                      ; output_to_12bitDAC:DAC1_inst|timing                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[15]                   ; output_to_12bitDAC:DAC1_inst|count[15]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[14]                   ; output_to_12bitDAC:DAC1_inst|count[14]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]              ; output_to_12bitDAC:DAC1_inst|time_dac_i[14]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[13]                   ; output_to_12bitDAC:DAC1_inst|count[13]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[12]                   ; output_to_12bitDAC:DAC1_inst|count[12]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[11]                   ; output_to_12bitDAC:DAC1_inst|count[11]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[10]                   ; output_to_12bitDAC:DAC1_inst|count[10]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[9]                    ; output_to_12bitDAC:DAC1_inst|count[9]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[8]                    ; output_to_12bitDAC:DAC1_inst|count[8]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[7]                    ; output_to_12bitDAC:DAC1_inst|count[7]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|time_dac_i[7]               ; output_to_12bitDAC:DAC1_inst|time_dac_i[7]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[6]                    ; output_to_12bitDAC:DAC1_inst|count[6]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[5]                    ; output_to_12bitDAC:DAC1_inst|count[5]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|time_dac_i[5]               ; output_to_12bitDAC:DAC1_inst|time_dac_i[5]               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[4]                    ; output_to_12bitDAC:DAC1_inst|count[4]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[3]                    ; output_to_12bitDAC:DAC1_inst|count[3]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[2]                    ; output_to_12bitDAC:DAC1_inst|count[2]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[1]                    ; output_to_12bitDAC:DAC1_inst|count[1]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|count[0]                    ; output_to_12bitDAC:DAC1_inst|count[0]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_T        ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_T        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC1_inst|dac_state.RUNNING           ; output_to_12bitDAC:DAC1_inst|dac_state.RUNNING           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|timing                      ; output_to_12bitDAC:DAC0_inst|timing                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.NONE          ; output_to_12bitDAC:DAC0_inst|dac_read_mode.NONE          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|count[1]                    ; output_to_12bitDAC:DAC0_inst|count[1]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|count[3]                    ; output_to_12bitDAC:DAC0_inst|count[3]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|count[4]                    ; output_to_12bitDAC:DAC0_inst|count[4]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|count[5]                    ; output_to_12bitDAC:DAC0_inst|count[5]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|count[6]                    ; output_to_12bitDAC:DAC0_inst|count[6]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|count[7]                    ; output_to_12bitDAC:DAC0_inst|count[7]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|count[8]                    ; output_to_12bitDAC:DAC0_inst|count[8]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|count[9]                    ; output_to_12bitDAC:DAC0_inst|count[9]                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|count[10]                   ; output_to_12bitDAC:DAC0_inst|count[10]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|count[11]                   ; output_to_12bitDAC:DAC0_inst|count[11]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|count[13]                   ; output_to_12bitDAC:DAC0_inst|count[13]                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]              ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]              ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[13]              ; output_to_12bitDAC:DAC0_inst|time_dac_i[13]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[12]              ; output_to_12bitDAC:DAC0_inst|time_dac_i[12]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; output_to_12bitDAC:DAC0_inst|time_dac_i[11]              ; output_to_12bitDAC:DAC0_inst|time_dac_i[11]              ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 154.207 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 1.977      ;
; 154.207 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 1.977      ;
; 310.481 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.049     ; 1.965      ;
; 310.481 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[3]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.049     ; 1.965      ;
; 310.481 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[2]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.049     ; 1.965      ;
; 310.481 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[1]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.049     ; 1.965      ;
; 310.481 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[0]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.049     ; 1.965      ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.633   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.838      ;
; 1.633   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[3]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.838      ;
; 1.633   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[2]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.838      ;
; 1.633   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[1]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.838      ;
; 1.633   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[0]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.838      ;
; 157.880 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.049      ; 1.843      ;
; 157.880 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.049      ; 1.843      ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 285.304 ns




+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                  ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 92.155  ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 97.089  ; 0.000         ;
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 154.719 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.185 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                              ;
+----------------------------------------------------------+---------+---------------+
; Clock                                                    ; Slack   ; End Point TNS ;
+----------------------------------------------------------+---------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 154.919 ; 0.000         ;
+----------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.988 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+-----------------------------------------------------------+---------+---------------+
; Clock                                                     ; Slack   ; End Point TNS ;
+-----------------------------------------------------------+---------+---------------+
; clk_50MHz                                                 ; 9.416   ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 99.749  ; 0.000         ;
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 156.020 ; 0.000         ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 249.781 ; 0.000         ;
+-----------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                              ; To Node                                ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 92.155 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.275     ; 7.557      ;
; 92.202 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.275     ; 7.510      ;
; 92.216 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.275     ; 7.496      ;
; 92.228 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.272     ; 7.487      ;
; 92.254 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.267     ; 7.466      ;
; 92.255 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.255     ; 7.477      ;
; 92.263 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.275     ; 7.449      ;
; 92.271 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.255     ; 7.461      ;
; 92.275 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.272     ; 7.440      ;
; 92.292 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.258     ; 7.437      ;
; 92.301 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.274     ; 7.412      ;
; 92.315 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.267     ; 7.405      ;
; 92.327 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.264     ; 7.396      ;
; 92.334 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.272     ; 7.381      ;
; 92.338 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.278     ; 7.371      ;
; 92.342 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.257     ; 7.388      ;
; 92.362 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.274     ; 7.351      ;
; 92.369 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.276     ; 7.342      ;
; 92.374 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.271     ; 7.342      ;
; 92.378 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.259     ; 7.350      ;
; 92.395 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.272     ; 7.320      ;
; 92.397 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.254     ; 7.336      ;
; 92.399 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.278     ; 7.310      ;
; 92.407 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.269     ; 7.311      ;
; 92.411 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.275     ; 7.301      ;
; 92.413 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 7.308      ;
; 92.423 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.272     ; 7.292      ;
; 92.430 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.276     ; 7.281      ;
; 92.438 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 7.283      ;
; 92.442 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.273     ; 7.272      ;
; 92.460 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 7.261      ;
; 92.471 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.254     ; 7.262      ;
; 92.475 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.271     ; 7.241      ;
; 92.484 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.272     ; 7.231      ;
; 92.485 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 7.236      ;
; 92.487 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.254     ; 7.246      ;
; 92.492 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.252     ; 7.243      ;
; 92.494 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.259     ; 7.234      ;
; 92.496 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.269     ; 7.222      ;
; 92.503 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 7.218      ;
; 92.508 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.252     ; 7.227      ;
; 92.508 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.257     ; 7.222      ;
; 92.510 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.259     ; 7.218      ;
; 92.512 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.258     ; 7.217      ;
; 92.517 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.254     ; 7.216      ;
; 92.529 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.255     ; 7.203      ;
; 92.529 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.277     ; 7.181      ;
; 92.531 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.262     ; 7.194      ;
; 92.533 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.254     ; 7.200      ;
; 92.534 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.259     ; 7.194      ;
; 92.536 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.271     ; 7.180      ;
; 92.537 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.258     ; 7.192      ;
; 92.548 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.268     ; 7.171      ;
; 92.550 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 7.171      ;
; 92.550 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.259     ; 7.178      ;
; 92.551 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.257     ; 7.179      ;
; 92.554 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.257     ; 7.176      ;
; 92.558 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.256     ; 7.173      ;
; 92.559 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.265     ; 7.163      ;
; 92.560 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.087     ; 7.340      ;
; 92.567 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.257     ; 7.163      ;
; 92.568 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.261     ; 7.158      ;
; 92.571 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.262     ; 7.154      ;
; 92.576 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[9]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 7.145      ;
; 92.577 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.267     ; 7.143      ;
; 92.579 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.254     ; 7.154      ;
; 92.581 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.261     ; 7.145      ;
; 92.583 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.247     ; 7.157      ;
; 92.584 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.265     ; 7.138      ;
; 92.584 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.261     ; 7.142      ;
; 92.588 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.260     ; 7.139      ;
; 92.590 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.277     ; 7.120      ;
; 92.592 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.263     ; 7.132      ;
; 92.593 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.253     ; 7.141      ;
; 92.594 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.258     ; 7.135      ;
; 92.596 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.269     ; 7.122      ;
; 92.599 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.247     ; 7.141      ;
; 92.602 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[8]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.258     ; 7.127      ;
; 92.602 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC0_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.274     ; 7.111      ;
; 92.602 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC0_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.258     ; 7.127      ;
; 92.604 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.256     ; 7.127      ;
; 92.605 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4         ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.264     ; 7.118      ;
; 92.608 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.250     ; 7.129      ;
; 92.609 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a22        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.253     ; 7.125      ;
; 92.613 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23        ; output_to_12bitDAC:DAC1_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.253     ; 7.121      ;
; 92.615 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a5         ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.256     ; 7.116      ;
; 92.617 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7         ; output_to_12bitDAC:DAC1_inst|count[7]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.258     ; 7.112      ;
; 92.617 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20        ; output_to_12bitDAC:DAC1_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.263     ; 7.107      ;
; 92.617 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.263     ; 7.107      ;
; 92.618 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[8]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 7.103      ;
; 92.619 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC0_inst|count[2]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.263     ; 7.105      ;
; 92.620 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14        ; output_to_12bitDAC:DAC1_inst|count[14] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.250     ; 7.117      ;
; 92.621 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0] ; output_to_12bitDAC:DAC0_inst|count[15] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.087     ; 7.279      ;
; 92.621 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12        ; output_to_12bitDAC:DAC0_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.269     ; 7.097      ;
; 92.621 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27        ; output_to_12bitDAC:DAC1_inst|count[11] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.261     ; 7.105      ;
; 92.622 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10        ; output_to_12bitDAC:DAC1_inst|count[13] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.259     ; 7.106      ;
; 92.623 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC0_inst|count[9]  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.266     ; 7.098      ;
; 92.624 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21        ; output_to_12bitDAC:DAC1_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.250     ; 7.113      ;
; 92.627 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28        ; output_to_12bitDAC:DAC0_inst|count[10] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.267     ; 7.093      ;
; 92.628 ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29        ; output_to_12bitDAC:DAC0_inst|count[12] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 100.000      ; -0.272     ; 7.087      ;
+--------+--------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 97.089 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.998      ;
; 97.241 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.846      ;
; 97.260 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.833      ;
; 97.284 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.805      ;
; 97.311 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.778      ;
; 97.322 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.767      ;
; 97.352 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.737      ;
; 97.358 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.730      ;
; 97.371 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.716      ;
; 97.381 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.706      ;
; 97.399 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.690      ;
; 97.413 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.676      ;
; 97.418 ; output_to_12bitDAC:DAC1_inst|read_addr[6]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.670      ;
; 97.422 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.667      ;
; 97.426 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 2.668      ;
; 97.439 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.650      ;
; 97.460 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 2.634      ;
; 97.472 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 2.622      ;
; 97.489 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.076      ; 2.596      ;
; 97.497 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.592      ;
; 97.497 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 2.597      ;
; 97.503 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.585      ;
; 97.512 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 2.582      ;
; 97.514 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.573      ;
; 97.516 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.571      ;
; 97.517 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.571      ;
; 97.528 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.076      ; 2.557      ;
; 97.535 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.553      ;
; 97.538 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.549      ;
; 97.544 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.545      ;
; 97.546 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.074      ; 2.537      ;
; 97.550 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.539      ;
; 97.552 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.536      ;
; 97.558 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.530      ;
; 97.565 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.524      ;
; 97.565 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.523      ;
; 97.566 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.522      ;
; 97.567 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.522      ;
; 97.571 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.518      ;
; 97.573 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.072      ; 2.508      ;
; 97.578 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.509      ;
; 97.585 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.503      ;
; 97.590 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.072      ; 2.491      ;
; 97.591 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.496      ;
; 97.592 ; output_to_12bitDAC:DAC1_inst|read_addr[6]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.076      ; 2.493      ;
; 97.596 ; output_to_12bitDAC:DAC1_inst|read_addr[6]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.072      ; 2.485      ;
; 97.601 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.076      ; 2.484      ;
; 97.616 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.473      ;
; 97.618 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.470      ;
; 97.620 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 2.474      ;
; 97.620 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.467      ;
; 97.624 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.464      ;
; 97.625 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.076      ; 2.460      ;
; 97.628 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.072      ; 2.453      ;
; 97.629 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.081      ; 2.461      ;
; 97.634 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.453      ;
; 97.637 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.083      ; 2.455      ;
; 97.656 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.432      ;
; 97.663 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.424      ;
; 97.676 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a26~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.417      ;
; 97.684 ; output_to_12bitDAC:DAC1_inst|read_addr[2]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.405      ;
; 97.694 ; output_to_12bitDAC:DAC1_inst|read_addr[2]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.393      ;
; 97.695 ; output_to_12bitDAC:DAC1_inst|read_addr[8]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.076      ; 2.390      ;
; 97.700 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.072      ; 2.381      ;
; 97.701 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a10~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.083      ; 2.391      ;
; 97.711 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.072      ; 2.370      ;
; 97.715 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.374      ;
; 97.717 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.072      ; 2.364      ;
; 97.717 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.074      ; 2.366      ;
; 97.718 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.070      ; 2.361      ;
; 97.724 ; output_to_12bitDAC:DAC1_inst|read_addr[12] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.070      ; 2.355      ;
; 97.728 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.070      ; 2.351      ;
; 97.729 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.360      ;
; 97.729 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.358      ;
; 97.731 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.357      ;
; 97.735 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.076      ; 2.350      ;
; 97.739 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.074      ; 2.344      ;
; 97.743 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.084      ; 2.350      ;
; 97.743 ; output_to_12bitDAC:DAC1_inst|read_addr[3]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.072      ; 2.338      ;
; 97.748 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.076      ; 2.337      ;
; 97.750 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.079      ; 2.338      ;
; 97.754 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.072      ; 2.327      ;
; 97.758 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a18~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.076      ; 2.327      ;
; 97.760 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.074      ; 2.323      ;
; 97.762 ; output_to_12bitDAC:DAC1_inst|read_addr[4]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.325      ;
; 97.769 ; output_to_12bitDAC:DAC1_inst|read_addr[5]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.078      ; 2.318      ;
; 97.771 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a21~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.074      ; 2.312      ;
; 97.774 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a1~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.081      ; 2.316      ;
; 97.774 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.074      ; 2.309      ;
; 97.775 ; output_to_12bitDAC:DAC1_inst|read_addr[6]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.070      ; 2.304      ;
; 97.782 ; output_to_12bitDAC:DAC1_inst|read_addr[9]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.070      ; 2.297      ;
; 97.786 ; output_to_12bitDAC:DAC1_inst|read_addr[1]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.085      ; 2.308      ;
; 97.794 ; output_to_12bitDAC:DAC0_inst|read_addr[6]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a16~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.082      ; 2.297      ;
; 97.812 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.070      ; 2.267      ;
; 97.812 ; output_to_12bitDAC:DAC1_inst|read_addr[7]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.080      ; 2.277      ;
; 97.812 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.074      ; 2.271      ;
; 97.815 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.072      ; 2.266      ;
; 97.815 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.096      ; 2.290      ;
; 97.823 ; output_to_12bitDAC:DAC1_inst|read_addr[0]  ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a17~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.072      ; 2.258      ;
; 97.824 ; output_to_12bitDAC:DAC0_inst|read_addr[0]  ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a27~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; 0.097      ; 2.282      ;
+--------+--------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                     ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 154.719 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.014     ; 1.504      ;
; 154.719 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.014     ; 1.504      ;
; 154.875 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 1.301      ;
; 154.875 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 1.301      ;
; 154.875 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 1.301      ;
; 155.016 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.203      ;
; 155.016 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.203      ;
; 155.024 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 1.152      ;
; 155.024 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 1.152      ;
; 155.024 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 1.152      ;
; 155.040 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.179      ;
; 155.040 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.179      ;
; 155.042 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 1.134      ;
; 155.042 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 1.134      ;
; 155.042 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 1.134      ;
; 155.044 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.175      ;
; 155.044 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.175      ;
; 155.104 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.013     ; 1.120      ;
; 155.186 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.033      ;
; 155.186 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.033      ;
; 155.202 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 0.974      ;
; 155.202 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 0.974      ;
; 155.202 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.061     ; 0.974      ;
; 155.217 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.002      ;
; 155.217 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.002      ;
; 155.217 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.002      ;
; 155.217 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 1.002      ;
; 155.221 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 0.998      ;
; 155.221 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 0.998      ;
; 155.354 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.017     ; 0.866      ;
; 155.363 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 0.856      ;
; 155.363 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.018     ; 0.856      ;
; 155.392 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.017     ; 0.828      ;
; 155.461 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.717      ;
; 155.469 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.017     ; 0.751      ;
; 155.618 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.017     ; 0.602      ;
; 155.630 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.548      ;
; 155.638 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.540      ;
; 155.664 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.059     ; 0.514      ;
; 155.684 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.017     ; 0.536      ;
; 155.694 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.017     ; 0.526      ;
; 155.715 ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.060     ; 0.462      ;
; 155.728 ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.060     ; 0.449      ;
; 155.765 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.017     ; 0.455      ;
; 155.820 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.017     ; 0.400      ;
; 310.739 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.035     ; 1.713      ;
; 310.739 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.035     ; 1.713      ;
; 310.739 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.035     ; 1.713      ;
; 311.382 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.039     ; 1.066      ;
; 311.382 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.039     ; 1.066      ;
; 311.404 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.039     ; 1.044      ;
; 311.404 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.039     ; 1.044      ;
; 311.532 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.918      ;
; 311.532 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.918      ;
; 311.565 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.039     ; 0.883      ;
; 311.565 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.039     ; 0.883      ;
; 311.571 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.039     ; 0.877      ;
; 311.571 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.039     ; 0.877      ;
; 311.625 ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.825      ;
; 311.677 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.773      ;
; 311.677 ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.773      ;
; 311.794 ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.656      ;
; 311.814 ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.039     ; 0.634      ;
; 311.814 ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.038     ; 0.635      ;
; 311.884 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.566      ;
; 311.910 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.540      ;
; 311.911 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.539      ;
; 311.913 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.537      ;
; 311.914 ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.038     ; 0.535      ;
; 311.917 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.039     ; 0.531      ;
; 311.917 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.039     ; 0.531      ;
; 311.917 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.039     ; 0.531      ;
; 311.918 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.039     ; 0.530      ;
; 312.038 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.412      ;
; 312.039 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.411      ;
; 312.042 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.408      ;
; 312.057 ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.038     ; 0.392      ;
; 312.059 ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.038     ; 0.390      ;
; 312.064 ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.386      ;
; 312.090 ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.038     ; 0.359      ;
; 312.090 ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.038     ; 0.359      ;
; 312.091 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.359      ;
; 312.091 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.359      ;
; 312.091 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.359      ;
; 312.091 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.359      ;
; 312.099 ; ADC_CTRL:ADC_CTRL_inst|data             ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.038     ; 0.350      ;
; 312.100 ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.037     ; 0.350      ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                 ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.185   ; ADC_CTRL:ADC_CTRL_inst|data             ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186   ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186   ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186   ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186   ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192   ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193   ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.205   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.207   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.329      ;
; 0.208   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.330      ;
; 0.220   ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
; 0.221   ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.342      ;
; 0.223   ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.312   ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.314   ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.317   ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.323   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.441      ;
; 0.324   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.442      ;
; 0.324   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.442      ;
; 0.324   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.442      ;
; 0.349   ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.471      ;
; 0.372   ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.493      ;
; 0.388   ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.510      ;
; 0.437   ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.556      ;
; 0.438   ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.561      ;
; 0.544   ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.667      ;
; 0.644   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.765      ;
; 0.644   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.765      ;
; 0.753   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[1] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.874      ;
; 0.753   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC1 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.874      ;
; 0.756   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.874      ;
; 0.756   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.874      ;
; 0.770   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.888      ;
; 0.770   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.888      ;
; 0.872   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[2] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.990      ;
; 0.872   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC2 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.990      ;
; 0.881   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|led[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.999      ;
; 0.881   ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; ADC_INTERLOCK:ADC_INTERLOCK_inst|LOGIC0 ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.999      ;
; 1.433   ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.555      ;
; 1.433   ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.555      ;
; 1.433   ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.555      ;
; 156.420 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.059      ; 0.333      ;
; 156.484 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.059      ; 0.397      ;
; 156.512 ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.382      ;
; 156.519 ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.016      ; 0.389      ;
; 156.552 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.017      ; 0.423      ;
; 156.555 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.059      ; 0.468      ;
; 156.558 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.059      ; 0.471      ;
; 156.602 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.017      ; 0.473      ;
; 156.623 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.017      ; 0.494      ;
; 156.641 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.059      ; 0.554      ;
; 156.682 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.059      ; 0.595      ;
; 156.760 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|adc_data[11]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.017      ; 0.631      ;
; 156.779 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.059      ; 0.692      ;
; 156.804 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.059      ; 0.717      ;
; 156.937 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 0.849      ;
; 156.937 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 0.849      ;
; 157.001 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|data             ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.062      ; 0.917      ;
; 157.050 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 0.962      ;
; 157.050 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 0.962      ;
; 157.056 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 0.968      ;
; 157.056 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 0.968      ;
; 157.066 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 0.978      ;
; 157.066 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]      ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 0.978      ;
; 157.083 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.015      ; 0.952      ;
; 157.083 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.015      ; 0.952      ;
; 157.083 ; ADC_CTRL:ADC_CTRL_inst|n_count[2]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.015      ; 0.952      ;
; 157.131 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 1.043      ;
; 157.131 ; ADC_CTRL:ADC_CTRL_inst|count[2]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 1.043      ;
; 157.220 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 1.132      ;
; 157.220 ; ADC_CTRL:ADC_CTRL_inst|count[0]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 1.132      ;
; 157.239 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.015      ; 1.108      ;
; 157.239 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.015      ; 1.108      ;
; 157.239 ; ADC_CTRL:ADC_CTRL_inst|n_count[0]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.015      ; 1.108      ;
; 157.250 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 1.162      ;
; 157.250 ; ADC_CTRL:ADC_CTRL_inst|count[3]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 1.162      ;
; 157.260 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 1.172      ;
; 157.260 ; ADC_CTRL:ADC_CTRL_inst|count[1]         ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.058      ; 1.172      ;
; 157.281 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.015      ; 1.150      ;
; 157.281 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.015      ; 1.150      ;
; 157.281 ; ADC_CTRL:ADC_CTRL_inst|n_count[1]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.015      ; 1.150      ;
; 157.420 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[1]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.015      ; 1.289      ;
; 157.420 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_ch_read[0]   ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.015      ; 1.289      ;
; 157.420 ; ADC_CTRL:ADC_CTRL_inst|n_count[3]       ; ADC_CTRL:ADC_CTRL_inst|prv_adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.015      ; 1.289      ;
; 157.460 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|ch_reading[0]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 1.375      ;
; 157.460 ; ADC_CTRL:ADC_CTRL_inst|go_en            ; ADC_CTRL:ADC_CTRL_inst|ch_reading[1]    ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 1.375      ;
+---------+-----------------------------------------+-----------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                          ; To Node                                                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; FT245Comm:comm_inst|data_out[14]                                                                   ; FT245Comm:comm_inst|data_out[14]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[15]                                                                   ; FT245Comm:comm_inst|data_out[15]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[13]                                                                   ; FT245Comm:comm_inst|data_out[13]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[8]                                                                    ; FT245Comm:comm_inst|data_out[8]                                                                                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[11]                                                                   ; FT245Comm:comm_inst|data_out[11]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[12]                                                                   ; FT245Comm:comm_inst|data_out[12]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[10]                                                                   ; FT245Comm:comm_inst|data_out[10]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|data_out[9]                                                                    ; FT245Comm:comm_inst|data_out[9]                                                                                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|chanx_wren                                                                     ; FT245Comm:comm_inst|chanx_wren                                                                                     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|run_wavex                                                                      ; FT245Comm:comm_inst|run_wavex                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|run_count[1]                                                                   ; FT245Comm:comm_inst|run_count[1]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|run_count[0]                                                                   ; FT245Comm:comm_inst|run_count[0]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[0]                                                                       ; FT245Comm:comm_inst|count[0]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|command.WRITE1                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[1]                                                                       ; FT245Comm:comm_inst|count[1]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[3]                                                                       ; FT245Comm:comm_inst|count[3]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[12]                                                                      ; FT245Comm:comm_inst|count[12]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[13]                                                                      ; FT245Comm:comm_inst|count[13]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[14]                                                                      ; FT245Comm:comm_inst|count[14]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[15]                                                                      ; FT245Comm:comm_inst|count[15]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[6]                                                                       ; FT245Comm:comm_inst|count[6]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[4]                                                                       ; FT245Comm:comm_inst|count[4]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[5]                                                                       ; FT245Comm:comm_inst|count[5]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|count[7]                                                                       ; FT245Comm:comm_inst|count[7]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.SETADDR1                                                               ; FT245Comm:comm_inst|command.SETADDR1                                                                               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.CHANNEL1                                                               ; FT245Comm:comm_inst|command.CHANNEL1                                                                               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.BURST1                                                                 ; FT245Comm:comm_inst|command.BURST1                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.SETADDR2                                                               ; FT245Comm:comm_inst|command.SETADDR2                                                                               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.WRITE2                                                                 ; FT245Comm:comm_inst|command.WRITE2                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FT245Comm:comm_inst|command.BURST2                                                                 ; FT245Comm:comm_inst|command.BURST2                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[8]                                                                       ; FT245Comm:comm_inst|count[8]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[9]                                                                       ; FT245Comm:comm_inst|count[9]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[10]                                                                      ; FT245Comm:comm_inst|count[10]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[11]                                                                      ; FT245Comm:comm_inst|count[11]                                                                                      ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|count[2]                                                                       ; FT245Comm:comm_inst|count[2]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; FT245Comm:comm_inst|command.NONE                                                                   ; FT245Comm:comm_inst|command.NONE                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; output_to_12bitDAC:DAC1_inst|read_addr[5]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 0.592      ;
; 0.193 ; output_to_12bitDAC:DAC1_inst|read_addr[9]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 0.593      ;
; 0.205 ; output_to_12bitDAC:DAC1_inst|read_addr[12]                                                         ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 0.605      ;
; 0.209 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 0.621      ;
; 0.223 ; output_to_12bitDAC:DAC0_inst|read_addr[13]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.419      ;
; 0.227 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|command.WRITE2                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.348      ;
; 0.230 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[15]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.351      ;
; 0.230 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[9]                                                                                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.351      ;
; 0.231 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[11]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.352      ;
; 0.231 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[10]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.352      ;
; 0.232 ; output_to_12bitDAC:DAC1_inst|read_addr[10]                                                         ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 0.632      ;
; 0.233 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[12]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.354      ;
; 0.234 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[14]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.355      ;
; 0.234 ; output_to_12bitDAC:DAC0_inst|read_addr[8]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 0.646      ;
; 0.235 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[13]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.356      ;
; 0.235 ; FT245Comm:comm_inst|command.WRITE1                                                                 ; FT245Comm:comm_inst|data_out[8]                                                                                    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.356      ;
; 0.237 ; output_to_12bitDAC:DAC0_inst|read_addr[0]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 0.640      ;
; 0.245 ; output_to_12bitDAC:DAC0_inst|read_addr[1]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a14~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.288      ; 0.657      ;
; 0.246 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.652      ;
; 0.250 ; output_to_12bitDAC:DAC0_inst|read_addr[0]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.656      ;
; 0.264 ; output_to_12bitDAC:DAC0_inst|read_addr[11]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 0.657      ;
; 0.264 ; output_to_12bitDAC:DAC0_inst|read_addr[4]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 0.662      ;
; 0.266 ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0] ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|out_address_reg_b[0]             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 0.670      ;
; 0.269 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 0.664      ;
; 0.269 ; output_to_12bitDAC:DAC0_inst|read_addr[2]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 0.677      ;
; 0.273 ; output_to_12bitDAC:DAC0_inst|read_addr[2]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.679      ;
; 0.275 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a9~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.274      ; 0.673      ;
; 0.279 ; output_to_12bitDAC:DAC0_inst|read_addr[4]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 0.674      ;
; 0.282 ; output_to_12bitDAC:DAC0_inst|read_addr[6]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.688      ;
; 0.283 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 0.691      ;
; 0.291 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a8~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.281      ; 0.696      ;
; 0.294 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.700      ;
; 0.300 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 0.695      ;
; 0.301 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.691      ;
; 0.311 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 0.706      ;
; 0.313 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a7~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.703      ;
; 0.313 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a2~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.284      ; 0.721      ;
; 0.314 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.720      ;
; 0.322 ; output_to_12bitDAC:DAC1_inst|read_addr[3]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 0.717      ;
; 0.322 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a31~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.269      ; 0.715      ;
; 0.324 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a23~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.271      ; 0.719      ;
; 0.327 ; FT245Comm:comm_inst|run_count[0]                                                                   ; FT245Comm:comm_inst|run_count[1]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.448      ;
; 0.327 ; output_to_12bitDAC:DAC1_inst|read_addr[6]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.276      ; 0.727      ;
; 0.331 ; FT245Comm:comm_inst|comm_state.IDLE                                                                ; FT245Comm:comm_inst|count[3]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.452      ;
; 0.338 ; FT245Comm:comm_inst|comm_state.RECEIVE                                                             ; FT245Comm:comm_inst|chanx_wren                                                                                     ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.459      ;
; 0.339 ; FT245Comm:comm_inst|comm_state.IDLE                                                                ; FT245Comm:comm_inst|count[0]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.460      ;
; 0.339 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a11~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.748      ;
; 0.344 ; FT245Comm:comm_inst|comm_state.IDLE                                                                ; FT245Comm:comm_inst|count[1]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.465      ;
; 0.361 ; output_to_12bitDAC:DAC0_inst|read_addr[7]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a12~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.291      ; 0.776      ;
; 0.362 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a15~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.279      ; 0.765      ;
; 0.364 ; output_to_12bitDAC:DAC1_inst|read_addr[13]                                                         ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|address_reg_b[0]                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.560      ;
; 0.365 ; FT245Comm:comm_inst|command.BURST1                                                                 ; FT245Comm:comm_inst|command.BURST2                                                                                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.486      ;
; 0.366 ; output_to_12bitDAC:DAC1_inst|read_addr[8]                                                          ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.768      ;
; 0.370 ; FT245Comm:comm_inst|data_out[4]                                                                    ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a20~porta_datain_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.699      ;
; 0.371 ; FT245Comm:comm_inst|comm_state.RECEIVE                                                             ; FT245Comm:comm_inst|count[0]                                                                                       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.492      ;
; 0.373 ; output_to_12bitDAC:DAC0_inst|read_addr[8]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a24~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.282      ; 0.779      ;
; 0.374 ; FT245Comm:comm_inst|command.SETADDR1                                                               ; FT245Comm:comm_inst|addr_comm[4]                                                                                   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.495      ;
; 0.375 ; output_to_12bitDAC:DAC1_inst|read_addr[12]                                                         ; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a4~portb_address_reg0  ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.278      ; 0.777      ;
; 0.375 ; output_to_12bitDAC:DAC0_inst|read_addr[3]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.784      ;
; 0.376 ; FT245Comm:comm_inst|addr_comm[8]                                                                   ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a29~porta_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.700      ;
; 0.376 ; output_to_12bitDAC:DAC0_inst|read_addr[5]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a25~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.277      ; 0.777      ;
; 0.379 ; output_to_12bitDAC:DAC0_inst|read_addr[2]                                                          ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a30~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.285      ; 0.788      ;
; 0.379 ; output_to_12bitDAC:DAC0_inst|read_addr[12]                                                         ; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ram_block1a28~portb_address_reg0 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.289      ; 0.792      ;
+-------+----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                         ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[6]           ; output_to_12bitDAC:DAC1_inst|dac_out[6]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[7]           ; output_to_12bitDAC:DAC1_inst|dac_out[7]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[8]           ; output_to_12bitDAC:DAC1_inst|dac_out[8]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[9]           ; output_to_12bitDAC:DAC1_inst|dac_out[9]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_out[10]          ; output_to_12bitDAC:DAC1_inst|dac_out[10]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|cs_i                 ; output_to_12bitDAC:DAC1_inst|cs_i                 ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]         ; output_to_12bitDAC:DAC1_inst|dac_dV_i[14]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]         ; output_to_12bitDAC:DAC1_inst|dac_dV_i[12]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]         ; output_to_12bitDAC:DAC1_inst|dac_dV_i[11]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]         ; output_to_12bitDAC:DAC1_inst|dac_dV_i[10]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]          ; output_to_12bitDAC:DAC1_inst|dac_dV_i[9]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]          ; output_to_12bitDAC:DAC1_inst|dac_dV_i[8]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]          ; output_to_12bitDAC:DAC1_inst|dac_dV_i[7]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE   ; output_to_12bitDAC:DAC1_inst|dac_read_mode.NONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.DONE   ; output_to_12bitDAC:DAC1_inst|dac_read_mode.DONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|timing               ; output_to_12bitDAC:DAC1_inst|timing               ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|count[15]            ; output_to_12bitDAC:DAC1_inst|count[15]            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]       ; output_to_12bitDAC:DAC1_inst|time_dac_i[15]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]       ; output_to_12bitDAC:DAC1_inst|time_dac_i[13]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|count[12]            ; output_to_12bitDAC:DAC1_inst|count[12]            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]       ; output_to_12bitDAC:DAC1_inst|time_dac_i[12]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|count[11]            ; output_to_12bitDAC:DAC1_inst|count[11]            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]       ; output_to_12bitDAC:DAC1_inst|time_dac_i[11]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]       ; output_to_12bitDAC:DAC1_inst|time_dac_i[10]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]        ; output_to_12bitDAC:DAC1_inst|time_dac_i[9]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]        ; output_to_12bitDAC:DAC1_inst|time_dac_i[8]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|count[1]             ; output_to_12bitDAC:DAC1_inst|count[1]             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_T ; output_to_12bitDAC:DAC1_inst|dac_read_mode.READ_T ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC1_inst|dac_state.RUNNING    ; output_to_12bitDAC:DAC1_inst|dac_state.RUNNING    ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|count[1]             ; output_to_12bitDAC:DAC0_inst|count[1]             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|count[3]             ; output_to_12bitDAC:DAC0_inst|count[3]             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|count[4]             ; output_to_12bitDAC:DAC0_inst|count[4]             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|count[5]             ; output_to_12bitDAC:DAC0_inst|count[5]             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|count[6]             ; output_to_12bitDAC:DAC0_inst|count[6]             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|count[7]             ; output_to_12bitDAC:DAC0_inst|count[7]             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|count[8]             ; output_to_12bitDAC:DAC0_inst|count[8]             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|count[9]             ; output_to_12bitDAC:DAC0_inst|count[9]             ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|count[10]            ; output_to_12bitDAC:DAC0_inst|count[10]            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|count[11]            ; output_to_12bitDAC:DAC0_inst|count[11]            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|count[13]            ; output_to_12bitDAC:DAC0_inst|count[13]            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]       ; output_to_12bitDAC:DAC0_inst|time_dac_i[15]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]       ; output_to_12bitDAC:DAC0_inst|time_dac_i[14]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|time_dac_i[13]       ; output_to_12bitDAC:DAC0_inst|time_dac_i[13]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|time_dac_i[12]       ; output_to_12bitDAC:DAC0_inst|time_dac_i[12]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|time_dac_i[11]       ; output_to_12bitDAC:DAC0_inst|time_dac_i[11]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|time_dac_i[10]       ; output_to_12bitDAC:DAC0_inst|time_dac_i[10]       ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|time_dac_i[9]        ; output_to_12bitDAC:DAC0_inst|time_dac_i[9]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|time_dac_i[8]        ; output_to_12bitDAC:DAC0_inst|time_dac_i[8]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[31]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[31]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[30]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[30]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[29]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[29]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[28]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[28]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[27]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[27]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[26]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[26]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[25]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[25]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[24]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[24]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[23]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[23]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[22]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[22]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[21]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[21]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[20]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[20]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[19]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[19]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[18]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[18]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[17]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[17]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[16]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[16]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[15]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[15]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[14]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[14]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[13]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[13]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[12]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[12]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[11]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[11]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[10]         ; output_to_12bitDAC:DAC0_inst|dac_dV_i[10]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[9]          ; output_to_12bitDAC:DAC0_inst|dac_dV_i[9]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[8]          ; output_to_12bitDAC:DAC0_inst|dac_dV_i[8]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[7]          ; output_to_12bitDAC:DAC0_inst|dac_dV_i[7]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[6]          ; output_to_12bitDAC:DAC0_inst|dac_dV_i[6]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[5]          ; output_to_12bitDAC:DAC0_inst|dac_dV_i[5]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[4]          ; output_to_12bitDAC:DAC0_inst|dac_dV_i[4]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[3]          ; output_to_12bitDAC:DAC0_inst|dac_dV_i[3]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[2]          ; output_to_12bitDAC:DAC0_inst|dac_dV_i[2]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[1]          ; output_to_12bitDAC:DAC0_inst|dac_dV_i[1]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_dV_i[0]          ; output_to_12bitDAC:DAC0_inst|dac_dV_i[0]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|count[15]            ; output_to_12bitDAC:DAC0_inst|count[15]            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|count[14]            ; output_to_12bitDAC:DAC0_inst|count[14]            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|count[12]            ; output_to_12bitDAC:DAC0_inst|count[12]            ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|time_dac_i[7]        ; output_to_12bitDAC:DAC0_inst|time_dac_i[7]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|time_dac_i[6]        ; output_to_12bitDAC:DAC0_inst|time_dac_i[6]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|time_dac_i[1]        ; output_to_12bitDAC:DAC0_inst|time_dac_i[1]        ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; output_to_12bitDAC:DAC0_inst|dac_read_mode.DONE   ; output_to_12bitDAC:DAC0_inst|dac_read_mode.DONE   ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_out[0]           ; output_to_12bitDAC:DAC1_inst|dac_out[0]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_out[1]           ; output_to_12bitDAC:DAC1_inst|dac_out[1]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_out[2]           ; output_to_12bitDAC:DAC1_inst|dac_out[2]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_out[3]           ; output_to_12bitDAC:DAC1_inst|dac_out[3]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_out[4]           ; output_to_12bitDAC:DAC1_inst|dac_out[4]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_out[5]           ; output_to_12bitDAC:DAC1_inst|dac_out[5]           ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_out[11]          ; output_to_12bitDAC:DAC1_inst|dac_out[11]          ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]         ; output_to_12bitDAC:DAC1_inst|dac_dV_i[31]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]         ; output_to_12bitDAC:DAC1_inst|dac_dV_i[30]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]         ; output_to_12bitDAC:DAC1_inst|dac_dV_i[29]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]         ; output_to_12bitDAC:DAC1_inst|dac_dV_i[28]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]         ; output_to_12bitDAC:DAC1_inst|dac_dV_i[27]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]         ; output_to_12bitDAC:DAC1_inst|dac_dV_i[26]         ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+---------------------------------------------------+---------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 154.919 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.014     ; 1.304      ;
; 154.919 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 156.250      ; -0.014     ; 1.304      ;
; 311.154 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.033     ; 1.300      ;
; 311.154 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[3]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.033     ; 1.300      ;
; 311.154 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[2]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.033     ; 1.300      ;
; 311.154 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[1]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.033     ; 1.300      ;
; 311.154 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[0]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 312.500      ; -0.033     ; 1.300      ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.988   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|adc_data[11] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.112      ;
; 0.988   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[3]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.112      ;
; 0.988   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[2]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.112      ;
; 0.988   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[1]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.112      ;
; 0.988   ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|count[0]     ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.112      ;
; 157.196 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 1.111      ;
; 157.196 ; ADC_CTRL:ADC_CTRL_inst|go_en ; ADC_CTRL:ADC_CTRL_inst|ch_count[1]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -156.250     ; 0.061      ; 1.111      ;
+---------+------------------------------+-------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 66
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 290.814 ns




+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; 86.400  ; 0.185 ; 153.977  ; 0.988   ; 9.416               ;
;  adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 153.585 ; 0.185 ; 153.977  ; 0.988   ; 155.997             ;
;  clk_50MHz                                                 ; N/A     ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 95.436  ; 0.186 ; N/A      ; N/A     ; 99.738              ;
;  comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 86.400  ; 0.186 ; N/A      ; N/A     ; 249.743             ;
; Design-wide TNS                                            ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_50MHz                                                 ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DAC0_wr         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ext_rdl         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_wr         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_cs         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_cs         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_DIN         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_n        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LogicOut1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LogicOut3       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LogicOut2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC0_output[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC1_output[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]          ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ext_rxfl                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button1                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_50MHz               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button0                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ext_data[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ADC_DOUT                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DAC0_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ext_rdl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SCLK        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; DAC0_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.09 V              ; -0.00518 V          ; 0.199 V                              ; 0.274 V                              ; 5.46e-09 s                  ; 5.35e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.56e-08 V                  ; 3.09 V             ; -0.00518 V         ; 0.199 V                             ; 0.274 V                             ; 5.46e-09 s                 ; 5.35e-09 s                 ; Yes                       ; No                        ;
; DAC1_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DAC0_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ext_rdl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ADC_DIN         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SCLK        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LogicOut2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; DAC0_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC0_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.00235 V          ; 0.081 V                              ; 0.192 V                              ; 6.63e-09 s                  ; 6.71e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.00235 V         ; 0.081 V                             ; 0.192 V                             ; 6.63e-09 s                 ; 6.71e-09 s                 ; Yes                       ; Yes                       ;
; DAC1_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; DAC1_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; LED[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DAC0_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ext_rdl         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; DAC1_wr         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_cs         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ADC_DIN         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ADC_CS_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ADC_SCLK        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LogicOut1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LogicOut3       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LogicOut2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DAC0_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC0_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DAC1_output[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; DAC1_output[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[2]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[1]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; LED[0]          ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 33       ; 18       ; 28       ; 9        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2474     ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 834      ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 236124   ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 74310    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 33       ; 18       ; 28       ; 9        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2474     ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 834      ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 236124   ; 0        ; 0        ; 0        ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 74310    ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                              ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5        ; 0        ; 2        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                               ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5        ; 0        ; 2        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 239   ; 239  ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 39    ; 39   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                    ; Clock                                                     ; Type      ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; Constrained ;
; clk_50MHz                                                 ; clk_50MHz                                                 ; Base      ; Constrained ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ADC_DOUT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button0     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_rxfl    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; ADC_CS_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_DIN         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_cs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_wr         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_cs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_wr         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut2       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut3       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_rdl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ADC_DOUT    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button0     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; button1     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_rxfl    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; ADC_CS_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_DIN         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_SCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_cs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_output[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC0_wr         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_cs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_output[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC1_wr         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut1       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut2       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LogicOut3       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ext_rdl         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Sep 01 11:37:49 2016
Info: Command: quartus_sta DE0_12bitDAC_controller -c DE0_myfirstfpga
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DE0_myfirstfpga.out.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {adc_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 125 -multiply_by 8 -duty_cycle 50.00 -name {adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {adc_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {comm_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -duty_cycle 50.00 -name {comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]} {comm_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {comm_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]} {comm_pll_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 86.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    86.400               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    95.436               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   153.585               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.356               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.357               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.357               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 153.977
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   153.977               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.783
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.783               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.747               0.000 clk_50MHz 
    Info (332119):    99.738               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   156.002               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   249.747               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 283.612 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 87.815
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    87.815               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    95.843               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   153.843               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.311               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 154.207
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   154.207               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.633
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.633               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.709               0.000 clk_50MHz 
    Info (332119):    99.742               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   155.997               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   249.743               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 285.304 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 92.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    92.155               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    97.089               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   154.719               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 154.919
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   154.919               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 0.988
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.988               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.416               0.000 clk_50MHz 
    Info (332119):    99.749               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   156.020               0.000 adc_pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   249.781               0.000 comm_pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 66
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 290.814 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 834 megabytes
    Info: Processing ended: Thu Sep 01 11:37:52 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


