================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Fri Aug 30 03:16:14 +08 2024
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         vitis_test
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu3eg-sbva484-2-i


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              11175
FF:               8356
DSP:              48
BRAM:             19
URAM:             0
SRL:              424


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 3.778       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------------+-------+------+-----+------+------+-----+--------+--------+---------+-------------------------+---------------------------------------------------------------------------------+
| Name                                                 | LUT   | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl   | Latency | Variable                | Source                                                                          |
+------------------------------------------------------+-------+------+-----+------+------+-----+--------+--------+---------+-------------------------+---------------------------------------------------------------------------------+
| inst                                                 | 11175 | 8356 | 48  | 19   |      |     |        |        |         |                         |                                                                                 |
|   Loop_VITIS_LOOP_149_1_proc8_U0                     | 49    | 45   |     |      |      |     |        |        |         |                         |                                                                                 |
|     (Loop_VITIS_LOOP_149_1_proc8_U0)                 |       | 8    |     |      |      |     |        |        |         |                         |                                                                                 |
|     flow_control_loop_pipe_U                         | 11    | 1    |     |      |      |     |        |        |         |                         |                                                                                 |
|     regslice_both_input_stream_U                     | 38    | 36   |     |      |      |     |        |        |         |                         |                                                                                 |
|   Loop_VITIS_LOOP_166_3_proc9_U0                     | 36    | 45   |     |      |      |     |        |        |         |                         |                                                                                 |
|     (Loop_VITIS_LOOP_166_3_proc9_U0)                 | 5     | 8    |     |      |      |     |        |        |         |                         |                                                                                 |
|     flow_control_loop_pipe_U                         | 10    | 1    |     |      |      |     |        |        |         |                         |                                                                                 |
|     regslice_both_output_stream_U                    | 21    | 36   |     |      |      |     |        |        |         |                         |                                                                                 |
|   Loop_VITIS_LOOP_79_1_proc_U0                       | 67    | 42   |     |      |      |     |        |        |         |                         |                                                                                 |
|     (Loop_VITIS_LOOP_79_1_proc_U0)                   | 36    | 41   |     |      |      |     |        |        |         |                         |                                                                                 |
|     flow_control_loop_pipe_U                         | 31    | 1    |     |      |      |     |        |        |         |                         |                                                                                 |
|   batch_norm_out_0_V_U                               | 83    | 40   |     | 4    |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_s2p                             |       |      |     |      |      |     |        | auto   | 1       | batch_norm_out_0_V      | vitis_test/nnet/core.cpp:142                                                    |
|   batch_norm_out_1_V_U                               | 148   | 104  |     |      |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_s2p                             |       |      |     |      |      |     |        | auto   | 1       | batch_norm_out_1_V      | vitis_test/nnet/core.cpp:146                                                    |
|   batch_normalization_0_U0                           | 2967  | 2370 | 1   |      |      |     |        |        |         |                         |                                                                                 |
|     (batch_normalization_0_U0)                       | 96    | 136  |     |      |      |     |        |        |         |                         |                                                                                 |
|     batch_norm_0_beta_V_U                            |       | 7    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |      |     |      |      |     |        | auto   | 1       | batch_norm_0_beta_V     |                                                                                 |
|     batch_norm_0_gamma_V_U                           |       | 9    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |      |     |      |      |     |        | auto   | 1       | batch_norm_0_gamma_V    |                                                                                 |
|     batch_norm_0_mean_V_U                            |       | 4    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |      |     |      |      |     |        | auto   | 1       | batch_norm_0_mean_V     |                                                                                 |
|     batch_norm_0_variance_V_U                        |       | 1    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |      |     |      |      |     |        | auto   | 1       | batch_norm_0_variance_V |                                                                                 |
|     dsqrt_64ns_64ns_64_21_no_dsp_1_U15               | 1562  | 1173 |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op dsqrt                                  |       |      |     |      |      |     |        | fabric | 20      | d                       | vitis_test/nnet/core.cpp:49                                                     |
|     flow_control_loop_delay_pipe_U                   | 41    | 2    |     |      |      |     |        |        |         |                         |                                                                                 |
|     frp_pipeline_valid_U                             | 8     | 60   |     |      |      |     |        |        |         |                         |                                                                                 |
|     mac_muladd_24s_9ns_15s_24_4_1_U17                |       |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op mul                                    |       |      |     |      |      |     |        | dsp48  | 3       | r_V_5                   | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       bind_op add                                    |       |      |     |      |      |     |        | dsp48  | 3       | ret_V                   | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|     pf_output_r_d0_U                                 | 105   | 11   |     |      |      |     |        |        |         |                         |                                                                                 |
|     sdiv_24ns_16s_24_28_1_U16                        | 1155  | 967  |     |      |      |     |        |        |         |                         |                                                                                 |
|       (sdiv_24ns_16s_24_28_1_U16)                    | 316   | 32   |     |      |      |     |        |        |         |                         |                                                                                 |
|   batch_normalization_1_U0                           | 3039  | 2495 | 1   |      |      |     |        |        |         |                         |                                                                                 |
|     (batch_normalization_1_U0)                       | 31    | 156  |     |      |      |     |        |        |         |                         |                                                                                 |
|     batch_norm_1_mean_V_U                            | 5     | 9    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |      |     |      |      |     |        | auto   | 1       | batch_norm_1_mean_V     |                                                                                 |
|     batch_norm_1_variance_V_U                        | 45    | 8    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |      |     |      |      |     |        | auto   | 1       | batch_norm_1_variance_V |                                                                                 |
|     dsqrt_64ns_64ns_64_21_no_dsp_1_U38               | 1676  | 1282 |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op dsqrt                                  |       |      |     |      |      |     |        | fabric | 20      | d                       | vitis_test/nnet/core.cpp:105                                                    |
|     flow_control_loop_delay_pipe_U                   | 21    | 2    |     |      |      |     |        |        |         |                         |                                                                                 |
|     frp_pipeline_valid_U                             | 8     | 60   |     |      |      |     |        |        |         |                         |                                                                                 |
|     mac_muladd_24s_10ns_16s_24_4_1_U40               | 10    |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op mul                                    |       |      |     |      |      |     |        | dsp48  | 3       | r_V_3                   | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       bind_op add                                    |       |      |     |      |      |     |        | dsp48  | 3       | ret_V                   | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|     pf_output_r_d0_U                                 | 88    | 11   |     |      |      |     |        |        |         |                         |                                                                                 |
|     sdiv_24ns_16s_24_28_1_U39                        | 1155  | 967  |     |      |      |     |        |        |         |                         |                                                                                 |
|       (sdiv_24ns_16s_24_28_1_U39)                    | 316   | 32   |     |      |      |     |        |        |         |                         |                                                                                 |
|   control_s_axi_U                                    | 23    | 27   |     |      |      |     |        |        |         |                         |                                                                                 |
|   conv1d_0_U0                                        | 159   | 99   | 3   |      |      |     |        |        |         |                         |                                                                                 |
|     (conv1d_0_U0)                                    | 29    | 83   |     |      |      |     |        |        |         |                         |                                                                                 |
|     conv1d_0_biases_V_U                              | 5     | 7    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |      |     |      |      |     |        | auto   | 1       | conv1d_0_biases_V       |                                                                                 |
|     conv1d_0_weights_V_1_0_U                         | 1     | 8    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |      |     |      |      |     |        | auto   | 1       | conv1d_0_weights_V_1_0  |                                                                                 |
|     flow_control_loop_pipe_U                         | 79    | 1    |     |      |      |     |        |        |         |                         |                                                                                 |
|     mac_muladd_16s_8s_24ns_24_4_1_U5                 | 1     |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op mul                                    |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln813               | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813  |
|       bind_op add                                    |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347              | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|     mac_muladd_16s_8s_24ns_24_4_1_U6                 | 46    |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op mul                                    |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln813_1             | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813  |
|       bind_op add                                    |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347_15           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|     mul_mul_16s_8s_24_4_1_U4                         |       |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op mul                                    |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1273              | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|   conv1d_out_0_V_U                                   | 19    | 6    |     | 4    |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_1p                              |       |      |     |      |      |     |        | auto   | 1       | conv1d_out_0_V          | vitis_test/nnet/core.cpp:141                                                    |
|   dense_0_U0                                         | 152   | 82   | 1   | 7    |      |     |        |        |         |                         |                                                                                 |
|     (dense_0_U0)                                     | 16    | 73   |     |      |      |     |        |        |         |                         |                                                                                 |
|     dense_0_biases_V_U                               | 10    | 8    |     |      |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |      |     |      |      |     |        | auto   | 1       | dense_0_biases_V        |                                                                                 |
|     dense_0_weights_V_U                              | 1     |      |     | 7    |      |     |        |        |         |                         |                                                                                 |
|       bind_storage rom_1p                            |       |      |     |      |      |     |        | auto   | 1       | dense_0_weights_V       |                                                                                 |
|     flow_control_loop_pipe_U                         | 54    | 1    |     |      |      |     |        |        |         |                         |                                                                                 |
|     mac_muladd_16s_7s_24s_24_4_1_U32                 | 72    |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|       bind_op mul                                    |       |      |     |      |      |     |        | dsp48  | 3       | r_V_1                   | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273 |
|       bind_op add                                    |       |      |     |      |      |     |        | dsp48  | 3       | ret_V                   | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|   dense_1_U0                                         | 3613  | 2740 | 42  |      |      |     |        |        |         |                         |                                                                                 |
|     (dense_1_U0)                                     | 11    | 274  |     |      |      |     |        |        |         |                         |                                                                                 |
|     dexp_64ns_64ns_64_13_full_dsp_1_U109             | 1842  | 1028 | 26  |      |      |     |        |        |         |                         |                                                                                 |
|       (dexp_64ns_64ns_64_13_full_dsp_1_U109)         |       | 60   |     |      |      |     |        |        |         |                         |                                                                                 |
|     grp_dense_1_Pipeline_VITIS_LOOP_111_1_fu_233     | 151   | 119  | 16  |      |      |     |        |        |         |                         |                                                                                 |
|       (grp_dense_1_Pipeline_VITIS_LOOP_111_1_fu_233) | 47    | 110  |     |      |      |     |        |        |         |                         |                                                                                 |
|       dense_1_biases_V_U                             | 5     | 7    |     |      |      |     |        |        |         |                         |                                                                                 |
|         bind_storage rom_1p                          |       |      |     |      |      |     |        | auto   | 1       | dense_1_biases_V        |                                                                                 |
|       flow_control_loop_pipe_sequential_init_U       | 17    | 2    |     |      |      |     |        |        |         |                         |                                                                                 |
|       mac_muladd_16s_9s_24ns_24_4_1_U50              | 5     |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1347              | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|         bind_op add                                  |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347              | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|       mac_muladd_16s_9s_24ns_24_4_1_U51              | 5     |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1347_1            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|         bind_op add                                  |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347_1            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|       mac_muladd_16s_9s_24ns_24_4_1_U52              | 5     |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1347_2            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|         bind_op add                                  |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347_2            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|       mac_muladd_16s_9s_24ns_24_4_1_U53              | 5     |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1347_3            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|         bind_op add                                  |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347_3            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|       mac_muladd_16s_9s_24ns_24_4_1_U54              | 5     |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1347_4            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|         bind_op add                                  |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347_4            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|       mac_muladd_16s_9s_24ns_24_4_1_U55              | 5     |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1347_5            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|         bind_op add                                  |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347_5            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|       mac_muladd_16s_9s_24ns_24_4_1_U56              | 5     |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1347_6            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|         bind_op add                                  |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347_6            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|       mac_muladd_16s_9s_24ns_24_4_1_U57              | 5     |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1347_7            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|         bind_op add                                  |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347_7            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|       mac_muladd_16s_9s_24ns_24_4_1_U58              | 5     |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1347_8            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|         bind_op add                                  |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347_8            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|       mac_muladd_16s_9s_24ns_24_4_1_U59              | 5     |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1347_9            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|         bind_op add                                  |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347_9            | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|       mac_muladd_16s_9s_24ns_24_4_1_U60              | 5     |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1347_10           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|         bind_op add                                  |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347_10           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|       mac_muladd_16s_9s_24ns_24_4_1_U61              | 5     |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1347_11           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|         bind_op add                                  |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347_11           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|       mac_muladd_16s_9s_24ns_24_4_1_U62              | 5     |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1347_12           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|         bind_op add                                  |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347_12           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|       mac_muladd_16s_9s_24ns_24_4_1_U63              | 5     |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1347_13           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|         bind_op add                                  |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347_13           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|       mac_muladd_16s_9s_24ns_24_4_1_U64              | 13    |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln1347_14           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|         bind_op add                                  |       |      |     |      |      |     |        | dsp48  | 3       | add_ln1347_14           | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347 |
|       mul_mul_16s_9s_24_4_1_U49                      |       |      | 1   |      |      |     |        |        |         |                         |                                                                                 |
|         bind_op mul                                  |       |      |     |      |      |     |        | dsp48  | 3       | mul_ln818               | /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:818  |
|     grp_dense_1_Pipeline_VITIS_LOOP_122_3_fu_291     | 168   | 117  |     |      |      |     |        |        |         |                         |                                                                                 |
|       (grp_dense_1_Pipeline_VITIS_LOOP_122_3_fu_291) | 155   | 115  |     |      |      |     |        |        |         |                         |                                                                                 |
|       flow_control_loop_pipe_sequential_init_U       | 13    | 2    |     |      |      |     |        |        |         |                         |                                                                                 |
|     grp_dense_1_Pipeline_VITIS_LOOP_126_4_fu_298     | 1441  | 1202 |     |      |      |     |        |        |         |                         |                                                                                 |
|       (grp_dense_1_Pipeline_VITIS_LOOP_126_4_fu_298) | 375   | 232  |     |      |      |     |        |        |         |                         |                                                                                 |
|       flow_control_loop_pipe_sequential_init_U       | 26    | 2    |     |      |      |     |        |        |         |                         |                                                                                 |
|       sdiv_24ns_16s_16_28_1_U105                     | 1040  | 968  |     |      |      |     |        |        |         |                         |                                                                                 |
|         (sdiv_24ns_16s_16_28_1_U105)                 | 209   | 48   |     |      |      |     |        |        |         |                         |                                                                                 |
|   dense_out_0_V_U                                    | 31    | 21   |     |      |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_1p                              |       |      |     |      |      |     |        | auto   | 1       | dense_out_0_V           | vitis_test/nnet/core.cpp:145                                                    |
|   flatten_out_0_V_U                                  | 6     | 6    |     | 2    |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_1p                              |       |      |     |      |      |     |        | auto   | 1       | flatten_out_0_V         | vitis_test/nnet/core.cpp:144                                                    |
|   input_V_0_U                                        | 437   | 105  |     |      |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_s2p                             |       |      |     |      |      |     |        | auto   | 1       | input_V_0               | vitis_test/nnet/core.cpp:138                                                    |
|   max_pool_out_0_V_U                                 | 6     | 6    |     | 2    |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_1p                              |       |      |     |      |      |     |        | auto   | 1       | max_pool_out_0_V        | vitis_test/nnet/core.cpp:143                                                    |
|   max_pooling1d_0_U0                                 | 65    | 34   |     |      |      |     |        |        |         |                         |                                                                                 |
|     (max_pooling1d_0_U0)                             | 22    | 33   |     |      |      |     |        |        |         |                         |                                                                                 |
|   output_V_U                                         | 275   | 89   |     |      |      |     |        |        |         |                         |                                                                                 |
|     bind_storage ram_s2p                             |       |      |     |      |      |     |        | auto   | 1       | output_V                | vitis_test/nnet/core.cpp:139                                                    |
+------------------------------------------------------+-------+------+-----+------+------+-----+--------+--------+---------+-------------------------+---------------------------------------------------------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 15.84% | OK     |
| FD                                                        | 50%       | 5.92%  | OK     |
| LUTRAM+SRL                                                | 25%       | 3.06%  | OK     |
| CARRY8                                                    | 25%       | 9.39%  | OK     |
| MUXF7                                                     | 15%       | 1.35%  | OK     |
| DSP                                                       | 80%       | 13.33% | OK     |
| RAMB/FIFO                                                 | 80%       | 4.40%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 8.87%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1323      | 116    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                                                                                 | ENDPOINT PIN                                                                                                                    | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                                                                                                |                                                                                                                                 |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 6.222 | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[56]/D |           13 |          2 |          3.729 |          3.405 |        0.324 |
| Path2 | 6.223 | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[54]/D |           13 |          2 |          3.728 |          3.405 |        0.323 |
| Path3 | 6.235 | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[55]/D |           13 |          2 |          3.716 |          3.392 |        0.324 |
| Path4 | 6.249 | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[48]/D |           12 |          2 |          3.702 |          3.383 |        0.319 |
| Path5 | 6.250 | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST/CLK | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[46]/D |           12 |          2 |          3.701 |          3.383 |        0.318 |
+-------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q[24]_i_4                                                                                           | CLB.LUT.LUT2           |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[24]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[32]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[40]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[48]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[56]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[56]                                                 | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q[24]_i_4                                                                                           | CLB.LUT.LUT2           |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[24]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[32]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[40]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[48]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[56]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[54]                                                 | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q[24]_i_4                                                                                           | CLB.LUT.LUT2           |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[24]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[32]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[40]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[48]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[56]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[55]                                                 | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q[24]_i_4                                                                                           | CLB.LUT.LUT2           |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[24]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[32]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[40]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[48]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[48]                                                 | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                                                                   | Primitive Type         |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e2.iDSP48E2/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q[24]_i_4                                                                                           | CLB.LUT.LUT2           |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[24]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[32]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[40]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/opt_has_pipe.first_q_reg[48]_i_1                                                                                       | CLB.CARRY.CARRY8       |
    | i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.adder_delay/i_pipe/opt_has_pipe.first_q_reg[46]                                                 | REGISTER.SDR.FDRE      |
    +-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------+
| Report Type              | Report Location                                                      |
+--------------------------+----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/gesture_model_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/gesture_model_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/gesture_model_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/gesture_model_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/gesture_model_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/gesture_model_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------------+


