 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : PlusOperatorAdder
Version: U-2022.12-SP7
Date   : Tue Dec 12 19:21:09 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[31] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PlusOperatorAdder  8000                  saed90nm_typ_ht
  PlusOperatorAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  B[0] (in)                                               0.00       1.00 r
  add_1_root_add_9_2/B[0] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       1.00 r
  add_1_root_add_9_2/U1_0/CO (FADDX1)                     0.39       1.39 r
  add_1_root_add_9_2/U1_1/CO (FADDX1)                     0.33       1.72 r
  add_1_root_add_9_2/U1_2/CO (FADDX1)                     0.33       2.06 r
  add_1_root_add_9_2/U1_3/CO (FADDX1)                     0.33       2.39 r
  add_1_root_add_9_2/U1_4/CO (FADDX1)                     0.33       2.72 r
  add_1_root_add_9_2/U1_5/CO (FADDX1)                     0.33       3.06 r
  add_1_root_add_9_2/U1_6/CO (FADDX1)                     0.33       3.39 r
  add_1_root_add_9_2/U1_7/CO (FADDX1)                     0.33       3.72 r
  add_1_root_add_9_2/U1_8/CO (FADDX1)                     0.33       4.06 r
  add_1_root_add_9_2/U1_9/CO (FADDX1)                     0.33       4.39 r
  add_1_root_add_9_2/U1_10/CO (FADDX1)                    0.33       4.72 r
  add_1_root_add_9_2/U1_11/CO (FADDX1)                    0.33       5.05 r
  add_1_root_add_9_2/U1_12/CO (FADDX1)                    0.33       5.39 r
  add_1_root_add_9_2/U1_13/CO (FADDX1)                    0.33       5.72 r
  add_1_root_add_9_2/U1_14/CO (FADDX1)                    0.33       6.05 r
  add_1_root_add_9_2/U1_15/CO (FADDX1)                    0.33       6.39 r
  add_1_root_add_9_2/U1_16/CO (FADDX1)                    0.33       6.72 r
  add_1_root_add_9_2/U1_17/CO (FADDX1)                    0.33       7.05 r
  add_1_root_add_9_2/U1_18/CO (FADDX1)                    0.33       7.39 r
  add_1_root_add_9_2/U1_19/CO (FADDX1)                    0.33       7.72 r
  add_1_root_add_9_2/U1_20/CO (FADDX1)                    0.33       8.05 r
  add_1_root_add_9_2/U1_21/CO (FADDX1)                    0.33       8.38 r
  add_1_root_add_9_2/U1_22/CO (FADDX1)                    0.33       8.72 r
  add_1_root_add_9_2/U1_23/CO (FADDX1)                    0.33       9.05 r
  add_1_root_add_9_2/U1_24/CO (FADDX1)                    0.33       9.38 r
  add_1_root_add_9_2/U1_25/CO (FADDX1)                    0.33       9.72 r
  add_1_root_add_9_2/U1_26/CO (FADDX1)                    0.33      10.05 r
  add_1_root_add_9_2/U1_27/CO (FADDX1)                    0.33      10.38 r
  add_1_root_add_9_2/U1_28/CO (FADDX1)                    0.33      10.72 r
  add_1_root_add_9_2/U1_29/CO (FADDX1)                    0.33      11.05 r
  add_1_root_add_9_2/U1_30/CO (FADDX1)                    0.33      11.38 r
  add_1_root_add_9_2/U1_31/S (FADDX1)                     0.38      11.76 f
  add_1_root_add_9_2/SUM[31] (PlusOperatorAdder_DW01_add_0)
                                                          0.00      11.76 f
  Sum[31] (out)                                           0.22      11.98 f
  data arrival time                                                 11.98

  clock vsysclk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                -11.98
  --------------------------------------------------------------------------
  slack (MET)                                                        7.52


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[30] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PlusOperatorAdder  8000                  saed90nm_typ_ht
  PlusOperatorAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  B[0] (in)                                               0.00       1.00 r
  add_1_root_add_9_2/B[0] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       1.00 r
  add_1_root_add_9_2/U1_0/CO (FADDX1)                     0.39       1.39 r
  add_1_root_add_9_2/U1_1/CO (FADDX1)                     0.33       1.72 r
  add_1_root_add_9_2/U1_2/CO (FADDX1)                     0.33       2.06 r
  add_1_root_add_9_2/U1_3/CO (FADDX1)                     0.33       2.39 r
  add_1_root_add_9_2/U1_4/CO (FADDX1)                     0.33       2.72 r
  add_1_root_add_9_2/U1_5/CO (FADDX1)                     0.33       3.06 r
  add_1_root_add_9_2/U1_6/CO (FADDX1)                     0.33       3.39 r
  add_1_root_add_9_2/U1_7/CO (FADDX1)                     0.33       3.72 r
  add_1_root_add_9_2/U1_8/CO (FADDX1)                     0.33       4.06 r
  add_1_root_add_9_2/U1_9/CO (FADDX1)                     0.33       4.39 r
  add_1_root_add_9_2/U1_10/CO (FADDX1)                    0.33       4.72 r
  add_1_root_add_9_2/U1_11/CO (FADDX1)                    0.33       5.05 r
  add_1_root_add_9_2/U1_12/CO (FADDX1)                    0.33       5.39 r
  add_1_root_add_9_2/U1_13/CO (FADDX1)                    0.33       5.72 r
  add_1_root_add_9_2/U1_14/CO (FADDX1)                    0.33       6.05 r
  add_1_root_add_9_2/U1_15/CO (FADDX1)                    0.33       6.39 r
  add_1_root_add_9_2/U1_16/CO (FADDX1)                    0.33       6.72 r
  add_1_root_add_9_2/U1_17/CO (FADDX1)                    0.33       7.05 r
  add_1_root_add_9_2/U1_18/CO (FADDX1)                    0.33       7.39 r
  add_1_root_add_9_2/U1_19/CO (FADDX1)                    0.33       7.72 r
  add_1_root_add_9_2/U1_20/CO (FADDX1)                    0.33       8.05 r
  add_1_root_add_9_2/U1_21/CO (FADDX1)                    0.33       8.38 r
  add_1_root_add_9_2/U1_22/CO (FADDX1)                    0.33       8.72 r
  add_1_root_add_9_2/U1_23/CO (FADDX1)                    0.33       9.05 r
  add_1_root_add_9_2/U1_24/CO (FADDX1)                    0.33       9.38 r
  add_1_root_add_9_2/U1_25/CO (FADDX1)                    0.33       9.72 r
  add_1_root_add_9_2/U1_26/CO (FADDX1)                    0.33      10.05 r
  add_1_root_add_9_2/U1_27/CO (FADDX1)                    0.33      10.38 r
  add_1_root_add_9_2/U1_28/CO (FADDX1)                    0.33      10.72 r
  add_1_root_add_9_2/U1_29/CO (FADDX1)                    0.33      11.05 r
  add_1_root_add_9_2/U1_30/S (FADDX1)                     0.38      11.43 f
  add_1_root_add_9_2/SUM[30] (PlusOperatorAdder_DW01_add_0)
                                                          0.00      11.43 f
  Sum[30] (out)                                           0.22      11.65 f
  data arrival time                                                 11.65

  clock vsysclk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                -11.65
  --------------------------------------------------------------------------
  slack (MET)                                                        7.85


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[29] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PlusOperatorAdder  8000                  saed90nm_typ_ht
  PlusOperatorAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  B[0] (in)                                               0.00       1.00 r
  add_1_root_add_9_2/B[0] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       1.00 r
  add_1_root_add_9_2/U1_0/CO (FADDX1)                     0.39       1.39 r
  add_1_root_add_9_2/U1_1/CO (FADDX1)                     0.33       1.72 r
  add_1_root_add_9_2/U1_2/CO (FADDX1)                     0.33       2.06 r
  add_1_root_add_9_2/U1_3/CO (FADDX1)                     0.33       2.39 r
  add_1_root_add_9_2/U1_4/CO (FADDX1)                     0.33       2.72 r
  add_1_root_add_9_2/U1_5/CO (FADDX1)                     0.33       3.06 r
  add_1_root_add_9_2/U1_6/CO (FADDX1)                     0.33       3.39 r
  add_1_root_add_9_2/U1_7/CO (FADDX1)                     0.33       3.72 r
  add_1_root_add_9_2/U1_8/CO (FADDX1)                     0.33       4.06 r
  add_1_root_add_9_2/U1_9/CO (FADDX1)                     0.33       4.39 r
  add_1_root_add_9_2/U1_10/CO (FADDX1)                    0.33       4.72 r
  add_1_root_add_9_2/U1_11/CO (FADDX1)                    0.33       5.05 r
  add_1_root_add_9_2/U1_12/CO (FADDX1)                    0.33       5.39 r
  add_1_root_add_9_2/U1_13/CO (FADDX1)                    0.33       5.72 r
  add_1_root_add_9_2/U1_14/CO (FADDX1)                    0.33       6.05 r
  add_1_root_add_9_2/U1_15/CO (FADDX1)                    0.33       6.39 r
  add_1_root_add_9_2/U1_16/CO (FADDX1)                    0.33       6.72 r
  add_1_root_add_9_2/U1_17/CO (FADDX1)                    0.33       7.05 r
  add_1_root_add_9_2/U1_18/CO (FADDX1)                    0.33       7.39 r
  add_1_root_add_9_2/U1_19/CO (FADDX1)                    0.33       7.72 r
  add_1_root_add_9_2/U1_20/CO (FADDX1)                    0.33       8.05 r
  add_1_root_add_9_2/U1_21/CO (FADDX1)                    0.33       8.38 r
  add_1_root_add_9_2/U1_22/CO (FADDX1)                    0.33       8.72 r
  add_1_root_add_9_2/U1_23/CO (FADDX1)                    0.33       9.05 r
  add_1_root_add_9_2/U1_24/CO (FADDX1)                    0.33       9.38 r
  add_1_root_add_9_2/U1_25/CO (FADDX1)                    0.33       9.72 r
  add_1_root_add_9_2/U1_26/CO (FADDX1)                    0.33      10.05 r
  add_1_root_add_9_2/U1_27/CO (FADDX1)                    0.33      10.38 r
  add_1_root_add_9_2/U1_28/CO (FADDX1)                    0.33      10.72 r
  add_1_root_add_9_2/U1_29/S (FADDX1)                     0.38      11.10 f
  add_1_root_add_9_2/SUM[29] (PlusOperatorAdder_DW01_add_0)
                                                          0.00      11.10 f
  Sum[29] (out)                                           0.22      11.32 f
  data arrival time                                                 11.32

  clock vsysclk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                -11.32
  --------------------------------------------------------------------------
  slack (MET)                                                        8.18


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[28] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PlusOperatorAdder  8000                  saed90nm_typ_ht
  PlusOperatorAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  B[0] (in)                                               0.00       1.00 r
  add_1_root_add_9_2/B[0] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       1.00 r
  add_1_root_add_9_2/U1_0/CO (FADDX1)                     0.39       1.39 r
  add_1_root_add_9_2/U1_1/CO (FADDX1)                     0.33       1.72 r
  add_1_root_add_9_2/U1_2/CO (FADDX1)                     0.33       2.06 r
  add_1_root_add_9_2/U1_3/CO (FADDX1)                     0.33       2.39 r
  add_1_root_add_9_2/U1_4/CO (FADDX1)                     0.33       2.72 r
  add_1_root_add_9_2/U1_5/CO (FADDX1)                     0.33       3.06 r
  add_1_root_add_9_2/U1_6/CO (FADDX1)                     0.33       3.39 r
  add_1_root_add_9_2/U1_7/CO (FADDX1)                     0.33       3.72 r
  add_1_root_add_9_2/U1_8/CO (FADDX1)                     0.33       4.06 r
  add_1_root_add_9_2/U1_9/CO (FADDX1)                     0.33       4.39 r
  add_1_root_add_9_2/U1_10/CO (FADDX1)                    0.33       4.72 r
  add_1_root_add_9_2/U1_11/CO (FADDX1)                    0.33       5.05 r
  add_1_root_add_9_2/U1_12/CO (FADDX1)                    0.33       5.39 r
  add_1_root_add_9_2/U1_13/CO (FADDX1)                    0.33       5.72 r
  add_1_root_add_9_2/U1_14/CO (FADDX1)                    0.33       6.05 r
  add_1_root_add_9_2/U1_15/CO (FADDX1)                    0.33       6.39 r
  add_1_root_add_9_2/U1_16/CO (FADDX1)                    0.33       6.72 r
  add_1_root_add_9_2/U1_17/CO (FADDX1)                    0.33       7.05 r
  add_1_root_add_9_2/U1_18/CO (FADDX1)                    0.33       7.39 r
  add_1_root_add_9_2/U1_19/CO (FADDX1)                    0.33       7.72 r
  add_1_root_add_9_2/U1_20/CO (FADDX1)                    0.33       8.05 r
  add_1_root_add_9_2/U1_21/CO (FADDX1)                    0.33       8.38 r
  add_1_root_add_9_2/U1_22/CO (FADDX1)                    0.33       8.72 r
  add_1_root_add_9_2/U1_23/CO (FADDX1)                    0.33       9.05 r
  add_1_root_add_9_2/U1_24/CO (FADDX1)                    0.33       9.38 r
  add_1_root_add_9_2/U1_25/CO (FADDX1)                    0.33       9.72 r
  add_1_root_add_9_2/U1_26/CO (FADDX1)                    0.33      10.05 r
  add_1_root_add_9_2/U1_27/CO (FADDX1)                    0.33      10.38 r
  add_1_root_add_9_2/U1_28/S (FADDX1)                     0.38      10.77 f
  add_1_root_add_9_2/SUM[28] (PlusOperatorAdder_DW01_add_0)
                                                          0.00      10.77 f
  Sum[28] (out)                                           0.22      10.99 f
  data arrival time                                                 10.99

  clock vsysclk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                -10.99
  --------------------------------------------------------------------------
  slack (MET)                                                        8.51


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[27] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PlusOperatorAdder  8000                  saed90nm_typ_ht
  PlusOperatorAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  B[0] (in)                                               0.00       1.00 r
  add_1_root_add_9_2/B[0] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       1.00 r
  add_1_root_add_9_2/U1_0/CO (FADDX1)                     0.39       1.39 r
  add_1_root_add_9_2/U1_1/CO (FADDX1)                     0.33       1.72 r
  add_1_root_add_9_2/U1_2/CO (FADDX1)                     0.33       2.06 r
  add_1_root_add_9_2/U1_3/CO (FADDX1)                     0.33       2.39 r
  add_1_root_add_9_2/U1_4/CO (FADDX1)                     0.33       2.72 r
  add_1_root_add_9_2/U1_5/CO (FADDX1)                     0.33       3.06 r
  add_1_root_add_9_2/U1_6/CO (FADDX1)                     0.33       3.39 r
  add_1_root_add_9_2/U1_7/CO (FADDX1)                     0.33       3.72 r
  add_1_root_add_9_2/U1_8/CO (FADDX1)                     0.33       4.06 r
  add_1_root_add_9_2/U1_9/CO (FADDX1)                     0.33       4.39 r
  add_1_root_add_9_2/U1_10/CO (FADDX1)                    0.33       4.72 r
  add_1_root_add_9_2/U1_11/CO (FADDX1)                    0.33       5.05 r
  add_1_root_add_9_2/U1_12/CO (FADDX1)                    0.33       5.39 r
  add_1_root_add_9_2/U1_13/CO (FADDX1)                    0.33       5.72 r
  add_1_root_add_9_2/U1_14/CO (FADDX1)                    0.33       6.05 r
  add_1_root_add_9_2/U1_15/CO (FADDX1)                    0.33       6.39 r
  add_1_root_add_9_2/U1_16/CO (FADDX1)                    0.33       6.72 r
  add_1_root_add_9_2/U1_17/CO (FADDX1)                    0.33       7.05 r
  add_1_root_add_9_2/U1_18/CO (FADDX1)                    0.33       7.39 r
  add_1_root_add_9_2/U1_19/CO (FADDX1)                    0.33       7.72 r
  add_1_root_add_9_2/U1_20/CO (FADDX1)                    0.33       8.05 r
  add_1_root_add_9_2/U1_21/CO (FADDX1)                    0.33       8.38 r
  add_1_root_add_9_2/U1_22/CO (FADDX1)                    0.33       8.72 r
  add_1_root_add_9_2/U1_23/CO (FADDX1)                    0.33       9.05 r
  add_1_root_add_9_2/U1_24/CO (FADDX1)                    0.33       9.38 r
  add_1_root_add_9_2/U1_25/CO (FADDX1)                    0.33       9.72 r
  add_1_root_add_9_2/U1_26/CO (FADDX1)                    0.33      10.05 r
  add_1_root_add_9_2/U1_27/S (FADDX1)                     0.38      10.43 f
  add_1_root_add_9_2/SUM[27] (PlusOperatorAdder_DW01_add_0)
                                                          0.00      10.43 f
  Sum[27] (out)                                           0.22      10.65 f
  data arrival time                                                 10.65

  clock vsysclk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                -10.65
  --------------------------------------------------------------------------
  slack (MET)                                                        8.85


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[26] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PlusOperatorAdder  8000                  saed90nm_typ_ht
  PlusOperatorAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  B[0] (in)                                               0.00       1.00 r
  add_1_root_add_9_2/B[0] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       1.00 r
  add_1_root_add_9_2/U1_0/CO (FADDX1)                     0.39       1.39 r
  add_1_root_add_9_2/U1_1/CO (FADDX1)                     0.33       1.72 r
  add_1_root_add_9_2/U1_2/CO (FADDX1)                     0.33       2.06 r
  add_1_root_add_9_2/U1_3/CO (FADDX1)                     0.33       2.39 r
  add_1_root_add_9_2/U1_4/CO (FADDX1)                     0.33       2.72 r
  add_1_root_add_9_2/U1_5/CO (FADDX1)                     0.33       3.06 r
  add_1_root_add_9_2/U1_6/CO (FADDX1)                     0.33       3.39 r
  add_1_root_add_9_2/U1_7/CO (FADDX1)                     0.33       3.72 r
  add_1_root_add_9_2/U1_8/CO (FADDX1)                     0.33       4.06 r
  add_1_root_add_9_2/U1_9/CO (FADDX1)                     0.33       4.39 r
  add_1_root_add_9_2/U1_10/CO (FADDX1)                    0.33       4.72 r
  add_1_root_add_9_2/U1_11/CO (FADDX1)                    0.33       5.05 r
  add_1_root_add_9_2/U1_12/CO (FADDX1)                    0.33       5.39 r
  add_1_root_add_9_2/U1_13/CO (FADDX1)                    0.33       5.72 r
  add_1_root_add_9_2/U1_14/CO (FADDX1)                    0.33       6.05 r
  add_1_root_add_9_2/U1_15/CO (FADDX1)                    0.33       6.39 r
  add_1_root_add_9_2/U1_16/CO (FADDX1)                    0.33       6.72 r
  add_1_root_add_9_2/U1_17/CO (FADDX1)                    0.33       7.05 r
  add_1_root_add_9_2/U1_18/CO (FADDX1)                    0.33       7.39 r
  add_1_root_add_9_2/U1_19/CO (FADDX1)                    0.33       7.72 r
  add_1_root_add_9_2/U1_20/CO (FADDX1)                    0.33       8.05 r
  add_1_root_add_9_2/U1_21/CO (FADDX1)                    0.33       8.38 r
  add_1_root_add_9_2/U1_22/CO (FADDX1)                    0.33       8.72 r
  add_1_root_add_9_2/U1_23/CO (FADDX1)                    0.33       9.05 r
  add_1_root_add_9_2/U1_24/CO (FADDX1)                    0.33       9.38 r
  add_1_root_add_9_2/U1_25/CO (FADDX1)                    0.33       9.72 r
  add_1_root_add_9_2/U1_26/S (FADDX1)                     0.38      10.10 f
  add_1_root_add_9_2/SUM[26] (PlusOperatorAdder_DW01_add_0)
                                                          0.00      10.10 f
  Sum[26] (out)                                           0.22      10.32 f
  data arrival time                                                 10.32

  clock vsysclk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                -10.32
  --------------------------------------------------------------------------
  slack (MET)                                                        9.18


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[25] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PlusOperatorAdder  8000                  saed90nm_typ_ht
  PlusOperatorAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  B[0] (in)                                               0.00       1.00 r
  add_1_root_add_9_2/B[0] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       1.00 r
  add_1_root_add_9_2/U1_0/CO (FADDX1)                     0.39       1.39 r
  add_1_root_add_9_2/U1_1/CO (FADDX1)                     0.33       1.72 r
  add_1_root_add_9_2/U1_2/CO (FADDX1)                     0.33       2.06 r
  add_1_root_add_9_2/U1_3/CO (FADDX1)                     0.33       2.39 r
  add_1_root_add_9_2/U1_4/CO (FADDX1)                     0.33       2.72 r
  add_1_root_add_9_2/U1_5/CO (FADDX1)                     0.33       3.06 r
  add_1_root_add_9_2/U1_6/CO (FADDX1)                     0.33       3.39 r
  add_1_root_add_9_2/U1_7/CO (FADDX1)                     0.33       3.72 r
  add_1_root_add_9_2/U1_8/CO (FADDX1)                     0.33       4.06 r
  add_1_root_add_9_2/U1_9/CO (FADDX1)                     0.33       4.39 r
  add_1_root_add_9_2/U1_10/CO (FADDX1)                    0.33       4.72 r
  add_1_root_add_9_2/U1_11/CO (FADDX1)                    0.33       5.05 r
  add_1_root_add_9_2/U1_12/CO (FADDX1)                    0.33       5.39 r
  add_1_root_add_9_2/U1_13/CO (FADDX1)                    0.33       5.72 r
  add_1_root_add_9_2/U1_14/CO (FADDX1)                    0.33       6.05 r
  add_1_root_add_9_2/U1_15/CO (FADDX1)                    0.33       6.39 r
  add_1_root_add_9_2/U1_16/CO (FADDX1)                    0.33       6.72 r
  add_1_root_add_9_2/U1_17/CO (FADDX1)                    0.33       7.05 r
  add_1_root_add_9_2/U1_18/CO (FADDX1)                    0.33       7.39 r
  add_1_root_add_9_2/U1_19/CO (FADDX1)                    0.33       7.72 r
  add_1_root_add_9_2/U1_20/CO (FADDX1)                    0.33       8.05 r
  add_1_root_add_9_2/U1_21/CO (FADDX1)                    0.33       8.38 r
  add_1_root_add_9_2/U1_22/CO (FADDX1)                    0.33       8.72 r
  add_1_root_add_9_2/U1_23/CO (FADDX1)                    0.33       9.05 r
  add_1_root_add_9_2/U1_24/CO (FADDX1)                    0.33       9.38 r
  add_1_root_add_9_2/U1_25/S (FADDX1)                     0.38       9.77 f
  add_1_root_add_9_2/SUM[25] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       9.77 f
  Sum[25] (out)                                           0.22       9.99 f
  data arrival time                                                  9.99

  clock vsysclk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -9.99
  --------------------------------------------------------------------------
  slack (MET)                                                        9.51


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[24] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PlusOperatorAdder  8000                  saed90nm_typ_ht
  PlusOperatorAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  B[0] (in)                                               0.00       1.00 r
  add_1_root_add_9_2/B[0] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       1.00 r
  add_1_root_add_9_2/U1_0/CO (FADDX1)                     0.39       1.39 r
  add_1_root_add_9_2/U1_1/CO (FADDX1)                     0.33       1.72 r
  add_1_root_add_9_2/U1_2/CO (FADDX1)                     0.33       2.06 r
  add_1_root_add_9_2/U1_3/CO (FADDX1)                     0.33       2.39 r
  add_1_root_add_9_2/U1_4/CO (FADDX1)                     0.33       2.72 r
  add_1_root_add_9_2/U1_5/CO (FADDX1)                     0.33       3.06 r
  add_1_root_add_9_2/U1_6/CO (FADDX1)                     0.33       3.39 r
  add_1_root_add_9_2/U1_7/CO (FADDX1)                     0.33       3.72 r
  add_1_root_add_9_2/U1_8/CO (FADDX1)                     0.33       4.06 r
  add_1_root_add_9_2/U1_9/CO (FADDX1)                     0.33       4.39 r
  add_1_root_add_9_2/U1_10/CO (FADDX1)                    0.33       4.72 r
  add_1_root_add_9_2/U1_11/CO (FADDX1)                    0.33       5.05 r
  add_1_root_add_9_2/U1_12/CO (FADDX1)                    0.33       5.39 r
  add_1_root_add_9_2/U1_13/CO (FADDX1)                    0.33       5.72 r
  add_1_root_add_9_2/U1_14/CO (FADDX1)                    0.33       6.05 r
  add_1_root_add_9_2/U1_15/CO (FADDX1)                    0.33       6.39 r
  add_1_root_add_9_2/U1_16/CO (FADDX1)                    0.33       6.72 r
  add_1_root_add_9_2/U1_17/CO (FADDX1)                    0.33       7.05 r
  add_1_root_add_9_2/U1_18/CO (FADDX1)                    0.33       7.39 r
  add_1_root_add_9_2/U1_19/CO (FADDX1)                    0.33       7.72 r
  add_1_root_add_9_2/U1_20/CO (FADDX1)                    0.33       8.05 r
  add_1_root_add_9_2/U1_21/CO (FADDX1)                    0.33       8.38 r
  add_1_root_add_9_2/U1_22/CO (FADDX1)                    0.33       8.72 r
  add_1_root_add_9_2/U1_23/CO (FADDX1)                    0.33       9.05 r
  add_1_root_add_9_2/U1_24/S (FADDX1)                     0.38       9.43 f
  add_1_root_add_9_2/SUM[24] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       9.43 f
  Sum[24] (out)                                           0.22       9.65 f
  data arrival time                                                  9.65

  clock vsysclk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -9.65
  --------------------------------------------------------------------------
  slack (MET)                                                        9.85


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[23] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PlusOperatorAdder  8000                  saed90nm_typ_ht
  PlusOperatorAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  B[0] (in)                                               0.00       1.00 r
  add_1_root_add_9_2/B[0] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       1.00 r
  add_1_root_add_9_2/U1_0/CO (FADDX1)                     0.39       1.39 r
  add_1_root_add_9_2/U1_1/CO (FADDX1)                     0.33       1.72 r
  add_1_root_add_9_2/U1_2/CO (FADDX1)                     0.33       2.06 r
  add_1_root_add_9_2/U1_3/CO (FADDX1)                     0.33       2.39 r
  add_1_root_add_9_2/U1_4/CO (FADDX1)                     0.33       2.72 r
  add_1_root_add_9_2/U1_5/CO (FADDX1)                     0.33       3.06 r
  add_1_root_add_9_2/U1_6/CO (FADDX1)                     0.33       3.39 r
  add_1_root_add_9_2/U1_7/CO (FADDX1)                     0.33       3.72 r
  add_1_root_add_9_2/U1_8/CO (FADDX1)                     0.33       4.06 r
  add_1_root_add_9_2/U1_9/CO (FADDX1)                     0.33       4.39 r
  add_1_root_add_9_2/U1_10/CO (FADDX1)                    0.33       4.72 r
  add_1_root_add_9_2/U1_11/CO (FADDX1)                    0.33       5.05 r
  add_1_root_add_9_2/U1_12/CO (FADDX1)                    0.33       5.39 r
  add_1_root_add_9_2/U1_13/CO (FADDX1)                    0.33       5.72 r
  add_1_root_add_9_2/U1_14/CO (FADDX1)                    0.33       6.05 r
  add_1_root_add_9_2/U1_15/CO (FADDX1)                    0.33       6.39 r
  add_1_root_add_9_2/U1_16/CO (FADDX1)                    0.33       6.72 r
  add_1_root_add_9_2/U1_17/CO (FADDX1)                    0.33       7.05 r
  add_1_root_add_9_2/U1_18/CO (FADDX1)                    0.33       7.39 r
  add_1_root_add_9_2/U1_19/CO (FADDX1)                    0.33       7.72 r
  add_1_root_add_9_2/U1_20/CO (FADDX1)                    0.33       8.05 r
  add_1_root_add_9_2/U1_21/CO (FADDX1)                    0.33       8.38 r
  add_1_root_add_9_2/U1_22/CO (FADDX1)                    0.33       8.72 r
  add_1_root_add_9_2/U1_23/S (FADDX1)                     0.38       9.10 f
  add_1_root_add_9_2/SUM[23] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       9.10 f
  Sum[23] (out)                                           0.22       9.32 f
  data arrival time                                                  9.32

  clock vsysclk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -9.32
  --------------------------------------------------------------------------
  slack (MET)                                                       10.18


  Startpoint: B[0] (input port clocked by vsysclk)
  Endpoint: Sum[22] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PlusOperatorAdder  8000                  saed90nm_typ_ht
  PlusOperatorAdder_DW01_add_0
                     8000                  saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock vsysclk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 r
  B[0] (in)                                               0.00       1.00 r
  add_1_root_add_9_2/B[0] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       1.00 r
  add_1_root_add_9_2/U1_0/CO (FADDX1)                     0.39       1.39 r
  add_1_root_add_9_2/U1_1/CO (FADDX1)                     0.33       1.72 r
  add_1_root_add_9_2/U1_2/CO (FADDX1)                     0.33       2.06 r
  add_1_root_add_9_2/U1_3/CO (FADDX1)                     0.33       2.39 r
  add_1_root_add_9_2/U1_4/CO (FADDX1)                     0.33       2.72 r
  add_1_root_add_9_2/U1_5/CO (FADDX1)                     0.33       3.06 r
  add_1_root_add_9_2/U1_6/CO (FADDX1)                     0.33       3.39 r
  add_1_root_add_9_2/U1_7/CO (FADDX1)                     0.33       3.72 r
  add_1_root_add_9_2/U1_8/CO (FADDX1)                     0.33       4.06 r
  add_1_root_add_9_2/U1_9/CO (FADDX1)                     0.33       4.39 r
  add_1_root_add_9_2/U1_10/CO (FADDX1)                    0.33       4.72 r
  add_1_root_add_9_2/U1_11/CO (FADDX1)                    0.33       5.05 r
  add_1_root_add_9_2/U1_12/CO (FADDX1)                    0.33       5.39 r
  add_1_root_add_9_2/U1_13/CO (FADDX1)                    0.33       5.72 r
  add_1_root_add_9_2/U1_14/CO (FADDX1)                    0.33       6.05 r
  add_1_root_add_9_2/U1_15/CO (FADDX1)                    0.33       6.39 r
  add_1_root_add_9_2/U1_16/CO (FADDX1)                    0.33       6.72 r
  add_1_root_add_9_2/U1_17/CO (FADDX1)                    0.33       7.05 r
  add_1_root_add_9_2/U1_18/CO (FADDX1)                    0.33       7.39 r
  add_1_root_add_9_2/U1_19/CO (FADDX1)                    0.33       7.72 r
  add_1_root_add_9_2/U1_20/CO (FADDX1)                    0.33       8.05 r
  add_1_root_add_9_2/U1_21/CO (FADDX1)                    0.33       8.38 r
  add_1_root_add_9_2/U1_22/S (FADDX1)                     0.38       8.77 f
  add_1_root_add_9_2/SUM[22] (PlusOperatorAdder_DW01_add_0)
                                                          0.00       8.77 f
  Sum[22] (out)                                           0.22       8.99 f
  data arrival time                                                  8.99

  clock vsysclk (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  output external delay                                  -0.50      19.50
  data required time                                                19.50
  --------------------------------------------------------------------------
  data required time                                                19.50
  data arrival time                                                 -8.99
  --------------------------------------------------------------------------
  slack (MET)                                                       10.51


1
