// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module streamingDataCommuto_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_sampleOut_V_superSample_din,
        p_sampleOut_V_superSample_full_n,
        p_sampleOut_V_superSample_write,
        p_sampleIn_V_superSample_dout,
        p_sampleIn_V_superSample_empty_n,
        p_sampleIn_V_superSample_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [799:0] p_sampleOut_V_superSample_din;
input   p_sampleOut_V_superSample_full_n;
output   p_sampleOut_V_superSample_write;
input  [799:0] p_sampleIn_V_superSample_dout;
input   p_sampleIn_V_superSample_empty_n;
output   p_sampleIn_V_superSample_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_sampleOut_V_superSample_write;
reg p_sampleIn_V_superSample_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln436_fu_1564_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
reg   [0:0] delay_line_stall_2_l_reg_2665;
reg   [0:0] delay_line_stall_2_l_reg_2665_pp0_iter10_reg;
reg   [0:0] and_ln498_28_reg_3069;
reg   [0:0] empty_n_reg_2492;
reg   [0:0] empty_n_reg_2492_pp0_iter10_reg;
reg    ap_predicate_op289_write_state13;
reg    ap_block_state13_pp0_stage0_iter11;
reg    ap_enable_reg_pp0_iter11;
reg    ap_block_pp0_stage0_11001;
reg   [3:0] control_count_V_5;
reg   [3:0] control_bits_V_5;
reg   [7:0] sample_in_read_count;
reg   [0:0] delay_line_stall_2;
reg    delayline_Array_samp_339_ce0;
reg    delayline_Array_samp_339_we0;
wire   [24:0] delayline_Array_samp_339_q0;
reg    delayline_Array_samp_157_ce0;
reg    delayline_Array_samp_157_we0;
wire   [24:0] delayline_Array_samp_157_q0;
reg    delayline_Array_vali_162_ce0;
reg    delayline_Array_vali_162_we0;
wire   [0:0] delayline_Array_vali_162_q0;
reg    control_delayline_Ar_80_ce0;
reg    control_delayline_Ar_80_we0;
wire   [31:0] control_delayline_Ar_80_q0;
reg    p_sampleOut_V_superSample_blk_n;
wire    ap_block_pp0_stage0;
reg   [8:0] t_047_reg_456;
wire   [0:0] empty_n_fu_1208_p1;
reg   [0:0] empty_n_reg_2492_pp0_iter1_reg;
reg   [0:0] empty_n_reg_2492_pp0_iter2_reg;
reg   [0:0] empty_n_reg_2492_pp0_iter3_reg;
reg   [0:0] empty_n_reg_2492_pp0_iter4_reg;
reg   [0:0] empty_n_reg_2492_pp0_iter5_reg;
reg   [0:0] empty_n_reg_2492_pp0_iter6_reg;
reg   [0:0] empty_n_reg_2492_pp0_iter7_reg;
reg   [0:0] empty_n_reg_2492_pp0_iter8_reg;
reg   [0:0] empty_n_reg_2492_pp0_iter9_reg;
wire   [24:0] trunc_ln203_fu_1216_p1;
reg   [24:0] trunc_ln203_reg_2496;
reg   [24:0] tmp_s_reg_2501;
reg   [24:0] tmp_45_reg_2506;
reg   [24:0] tmp_46_reg_2511;
reg   [24:0] tmp_47_reg_2516;
reg   [24:0] tmp_48_reg_2521;
reg   [24:0] tmp_49_reg_2526;
reg   [24:0] tmp_50_reg_2531;
reg   [24:0] tmp_51_reg_2536;
reg   [24:0] tmp_52_reg_2541;
reg   [24:0] tmp_53_reg_2546;
reg   [24:0] tmp_54_reg_2551;
reg   [24:0] tmp_55_reg_2556;
reg   [24:0] tmp_56_reg_2561;
reg   [24:0] tmp_57_reg_2566;
reg   [24:0] tmp_58_reg_2571;
reg   [24:0] tmp_59_reg_2576;
reg   [24:0] tmp_60_reg_2581;
reg   [24:0] tmp_61_reg_2586;
reg   [24:0] tmp_62_reg_2591;
reg   [24:0] tmp_63_reg_2596;
reg   [24:0] tmp_64_reg_2601;
reg   [24:0] tmp_65_reg_2606;
reg   [24:0] tmp_66_reg_2611;
reg   [24:0] tmp_67_reg_2616;
reg   [24:0] tmp_68_reg_2621;
reg   [24:0] tmp_69_reg_2626;
reg   [24:0] tmp_70_reg_2631;
reg   [24:0] tmp_71_reg_2636;
reg   [24:0] tmp_72_reg_2641;
reg   [24:0] tmp_73_reg_2646;
reg   [24:0] tmp_74_reg_2651;
wire   [8:0] t_fu_1530_p2;
reg   [8:0] t_reg_2656;
reg   [0:0] icmp_ln436_reg_2661;
reg   [0:0] icmp_ln436_reg_2661_pp0_iter1_reg;
reg   [0:0] icmp_ln436_reg_2661_pp0_iter2_reg;
reg   [0:0] icmp_ln436_reg_2661_pp0_iter3_reg;
reg   [0:0] icmp_ln436_reg_2661_pp0_iter4_reg;
reg   [0:0] icmp_ln436_reg_2661_pp0_iter5_reg;
reg   [0:0] icmp_ln436_reg_2661_pp0_iter6_reg;
reg   [0:0] icmp_ln436_reg_2661_pp0_iter7_reg;
reg   [0:0] icmp_ln436_reg_2661_pp0_iter8_reg;
reg   [0:0] icmp_ln436_reg_2661_pp0_iter9_reg;
reg   [0:0] icmp_ln436_reg_2661_pp0_iter10_reg;
reg   [0:0] delay_line_stall_2_l_reg_2665_pp0_iter2_reg;
reg   [0:0] delay_line_stall_2_l_reg_2665_pp0_iter3_reg;
reg   [0:0] delay_line_stall_2_l_reg_2665_pp0_iter4_reg;
reg   [0:0] delay_line_stall_2_l_reg_2665_pp0_iter5_reg;
reg   [0:0] delay_line_stall_2_l_reg_2665_pp0_iter6_reg;
reg   [0:0] delay_line_stall_2_l_reg_2665_pp0_iter7_reg;
reg   [0:0] delay_line_stall_2_l_reg_2665_pp0_iter8_reg;
reg   [0:0] delay_line_stall_2_l_reg_2665_pp0_iter9_reg;
wire   [24:0] temp_tagged_output_t_fu_1872_p18;
reg   [24:0] temp_tagged_output_t_reg_2669;
reg   [24:0] temp_tagged_output_t_reg_2669_pp0_iter3_reg;
reg   [24:0] temp_tagged_output_t_reg_2669_pp0_iter4_reg;
reg   [24:0] temp_tagged_output_t_reg_2669_pp0_iter5_reg;
reg   [24:0] temp_tagged_output_t_reg_2669_pp0_iter6_reg;
reg   [24:0] temp_tagged_output_t_reg_2669_pp0_iter7_reg;
reg   [24:0] temp_tagged_output_t_reg_2669_pp0_iter8_reg;
reg   [24:0] temp_tagged_output_t_reg_2669_pp0_iter9_reg;
wire   [24:0] temp_tagged_output_t_48_fu_1910_p18;
reg   [24:0] temp_tagged_output_t_48_reg_2674;
reg   [24:0] temp_tagged_output_t_48_reg_2674_pp0_iter3_reg;
reg   [24:0] temp_tagged_output_t_48_reg_2674_pp0_iter4_reg;
reg   [24:0] temp_tagged_output_t_48_reg_2674_pp0_iter5_reg;
reg   [24:0] temp_tagged_output_t_48_reg_2674_pp0_iter6_reg;
reg   [24:0] temp_tagged_output_t_48_reg_2674_pp0_iter7_reg;
reg   [24:0] temp_tagged_output_t_48_reg_2674_pp0_iter8_reg;
reg   [24:0] temp_tagged_output_t_48_reg_2674_pp0_iter9_reg;
wire   [0:0] temp_tagged_output_t_49_fu_1948_p18;
reg   [0:0] temp_tagged_output_t_49_reg_2679;
reg   [0:0] temp_tagged_output_t_49_reg_2679_pp0_iter3_reg;
reg   [0:0] temp_tagged_output_t_49_reg_2679_pp0_iter4_reg;
reg   [0:0] temp_tagged_output_t_49_reg_2679_pp0_iter5_reg;
reg   [0:0] temp_tagged_output_t_49_reg_2679_pp0_iter6_reg;
reg   [0:0] temp_tagged_output_t_49_reg_2679_pp0_iter7_reg;
reg   [0:0] temp_tagged_output_t_49_reg_2679_pp0_iter8_reg;
reg   [0:0] temp_tagged_output_t_49_reg_2679_pp0_iter9_reg;
reg   [24:0] temp_tagged_output_t_50_reg_2684;
reg   [24:0] temp_tagged_output_t_51_reg_2689;
reg   [0:0] temp_tagged_output_t_52_reg_2694;
reg   [24:0] temp_tagged_output_t_53_reg_2699;
reg   [24:0] temp_tagged_output_t_54_reg_2704;
reg   [0:0] temp_tagged_output_t_55_reg_2709;
reg   [24:0] temp_tagged_output_t_56_reg_2714;
reg   [24:0] temp_tagged_output_t_57_reg_2719;
reg   [0:0] temp_tagged_output_t_58_reg_2724;
reg   [24:0] temp_tagged_output_t_59_reg_2729;
reg   [24:0] temp_tagged_output_t_60_reg_2734;
reg   [0:0] temp_tagged_output_t_61_reg_2739;
reg   [24:0] temp_tagged_output_t_62_reg_2744;
reg   [24:0] temp_tagged_output_t_63_reg_2749;
reg   [0:0] temp_tagged_output_t_64_reg_2754;
reg   [24:0] temp_tagged_output_t_65_reg_2759;
reg   [24:0] temp_tagged_output_t_66_reg_2764;
reg   [0:0] temp_tagged_output_t_67_reg_2769;
reg   [24:0] temp_tagged_output_t_68_reg_2774;
reg   [24:0] temp_tagged_output_t_69_reg_2779;
reg   [0:0] temp_tagged_output_t_70_reg_2784;
reg   [24:0] temp_tagged_output_t_71_reg_2789;
reg   [24:0] temp_tagged_output_t_72_reg_2794;
reg   [0:0] temp_tagged_output_t_73_reg_2799;
reg   [24:0] temp_tagged_output_t_74_reg_2804;
reg   [24:0] temp_tagged_output_t_75_reg_2809;
reg   [0:0] temp_tagged_output_t_76_reg_2814;
reg   [24:0] temp_tagged_output_t_77_reg_2819;
reg   [24:0] temp_tagged_output_t_78_reg_2824;
reg   [0:0] temp_tagged_output_t_79_reg_2829;
reg   [24:0] temp_tagged_output_t_80_reg_2834;
reg   [24:0] temp_tagged_output_t_81_reg_2839;
reg   [0:0] temp_tagged_output_t_82_reg_2844;
reg   [24:0] temp_tagged_output_t_83_reg_2849;
reg   [24:0] temp_tagged_output_t_84_reg_2854;
reg   [0:0] temp_tagged_output_t_85_reg_2859;
reg   [24:0] temp_tagged_output_t_86_reg_2864;
reg   [24:0] temp_tagged_output_t_87_reg_2869;
reg   [0:0] temp_tagged_output_t_88_reg_2874;
reg   [24:0] temp_tagged_output_t_89_reg_2879;
reg   [24:0] temp_tagged_output_t_90_reg_2884;
reg   [0:0] temp_tagged_output_t_91_reg_2889;
reg   [24:0] temp_tagged_output_t_92_reg_2894;
reg   [24:0] temp_tagged_output_t_93_reg_2899;
reg   [0:0] temp_tagged_output_t_94_reg_2904;
reg   [24:0] commuted_output_samp_reg_2909;
reg   [24:0] commuted_output_samp_61_reg_2914;
reg   [24:0] commuted_output_samp_31_reg_2919;
reg   [24:0] commuted_output_samp_32_reg_2924;
reg   [24:0] commuted_output_samp_33_reg_2929;
reg   [24:0] commuted_output_samp_34_reg_2934;
reg   [24:0] commuted_output_samp_35_reg_2939;
reg   [24:0] commuted_output_samp_36_reg_2944;
reg   [24:0] commuted_output_samp_37_reg_2949;
reg   [24:0] commuted_output_samp_38_reg_2954;
reg   [24:0] commuted_output_samp_39_reg_2959;
reg   [24:0] commuted_output_samp_40_reg_2964;
reg   [24:0] commuted_output_samp_41_reg_2969;
reg   [24:0] commuted_output_samp_42_reg_2974;
reg   [24:0] commuted_output_samp_43_reg_2979;
reg   [24:0] commuted_output_samp_44_reg_2984;
reg   [24:0] commuted_output_samp_45_reg_2989;
reg   [24:0] commuted_output_samp_46_reg_2994;
reg   [24:0] commuted_output_samp_47_reg_2999;
reg   [24:0] commuted_output_samp_48_reg_3004;
reg   [24:0] commuted_output_samp_49_reg_3009;
reg   [24:0] commuted_output_samp_50_reg_3014;
reg   [24:0] commuted_output_samp_51_reg_3019;
reg   [24:0] commuted_output_samp_52_reg_3024;
reg   [24:0] commuted_output_samp_53_reg_3029;
reg   [24:0] commuted_output_samp_54_reg_3034;
reg   [24:0] commuted_output_samp_55_reg_3039;
reg   [24:0] commuted_output_samp_56_reg_3044;
reg   [24:0] commuted_output_samp_57_reg_3049;
reg   [24:0] commuted_output_samp_58_reg_3054;
reg   [24:0] commuted_output_samp_59_reg_3059;
reg   [24:0] commuted_output_samp_60_reg_3064;
wire   [0:0] and_ln498_28_fu_2447_p2;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
wire    grp_genChain_4_fu_835_ap_start;
wire    grp_genChain_4_fu_835_ap_done;
wire    grp_genChain_4_fu_835_ap_idle;
wire    grp_genChain_4_fu_835_ap_ready;
reg    grp_genChain_4_fu_835_ap_ce;
wire   [3:0] grp_genChain_4_fu_835_control_bits_V_87;
wire    grp_genChain_4_fu_835_p_in_0_valid_read;
wire    grp_genChain_4_fu_835_p_in_1_valid_read;
wire    grp_genChain_4_fu_835_p_in_2_valid_read;
wire    grp_genChain_4_fu_835_p_in_3_valid_read;
wire    grp_genChain_4_fu_835_p_in_4_valid_read;
wire    grp_genChain_4_fu_835_p_in_5_valid_read;
wire    grp_genChain_4_fu_835_p_in_6_valid_read;
wire    grp_genChain_4_fu_835_p_in_7_valid_read;
wire    grp_genChain_4_fu_835_p_in_8_valid_read;
wire    grp_genChain_4_fu_835_p_in_9_valid_read;
wire    grp_genChain_4_fu_835_p_in_10_valid_read;
wire    grp_genChain_4_fu_835_p_in_11_valid_read;
wire    grp_genChain_4_fu_835_p_in_12_valid_read;
wire    grp_genChain_4_fu_835_p_in_13_valid_read;
wire    grp_genChain_4_fu_835_p_in_14_valid_read;
wire    grp_genChain_4_fu_835_p_in_15_valid_read;
wire   [24:0] grp_genChain_4_fu_835_ap_return_0;
wire   [24:0] grp_genChain_4_fu_835_ap_return_1;
wire   [0:0] grp_genChain_4_fu_835_ap_return_2;
wire   [24:0] grp_genChain_4_fu_835_ap_return_3;
wire   [24:0] grp_genChain_4_fu_835_ap_return_4;
wire   [0:0] grp_genChain_4_fu_835_ap_return_5;
wire   [24:0] grp_genChain_4_fu_835_ap_return_6;
wire   [24:0] grp_genChain_4_fu_835_ap_return_7;
wire   [0:0] grp_genChain_4_fu_835_ap_return_8;
wire   [24:0] grp_genChain_4_fu_835_ap_return_9;
wire   [24:0] grp_genChain_4_fu_835_ap_return_10;
wire   [0:0] grp_genChain_4_fu_835_ap_return_11;
wire   [24:0] grp_genChain_4_fu_835_ap_return_12;
wire   [24:0] grp_genChain_4_fu_835_ap_return_13;
wire   [0:0] grp_genChain_4_fu_835_ap_return_14;
wire   [24:0] grp_genChain_4_fu_835_ap_return_15;
wire   [24:0] grp_genChain_4_fu_835_ap_return_16;
wire   [0:0] grp_genChain_4_fu_835_ap_return_17;
wire   [24:0] grp_genChain_4_fu_835_ap_return_18;
wire   [24:0] grp_genChain_4_fu_835_ap_return_19;
wire   [0:0] grp_genChain_4_fu_835_ap_return_20;
wire   [24:0] grp_genChain_4_fu_835_ap_return_21;
wire   [24:0] grp_genChain_4_fu_835_ap_return_22;
wire   [0:0] grp_genChain_4_fu_835_ap_return_23;
wire   [24:0] grp_genChain_4_fu_835_ap_return_24;
wire   [24:0] grp_genChain_4_fu_835_ap_return_25;
wire   [0:0] grp_genChain_4_fu_835_ap_return_26;
wire   [24:0] grp_genChain_4_fu_835_ap_return_27;
wire   [24:0] grp_genChain_4_fu_835_ap_return_28;
wire   [0:0] grp_genChain_4_fu_835_ap_return_29;
wire   [24:0] grp_genChain_4_fu_835_ap_return_30;
wire   [24:0] grp_genChain_4_fu_835_ap_return_31;
wire   [0:0] grp_genChain_4_fu_835_ap_return_32;
wire   [24:0] grp_genChain_4_fu_835_ap_return_33;
wire   [24:0] grp_genChain_4_fu_835_ap_return_34;
wire   [0:0] grp_genChain_4_fu_835_ap_return_35;
wire   [24:0] grp_genChain_4_fu_835_ap_return_36;
wire   [24:0] grp_genChain_4_fu_835_ap_return_37;
wire   [0:0] grp_genChain_4_fu_835_ap_return_38;
wire   [24:0] grp_genChain_4_fu_835_ap_return_39;
wire   [24:0] grp_genChain_4_fu_835_ap_return_40;
wire   [0:0] grp_genChain_4_fu_835_ap_return_41;
wire   [24:0] grp_genChain_4_fu_835_ap_return_42;
wire   [24:0] grp_genChain_4_fu_835_ap_return_43;
wire   [0:0] grp_genChain_4_fu_835_ap_return_44;
reg    ap_predicate_op170_call_state4;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call56;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call56;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call56;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call56;
wire    ap_block_state6_pp0_stage0_iter4_ignore_call56;
wire    ap_block_state7_pp0_stage0_iter5_ignore_call56;
wire    ap_block_state8_pp0_stage0_iter6_ignore_call56;
wire    ap_block_state9_pp0_stage0_iter7_ignore_call56;
wire    ap_block_state10_pp0_stage0_iter8_ignore_call56;
wire    ap_block_state11_pp0_stage0_iter9_ignore_call56;
wire    ap_block_state12_pp0_stage0_iter10_ignore_call56;
reg    ap_block_state13_pp0_stage0_iter11_ignore_call56;
reg    ap_block_pp0_stage0_11001_ignoreCallOp170;
wire    call_ret_process_6_fu_916_ap_start;
wire    call_ret_process_6_fu_916_ap_done;
wire    call_ret_process_6_fu_916_ap_idle;
wire    call_ret_process_6_fu_916_ap_ready;
wire    call_ret_process_6_fu_916_p_in_0_valid_read;
wire    call_ret_process_6_fu_916_p_in_1_valid_read;
wire    call_ret_process_6_fu_916_p_in_2_valid_read;
wire    call_ret_process_6_fu_916_p_in_3_valid_read;
wire    call_ret_process_6_fu_916_p_in_4_valid_read;
wire    call_ret_process_6_fu_916_p_in_5_valid_read;
wire    call_ret_process_6_fu_916_p_in_6_valid_read;
wire    call_ret_process_6_fu_916_p_in_7_valid_read;
wire    call_ret_process_6_fu_916_p_in_8_valid_read;
wire    call_ret_process_6_fu_916_p_in_9_valid_read;
wire    call_ret_process_6_fu_916_p_in_10_valid_read;
wire    call_ret_process_6_fu_916_p_in_11_valid_read;
wire    call_ret_process_6_fu_916_p_in_12_valid_read;
wire    call_ret_process_6_fu_916_p_in_13_valid_read;
wire    call_ret_process_6_fu_916_p_in_14_valid_read;
wire    call_ret_process_6_fu_916_p_in_15_valid_read;
wire   [24:0] call_ret_process_6_fu_916_ap_return_0;
wire   [24:0] call_ret_process_6_fu_916_ap_return_1;
wire   [0:0] call_ret_process_6_fu_916_ap_return_2;
wire   [24:0] call_ret_process_6_fu_916_ap_return_3;
wire   [24:0] call_ret_process_6_fu_916_ap_return_4;
wire   [24:0] call_ret_process_6_fu_916_ap_return_5;
wire   [24:0] call_ret_process_6_fu_916_ap_return_6;
wire   [24:0] call_ret_process_6_fu_916_ap_return_7;
wire   [24:0] call_ret_process_6_fu_916_ap_return_8;
wire   [24:0] call_ret_process_6_fu_916_ap_return_9;
wire   [24:0] call_ret_process_6_fu_916_ap_return_10;
wire   [24:0] call_ret_process_6_fu_916_ap_return_11;
wire   [24:0] call_ret_process_6_fu_916_ap_return_12;
wire   [24:0] call_ret_process_6_fu_916_ap_return_13;
wire   [24:0] call_ret_process_6_fu_916_ap_return_14;
wire   [24:0] call_ret_process_6_fu_916_ap_return_15;
wire   [24:0] call_ret_process_6_fu_916_ap_return_16;
wire   [24:0] call_ret_process_6_fu_916_ap_return_17;
wire   [24:0] call_ret_process_6_fu_916_ap_return_18;
wire   [24:0] call_ret_process_6_fu_916_ap_return_19;
wire   [24:0] call_ret_process_6_fu_916_ap_return_20;
wire   [24:0] call_ret_process_6_fu_916_ap_return_21;
wire   [24:0] call_ret_process_6_fu_916_ap_return_22;
wire   [24:0] call_ret_process_6_fu_916_ap_return_23;
wire   [24:0] call_ret_process_6_fu_916_ap_return_24;
wire   [24:0] call_ret_process_6_fu_916_ap_return_25;
wire   [24:0] call_ret_process_6_fu_916_ap_return_26;
wire   [24:0] call_ret_process_6_fu_916_ap_return_27;
wire   [24:0] call_ret_process_6_fu_916_ap_return_28;
wire   [24:0] call_ret_process_6_fu_916_ap_return_29;
wire   [24:0] call_ret_process_6_fu_916_ap_return_30;
wire   [24:0] call_ret_process_6_fu_916_ap_return_31;
wire   [24:0] call_ret_process_6_fu_916_ap_return_32;
wire   [0:0] call_ret_process_6_fu_916_ap_return_33;
wire   [0:0] call_ret_process_6_fu_916_ap_return_34;
wire   [0:0] call_ret_process_6_fu_916_ap_return_35;
wire   [0:0] call_ret_process_6_fu_916_ap_return_36;
wire   [0:0] call_ret_process_6_fu_916_ap_return_37;
wire   [0:0] call_ret_process_6_fu_916_ap_return_38;
wire   [0:0] call_ret_process_6_fu_916_ap_return_39;
wire   [0:0] call_ret_process_6_fu_916_ap_return_40;
wire   [0:0] call_ret_process_6_fu_916_ap_return_41;
wire   [0:0] call_ret_process_6_fu_916_ap_return_42;
wire   [0:0] call_ret_process_6_fu_916_ap_return_43;
wire   [0:0] call_ret_process_6_fu_916_ap_return_44;
wire   [0:0] call_ret_process_6_fu_916_ap_return_45;
wire   [0:0] call_ret_process_6_fu_916_ap_return_46;
wire   [0:0] call_ret_process_6_fu_916_ap_return_47;
reg    call_ret_process_6_fu_916_ap_ce;
reg    ap_predicate_op223_call_state12;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call102;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call102;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call102;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call102;
wire    ap_block_state6_pp0_stage0_iter4_ignore_call102;
wire    ap_block_state7_pp0_stage0_iter5_ignore_call102;
wire    ap_block_state8_pp0_stage0_iter6_ignore_call102;
wire    ap_block_state9_pp0_stage0_iter7_ignore_call102;
wire    ap_block_state10_pp0_stage0_iter8_ignore_call102;
wire    ap_block_state11_pp0_stage0_iter9_ignore_call102;
wire    ap_block_state12_pp0_stage0_iter10_ignore_call102;
reg    ap_block_state13_pp0_stage0_iter11_ignore_call102;
reg    ap_block_pp0_stage0_11001_ignoreCallOp223;
wire    call_ret_i_process_7_fu_1058_ap_start;
wire    call_ret_i_process_7_fu_1058_ap_done;
wire    call_ret_i_process_7_fu_1058_ap_idle;
wire    call_ret_i_process_7_fu_1058_ap_ready;
wire    call_ret_i_process_7_fu_1058_p_in_0_valid_read;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_0;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_1;
wire   [0:0] call_ret_i_process_7_fu_1058_ap_return_2;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_3;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_4;
wire   [0:0] call_ret_i_process_7_fu_1058_ap_return_5;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_6;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_7;
wire   [0:0] call_ret_i_process_7_fu_1058_ap_return_8;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_9;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_10;
wire   [0:0] call_ret_i_process_7_fu_1058_ap_return_11;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_12;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_13;
wire   [0:0] call_ret_i_process_7_fu_1058_ap_return_14;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_15;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_16;
wire   [0:0] call_ret_i_process_7_fu_1058_ap_return_17;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_18;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_19;
wire   [0:0] call_ret_i_process_7_fu_1058_ap_return_20;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_21;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_22;
wire   [0:0] call_ret_i_process_7_fu_1058_ap_return_23;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_24;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_25;
wire   [0:0] call_ret_i_process_7_fu_1058_ap_return_26;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_27;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_28;
wire   [0:0] call_ret_i_process_7_fu_1058_ap_return_29;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_30;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_31;
wire   [0:0] call_ret_i_process_7_fu_1058_ap_return_32;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_33;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_34;
wire   [0:0] call_ret_i_process_7_fu_1058_ap_return_35;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_36;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_37;
wire   [0:0] call_ret_i_process_7_fu_1058_ap_return_38;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_39;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_40;
wire   [0:0] call_ret_i_process_7_fu_1058_ap_return_41;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_42;
wire   [24:0] call_ret_i_process_7_fu_1058_ap_return_43;
wire   [0:0] call_ret_i_process_7_fu_1058_ap_return_44;
reg    call_ret_i_process_7_fu_1058_ap_ce;
reg    ap_predicate_op117_call_state4;
wire    ap_block_state2_pp0_stage0_iter0_ignore_call3;
wire    ap_block_state3_pp0_stage0_iter1_ignore_call3;
wire    ap_block_state4_pp0_stage0_iter2_ignore_call3;
wire    ap_block_state5_pp0_stage0_iter3_ignore_call3;
wire    ap_block_state6_pp0_stage0_iter4_ignore_call3;
wire    ap_block_state7_pp0_stage0_iter5_ignore_call3;
wire    ap_block_state8_pp0_stage0_iter6_ignore_call3;
wire    ap_block_state9_pp0_stage0_iter7_ignore_call3;
wire    ap_block_state10_pp0_stage0_iter8_ignore_call3;
wire    ap_block_state11_pp0_stage0_iter9_ignore_call3;
wire    ap_block_state12_pp0_stage0_iter10_ignore_call3;
reg    ap_block_state13_pp0_stage0_iter11_ignore_call3;
reg    ap_block_pp0_stage0_11001_ignoreCallOp117;
reg   [8:0] ap_phi_mux_t_047_phi_fu_460_p6;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_470;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_470;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_470;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_33_reg_481;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_33_reg_481;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_33_reg_481;
wire   [0:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_34_reg_492;
reg   [0:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_34_reg_492;
reg   [0:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_34_reg_492;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_35_reg_505;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_35_reg_505;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_35_reg_505;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_36_reg_516;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_36_reg_516;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_36_reg_516;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_37_reg_527;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_37_reg_527;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_37_reg_527;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_38_reg_538;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_38_reg_538;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_38_reg_538;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_39_reg_549;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_39_reg_549;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_39_reg_549;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_40_reg_560;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_40_reg_560;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_40_reg_560;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_41_reg_571;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_41_reg_571;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_41_reg_571;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_42_reg_582;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_42_reg_582;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_42_reg_582;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_43_reg_593;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_43_reg_593;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_43_reg_593;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_44_reg_604;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_44_reg_604;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_44_reg_604;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_45_reg_615;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_45_reg_615;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_45_reg_615;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_46_reg_626;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_46_reg_626;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_46_reg_626;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_47_reg_637;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_47_reg_637;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_47_reg_637;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_48_reg_648;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_48_reg_648;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_48_reg_648;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_49_reg_659;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_49_reg_659;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_49_reg_659;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_50_reg_670;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_50_reg_670;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_50_reg_670;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_51_reg_681;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_51_reg_681;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_51_reg_681;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_52_reg_692;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_52_reg_692;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_52_reg_692;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_53_reg_703;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_53_reg_703;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_53_reg_703;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_54_reg_714;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_54_reg_714;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_54_reg_714;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_55_reg_725;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_55_reg_725;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_55_reg_725;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_56_reg_736;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_56_reg_736;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_56_reg_736;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_57_reg_747;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_57_reg_747;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_57_reg_747;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_58_reg_758;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_58_reg_758;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_58_reg_758;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_59_reg_769;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_59_reg_769;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_59_reg_769;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_60_reg_780;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_60_reg_780;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_60_reg_780;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_61_reg_791;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_61_reg_791;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_61_reg_791;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_62_reg_802;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_62_reg_802;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_62_reg_802;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_63_reg_813;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_63_reg_813;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_63_reg_813;
wire   [24:0] ap_phi_reg_pp0_iter0_temp_tagged_input_tr_64_reg_824;
reg   [24:0] ap_phi_reg_pp0_iter1_temp_tagged_input_tr_64_reg_824;
reg   [24:0] ap_phi_reg_pp0_iter2_temp_tagged_input_tr_64_reg_824;
reg    grp_genChain_4_fu_835_ap_start_reg;
reg    ap_predicate_op170_call_state4_state3;
reg    call_ret_process_6_fu_916_ap_start_reg;
reg    ap_predicate_op223_call_state12_state11;
reg    call_ret_i_process_7_fu_1058_ap_start_reg;
reg    ap_predicate_op117_call_state4_state3;
wire   [3:0] add_ln700_fu_1580_p2;
wire   [7:0] add_ln700_3_fu_1540_p2;
wire   [0:0] icmp_ln457_fu_1546_p2;
wire   [0:0] p_sampleIn_V_superSa_nbread_fu_428_p2_0;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] zext_ln66_fu_1858_p1;
wire   [0:0] and_ln498_15_fu_2369_p2;
wire   [0:0] and_ln498_fu_2363_p2;
wire   [0:0] and_ln498_18_fu_2387_p2;
wire   [0:0] and_ln498_17_fu_2381_p2;
wire   [0:0] and_ln498_19_fu_2393_p2;
wire   [0:0] and_ln498_16_fu_2375_p2;
wire   [0:0] and_ln498_22_fu_2411_p2;
wire   [0:0] and_ln498_21_fu_2405_p2;
wire   [0:0] and_ln498_25_fu_2429_p2;
wire   [0:0] and_ln498_24_fu_2423_p2;
wire   [0:0] and_ln498_26_fu_2435_p2;
wire   [0:0] and_ln498_23_fu_2417_p2;
wire   [0:0] and_ln498_27_fu_2441_p2;
wire   [0:0] and_ln498_20_fu_2399_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to10;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_902;
reg    ap_condition_76;
reg    ap_condition_899;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 control_count_V_5 = 4'd0;
#0 control_bits_V_5 = 4'd0;
#0 sample_in_read_count = 8'd0;
#0 delay_line_stall_2 = 1'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 grp_genChain_4_fu_835_ap_start_reg = 1'b0;
#0 call_ret_process_6_fu_916_ap_start_reg = 1'b0;
#0 call_ret_i_process_7_fu_1058_ap_start_reg = 1'b0;
end

process_6_delayligPb #(
    .DataWidth( 25 ),
    .AddressRange( 15 ),
    .AddressWidth( 4 ))
delayline_Array_samp_339_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd14),
    .ce0(delayline_Array_samp_339_ce0),
    .we0(delayline_Array_samp_339_we0),
    .d0(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_63_reg_813),
    .q0(delayline_Array_samp_339_q0)
);

process_6_delayligPb #(
    .DataWidth( 25 ),
    .AddressRange( 15 ),
    .AddressWidth( 4 ))
delayline_Array_samp_157_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd14),
    .ce0(delayline_Array_samp_157_ce0),
    .we0(delayline_Array_samp_157_we0),
    .d0(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_64_reg_824),
    .q0(delayline_Array_samp_157_q0)
);

process_3_delayli9j0 #(
    .DataWidth( 1 ),
    .AddressRange( 15 ),
    .AddressWidth( 4 ))
delayline_Array_vali_162_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd14),
    .ce0(delayline_Array_vali_162_ce0),
    .we0(delayline_Array_vali_162_we0),
    .d0(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_34_reg_492),
    .q0(delayline_Array_vali_162_q0)
);

genChain_3_controRg6 #(
    .DataWidth( 32 ),
    .AddressRange( 1 ),
    .AddressWidth( 1 ))
control_delayline_Ar_80_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(1'd0),
    .ce0(control_delayline_Ar_80_ce0),
    .we0(control_delayline_Ar_80_we0),
    .d0(zext_ln66_fu_1858_p1),
    .q0(control_delayline_Ar_80_q0)
);

genChain_4 grp_genChain_4_fu_835(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_genChain_4_fu_835_ap_start),
    .ap_done(grp_genChain_4_fu_835_ap_done),
    .ap_idle(grp_genChain_4_fu_835_ap_idle),
    .ap_ready(grp_genChain_4_fu_835_ap_ready),
    .ap_ce(grp_genChain_4_fu_835_ap_ce),
    .control_bits_V_87(grp_genChain_4_fu_835_control_bits_V_87),
    .p_in_0_sample_M_real_V_read(call_ret_i_process_7_fu_1058_ap_return_42),
    .p_in_1_sample_M_real_V_read(call_ret_i_process_7_fu_1058_ap_return_39),
    .p_in_2_sample_M_real_V_read(call_ret_i_process_7_fu_1058_ap_return_36),
    .p_in_3_sample_M_real_V_read(call_ret_i_process_7_fu_1058_ap_return_33),
    .p_in_4_sample_M_real_V_read(call_ret_i_process_7_fu_1058_ap_return_30),
    .p_in_5_sample_M_real_V_read(call_ret_i_process_7_fu_1058_ap_return_27),
    .p_in_6_sample_M_real_V_read(call_ret_i_process_7_fu_1058_ap_return_24),
    .p_in_7_sample_M_real_V_read(call_ret_i_process_7_fu_1058_ap_return_21),
    .p_in_8_sample_M_real_V_read(call_ret_i_process_7_fu_1058_ap_return_18),
    .p_in_9_sample_M_real_V_read(call_ret_i_process_7_fu_1058_ap_return_15),
    .p_in_10_sample_M_real_V_read(call_ret_i_process_7_fu_1058_ap_return_12),
    .p_in_11_sample_M_real_V_read(call_ret_i_process_7_fu_1058_ap_return_9),
    .p_in_12_sample_M_real_V_read(call_ret_i_process_7_fu_1058_ap_return_6),
    .p_in_13_sample_M_real_V_read(call_ret_i_process_7_fu_1058_ap_return_3),
    .p_in_14_sample_M_real_V_read(call_ret_i_process_7_fu_1058_ap_return_0),
    .p_in_15_sample_M_real_V_read(delayline_Array_samp_339_q0),
    .p_in_0_sample_M_imag_V_read(call_ret_i_process_7_fu_1058_ap_return_43),
    .p_in_1_sample_M_imag_V_read(call_ret_i_process_7_fu_1058_ap_return_40),
    .p_in_2_sample_M_imag_V_read(call_ret_i_process_7_fu_1058_ap_return_37),
    .p_in_3_sample_M_imag_V_read(call_ret_i_process_7_fu_1058_ap_return_34),
    .p_in_4_sample_M_imag_V_read(call_ret_i_process_7_fu_1058_ap_return_31),
    .p_in_5_sample_M_imag_V_read(call_ret_i_process_7_fu_1058_ap_return_28),
    .p_in_6_sample_M_imag_V_read(call_ret_i_process_7_fu_1058_ap_return_25),
    .p_in_7_sample_M_imag_V_read(call_ret_i_process_7_fu_1058_ap_return_22),
    .p_in_8_sample_M_imag_V_read(call_ret_i_process_7_fu_1058_ap_return_19),
    .p_in_9_sample_M_imag_V_read(call_ret_i_process_7_fu_1058_ap_return_16),
    .p_in_10_sample_M_imag_V_read(call_ret_i_process_7_fu_1058_ap_return_13),
    .p_in_11_sample_M_imag_V_read(call_ret_i_process_7_fu_1058_ap_return_10),
    .p_in_12_sample_M_imag_V_read(call_ret_i_process_7_fu_1058_ap_return_7),
    .p_in_13_sample_M_imag_V_read(call_ret_i_process_7_fu_1058_ap_return_4),
    .p_in_14_sample_M_imag_V_read(call_ret_i_process_7_fu_1058_ap_return_1),
    .p_in_15_sample_M_imag_V_read(delayline_Array_samp_157_q0),
    .p_in_0_valid_read(grp_genChain_4_fu_835_p_in_0_valid_read),
    .p_in_1_valid_read(grp_genChain_4_fu_835_p_in_1_valid_read),
    .p_in_2_valid_read(grp_genChain_4_fu_835_p_in_2_valid_read),
    .p_in_3_valid_read(grp_genChain_4_fu_835_p_in_3_valid_read),
    .p_in_4_valid_read(grp_genChain_4_fu_835_p_in_4_valid_read),
    .p_in_5_valid_read(grp_genChain_4_fu_835_p_in_5_valid_read),
    .p_in_6_valid_read(grp_genChain_4_fu_835_p_in_6_valid_read),
    .p_in_7_valid_read(grp_genChain_4_fu_835_p_in_7_valid_read),
    .p_in_8_valid_read(grp_genChain_4_fu_835_p_in_8_valid_read),
    .p_in_9_valid_read(grp_genChain_4_fu_835_p_in_9_valid_read),
    .p_in_10_valid_read(grp_genChain_4_fu_835_p_in_10_valid_read),
    .p_in_11_valid_read(grp_genChain_4_fu_835_p_in_11_valid_read),
    .p_in_12_valid_read(grp_genChain_4_fu_835_p_in_12_valid_read),
    .p_in_13_valid_read(grp_genChain_4_fu_835_p_in_13_valid_read),
    .p_in_14_valid_read(grp_genChain_4_fu_835_p_in_14_valid_read),
    .p_in_15_valid_read(grp_genChain_4_fu_835_p_in_15_valid_read),
    .ap_return_0(grp_genChain_4_fu_835_ap_return_0),
    .ap_return_1(grp_genChain_4_fu_835_ap_return_1),
    .ap_return_2(grp_genChain_4_fu_835_ap_return_2),
    .ap_return_3(grp_genChain_4_fu_835_ap_return_3),
    .ap_return_4(grp_genChain_4_fu_835_ap_return_4),
    .ap_return_5(grp_genChain_4_fu_835_ap_return_5),
    .ap_return_6(grp_genChain_4_fu_835_ap_return_6),
    .ap_return_7(grp_genChain_4_fu_835_ap_return_7),
    .ap_return_8(grp_genChain_4_fu_835_ap_return_8),
    .ap_return_9(grp_genChain_4_fu_835_ap_return_9),
    .ap_return_10(grp_genChain_4_fu_835_ap_return_10),
    .ap_return_11(grp_genChain_4_fu_835_ap_return_11),
    .ap_return_12(grp_genChain_4_fu_835_ap_return_12),
    .ap_return_13(grp_genChain_4_fu_835_ap_return_13),
    .ap_return_14(grp_genChain_4_fu_835_ap_return_14),
    .ap_return_15(grp_genChain_4_fu_835_ap_return_15),
    .ap_return_16(grp_genChain_4_fu_835_ap_return_16),
    .ap_return_17(grp_genChain_4_fu_835_ap_return_17),
    .ap_return_18(grp_genChain_4_fu_835_ap_return_18),
    .ap_return_19(grp_genChain_4_fu_835_ap_return_19),
    .ap_return_20(grp_genChain_4_fu_835_ap_return_20),
    .ap_return_21(grp_genChain_4_fu_835_ap_return_21),
    .ap_return_22(grp_genChain_4_fu_835_ap_return_22),
    .ap_return_23(grp_genChain_4_fu_835_ap_return_23),
    .ap_return_24(grp_genChain_4_fu_835_ap_return_24),
    .ap_return_25(grp_genChain_4_fu_835_ap_return_25),
    .ap_return_26(grp_genChain_4_fu_835_ap_return_26),
    .ap_return_27(grp_genChain_4_fu_835_ap_return_27),
    .ap_return_28(grp_genChain_4_fu_835_ap_return_28),
    .ap_return_29(grp_genChain_4_fu_835_ap_return_29),
    .ap_return_30(grp_genChain_4_fu_835_ap_return_30),
    .ap_return_31(grp_genChain_4_fu_835_ap_return_31),
    .ap_return_32(grp_genChain_4_fu_835_ap_return_32),
    .ap_return_33(grp_genChain_4_fu_835_ap_return_33),
    .ap_return_34(grp_genChain_4_fu_835_ap_return_34),
    .ap_return_35(grp_genChain_4_fu_835_ap_return_35),
    .ap_return_36(grp_genChain_4_fu_835_ap_return_36),
    .ap_return_37(grp_genChain_4_fu_835_ap_return_37),
    .ap_return_38(grp_genChain_4_fu_835_ap_return_38),
    .ap_return_39(grp_genChain_4_fu_835_ap_return_39),
    .ap_return_40(grp_genChain_4_fu_835_ap_return_40),
    .ap_return_41(grp_genChain_4_fu_835_ap_return_41),
    .ap_return_42(grp_genChain_4_fu_835_ap_return_42),
    .ap_return_43(grp_genChain_4_fu_835_ap_return_43),
    .ap_return_44(grp_genChain_4_fu_835_ap_return_44)
);

process_6 call_ret_process_6_fu_916(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_process_6_fu_916_ap_start),
    .ap_done(call_ret_process_6_fu_916_ap_done),
    .ap_idle(call_ret_process_6_fu_916_ap_idle),
    .ap_ready(call_ret_process_6_fu_916_ap_ready),
    .p_in_0_sample_M_real_V_read(temp_tagged_output_t_reg_2669_pp0_iter9_reg),
    .p_in_1_sample_M_real_V_read(temp_tagged_output_t_50_reg_2684),
    .p_in_2_sample_M_real_V_read(temp_tagged_output_t_53_reg_2699),
    .p_in_3_sample_M_real_V_read(temp_tagged_output_t_56_reg_2714),
    .p_in_4_sample_M_real_V_read(temp_tagged_output_t_59_reg_2729),
    .p_in_5_sample_M_real_V_read(temp_tagged_output_t_62_reg_2744),
    .p_in_6_sample_M_real_V_read(temp_tagged_output_t_65_reg_2759),
    .p_in_7_sample_M_real_V_read(temp_tagged_output_t_68_reg_2774),
    .p_in_8_sample_M_real_V_read(temp_tagged_output_t_71_reg_2789),
    .p_in_9_sample_M_real_V_read(temp_tagged_output_t_74_reg_2804),
    .p_in_10_sample_M_real_V_read(temp_tagged_output_t_77_reg_2819),
    .p_in_11_sample_M_real_V_read(temp_tagged_output_t_80_reg_2834),
    .p_in_12_sample_M_real_V_read(temp_tagged_output_t_83_reg_2849),
    .p_in_13_sample_M_real_V_read(temp_tagged_output_t_86_reg_2864),
    .p_in_14_sample_M_real_V_read(temp_tagged_output_t_89_reg_2879),
    .p_in_15_sample_M_real_V_read(temp_tagged_output_t_92_reg_2894),
    .p_in_0_sample_M_imag_V_read(temp_tagged_output_t_48_reg_2674_pp0_iter9_reg),
    .p_in_1_sample_M_imag_V_read(temp_tagged_output_t_51_reg_2689),
    .p_in_2_sample_M_imag_V_read(temp_tagged_output_t_54_reg_2704),
    .p_in_3_sample_M_imag_V_read(temp_tagged_output_t_57_reg_2719),
    .p_in_4_sample_M_imag_V_read(temp_tagged_output_t_60_reg_2734),
    .p_in_5_sample_M_imag_V_read(temp_tagged_output_t_63_reg_2749),
    .p_in_6_sample_M_imag_V_read(temp_tagged_output_t_66_reg_2764),
    .p_in_7_sample_M_imag_V_read(temp_tagged_output_t_69_reg_2779),
    .p_in_8_sample_M_imag_V_read(temp_tagged_output_t_72_reg_2794),
    .p_in_9_sample_M_imag_V_read(temp_tagged_output_t_75_reg_2809),
    .p_in_10_sample_M_imag_V_read(temp_tagged_output_t_78_reg_2824),
    .p_in_11_sample_M_imag_V_read(temp_tagged_output_t_81_reg_2839),
    .p_in_12_sample_M_imag_V_read(temp_tagged_output_t_84_reg_2854),
    .p_in_13_sample_M_imag_V_read(temp_tagged_output_t_87_reg_2869),
    .p_in_14_sample_M_imag_V_read(temp_tagged_output_t_90_reg_2884),
    .p_in_15_sample_M_imag_V_read(temp_tagged_output_t_93_reg_2899),
    .p_in_0_valid_read(call_ret_process_6_fu_916_p_in_0_valid_read),
    .p_in_1_valid_read(call_ret_process_6_fu_916_p_in_1_valid_read),
    .p_in_2_valid_read(call_ret_process_6_fu_916_p_in_2_valid_read),
    .p_in_3_valid_read(call_ret_process_6_fu_916_p_in_3_valid_read),
    .p_in_4_valid_read(call_ret_process_6_fu_916_p_in_4_valid_read),
    .p_in_5_valid_read(call_ret_process_6_fu_916_p_in_5_valid_read),
    .p_in_6_valid_read(call_ret_process_6_fu_916_p_in_6_valid_read),
    .p_in_7_valid_read(call_ret_process_6_fu_916_p_in_7_valid_read),
    .p_in_8_valid_read(call_ret_process_6_fu_916_p_in_8_valid_read),
    .p_in_9_valid_read(call_ret_process_6_fu_916_p_in_9_valid_read),
    .p_in_10_valid_read(call_ret_process_6_fu_916_p_in_10_valid_read),
    .p_in_11_valid_read(call_ret_process_6_fu_916_p_in_11_valid_read),
    .p_in_12_valid_read(call_ret_process_6_fu_916_p_in_12_valid_read),
    .p_in_13_valid_read(call_ret_process_6_fu_916_p_in_13_valid_read),
    .p_in_14_valid_read(call_ret_process_6_fu_916_p_in_14_valid_read),
    .p_in_15_valid_read(call_ret_process_6_fu_916_p_in_15_valid_read),
    .ap_return_0(call_ret_process_6_fu_916_ap_return_0),
    .ap_return_1(call_ret_process_6_fu_916_ap_return_1),
    .ap_return_2(call_ret_process_6_fu_916_ap_return_2),
    .ap_return_3(call_ret_process_6_fu_916_ap_return_3),
    .ap_return_4(call_ret_process_6_fu_916_ap_return_4),
    .ap_return_5(call_ret_process_6_fu_916_ap_return_5),
    .ap_return_6(call_ret_process_6_fu_916_ap_return_6),
    .ap_return_7(call_ret_process_6_fu_916_ap_return_7),
    .ap_return_8(call_ret_process_6_fu_916_ap_return_8),
    .ap_return_9(call_ret_process_6_fu_916_ap_return_9),
    .ap_return_10(call_ret_process_6_fu_916_ap_return_10),
    .ap_return_11(call_ret_process_6_fu_916_ap_return_11),
    .ap_return_12(call_ret_process_6_fu_916_ap_return_12),
    .ap_return_13(call_ret_process_6_fu_916_ap_return_13),
    .ap_return_14(call_ret_process_6_fu_916_ap_return_14),
    .ap_return_15(call_ret_process_6_fu_916_ap_return_15),
    .ap_return_16(call_ret_process_6_fu_916_ap_return_16),
    .ap_return_17(call_ret_process_6_fu_916_ap_return_17),
    .ap_return_18(call_ret_process_6_fu_916_ap_return_18),
    .ap_return_19(call_ret_process_6_fu_916_ap_return_19),
    .ap_return_20(call_ret_process_6_fu_916_ap_return_20),
    .ap_return_21(call_ret_process_6_fu_916_ap_return_21),
    .ap_return_22(call_ret_process_6_fu_916_ap_return_22),
    .ap_return_23(call_ret_process_6_fu_916_ap_return_23),
    .ap_return_24(call_ret_process_6_fu_916_ap_return_24),
    .ap_return_25(call_ret_process_6_fu_916_ap_return_25),
    .ap_return_26(call_ret_process_6_fu_916_ap_return_26),
    .ap_return_27(call_ret_process_6_fu_916_ap_return_27),
    .ap_return_28(call_ret_process_6_fu_916_ap_return_28),
    .ap_return_29(call_ret_process_6_fu_916_ap_return_29),
    .ap_return_30(call_ret_process_6_fu_916_ap_return_30),
    .ap_return_31(call_ret_process_6_fu_916_ap_return_31),
    .ap_return_32(call_ret_process_6_fu_916_ap_return_32),
    .ap_return_33(call_ret_process_6_fu_916_ap_return_33),
    .ap_return_34(call_ret_process_6_fu_916_ap_return_34),
    .ap_return_35(call_ret_process_6_fu_916_ap_return_35),
    .ap_return_36(call_ret_process_6_fu_916_ap_return_36),
    .ap_return_37(call_ret_process_6_fu_916_ap_return_37),
    .ap_return_38(call_ret_process_6_fu_916_ap_return_38),
    .ap_return_39(call_ret_process_6_fu_916_ap_return_39),
    .ap_return_40(call_ret_process_6_fu_916_ap_return_40),
    .ap_return_41(call_ret_process_6_fu_916_ap_return_41),
    .ap_return_42(call_ret_process_6_fu_916_ap_return_42),
    .ap_return_43(call_ret_process_6_fu_916_ap_return_43),
    .ap_return_44(call_ret_process_6_fu_916_ap_return_44),
    .ap_return_45(call_ret_process_6_fu_916_ap_return_45),
    .ap_return_46(call_ret_process_6_fu_916_ap_return_46),
    .ap_return_47(call_ret_process_6_fu_916_ap_return_47),
    .ap_ce(call_ret_process_6_fu_916_ap_ce)
);

process_7 call_ret_i_process_7_fu_1058(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_i_process_7_fu_1058_ap_start),
    .ap_done(call_ret_i_process_7_fu_1058_ap_done),
    .ap_idle(call_ret_i_process_7_fu_1058_ap_idle),
    .ap_ready(call_ret_i_process_7_fu_1058_ap_ready),
    .p_in_0_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_470),
    .p_in_1_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_35_reg_505),
    .p_in_2_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_37_reg_527),
    .p_in_3_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_39_reg_549),
    .p_in_4_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_41_reg_571),
    .p_in_5_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_43_reg_593),
    .p_in_6_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_45_reg_615),
    .p_in_7_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_47_reg_637),
    .p_in_8_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_49_reg_659),
    .p_in_9_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_51_reg_681),
    .p_in_10_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_53_reg_703),
    .p_in_11_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_55_reg_725),
    .p_in_12_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_57_reg_747),
    .p_in_13_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_59_reg_769),
    .p_in_14_sample_M_real_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_61_reg_791),
    .p_in_0_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_33_reg_481),
    .p_in_1_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_36_reg_516),
    .p_in_2_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_38_reg_538),
    .p_in_3_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_40_reg_560),
    .p_in_4_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_42_reg_582),
    .p_in_5_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_44_reg_604),
    .p_in_6_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_46_reg_626),
    .p_in_7_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_48_reg_648),
    .p_in_8_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_50_reg_670),
    .p_in_9_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_52_reg_692),
    .p_in_10_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_54_reg_714),
    .p_in_11_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_56_reg_736),
    .p_in_12_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_58_reg_758),
    .p_in_13_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_60_reg_780),
    .p_in_14_sample_M_imag_V_read(ap_phi_reg_pp0_iter2_temp_tagged_input_tr_62_reg_802),
    .p_in_0_valid_read(call_ret_i_process_7_fu_1058_p_in_0_valid_read),
    .ap_return_0(call_ret_i_process_7_fu_1058_ap_return_0),
    .ap_return_1(call_ret_i_process_7_fu_1058_ap_return_1),
    .ap_return_2(call_ret_i_process_7_fu_1058_ap_return_2),
    .ap_return_3(call_ret_i_process_7_fu_1058_ap_return_3),
    .ap_return_4(call_ret_i_process_7_fu_1058_ap_return_4),
    .ap_return_5(call_ret_i_process_7_fu_1058_ap_return_5),
    .ap_return_6(call_ret_i_process_7_fu_1058_ap_return_6),
    .ap_return_7(call_ret_i_process_7_fu_1058_ap_return_7),
    .ap_return_8(call_ret_i_process_7_fu_1058_ap_return_8),
    .ap_return_9(call_ret_i_process_7_fu_1058_ap_return_9),
    .ap_return_10(call_ret_i_process_7_fu_1058_ap_return_10),
    .ap_return_11(call_ret_i_process_7_fu_1058_ap_return_11),
    .ap_return_12(call_ret_i_process_7_fu_1058_ap_return_12),
    .ap_return_13(call_ret_i_process_7_fu_1058_ap_return_13),
    .ap_return_14(call_ret_i_process_7_fu_1058_ap_return_14),
    .ap_return_15(call_ret_i_process_7_fu_1058_ap_return_15),
    .ap_return_16(call_ret_i_process_7_fu_1058_ap_return_16),
    .ap_return_17(call_ret_i_process_7_fu_1058_ap_return_17),
    .ap_return_18(call_ret_i_process_7_fu_1058_ap_return_18),
    .ap_return_19(call_ret_i_process_7_fu_1058_ap_return_19),
    .ap_return_20(call_ret_i_process_7_fu_1058_ap_return_20),
    .ap_return_21(call_ret_i_process_7_fu_1058_ap_return_21),
    .ap_return_22(call_ret_i_process_7_fu_1058_ap_return_22),
    .ap_return_23(call_ret_i_process_7_fu_1058_ap_return_23),
    .ap_return_24(call_ret_i_process_7_fu_1058_ap_return_24),
    .ap_return_25(call_ret_i_process_7_fu_1058_ap_return_25),
    .ap_return_26(call_ret_i_process_7_fu_1058_ap_return_26),
    .ap_return_27(call_ret_i_process_7_fu_1058_ap_return_27),
    .ap_return_28(call_ret_i_process_7_fu_1058_ap_return_28),
    .ap_return_29(call_ret_i_process_7_fu_1058_ap_return_29),
    .ap_return_30(call_ret_i_process_7_fu_1058_ap_return_30),
    .ap_return_31(call_ret_i_process_7_fu_1058_ap_return_31),
    .ap_return_32(call_ret_i_process_7_fu_1058_ap_return_32),
    .ap_return_33(call_ret_i_process_7_fu_1058_ap_return_33),
    .ap_return_34(call_ret_i_process_7_fu_1058_ap_return_34),
    .ap_return_35(call_ret_i_process_7_fu_1058_ap_return_35),
    .ap_return_36(call_ret_i_process_7_fu_1058_ap_return_36),
    .ap_return_37(call_ret_i_process_7_fu_1058_ap_return_37),
    .ap_return_38(call_ret_i_process_7_fu_1058_ap_return_38),
    .ap_return_39(call_ret_i_process_7_fu_1058_ap_return_39),
    .ap_return_40(call_ret_i_process_7_fu_1058_ap_return_40),
    .ap_return_41(call_ret_i_process_7_fu_1058_ap_return_41),
    .ap_return_42(call_ret_i_process_7_fu_1058_ap_return_42),
    .ap_return_43(call_ret_i_process_7_fu_1058_ap_return_43),
    .ap_return_44(call_ret_i_process_7_fu_1058_ap_return_44),
    .ap_ce(call_ret_i_process_7_fu_1058_ap_ce)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1306(
    .din0(call_ret_i_process_7_fu_1058_ap_return_42),
    .din1(call_ret_i_process_7_fu_1058_ap_return_39),
    .din2(call_ret_i_process_7_fu_1058_ap_return_36),
    .din3(call_ret_i_process_7_fu_1058_ap_return_33),
    .din4(call_ret_i_process_7_fu_1058_ap_return_30),
    .din5(call_ret_i_process_7_fu_1058_ap_return_27),
    .din6(call_ret_i_process_7_fu_1058_ap_return_24),
    .din7(call_ret_i_process_7_fu_1058_ap_return_21),
    .din8(call_ret_i_process_7_fu_1058_ap_return_18),
    .din9(call_ret_i_process_7_fu_1058_ap_return_15),
    .din10(call_ret_i_process_7_fu_1058_ap_return_12),
    .din11(call_ret_i_process_7_fu_1058_ap_return_9),
    .din12(call_ret_i_process_7_fu_1058_ap_return_6),
    .din13(call_ret_i_process_7_fu_1058_ap_return_3),
    .din14(call_ret_i_process_7_fu_1058_ap_return_0),
    .din15(delayline_Array_samp_339_q0),
    .din16(control_bits_V_5),
    .dout(temp_tagged_output_t_fu_1872_p18)
);

fft_top_mux_164_2gKb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 25 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .din3_WIDTH( 25 ),
    .din4_WIDTH( 25 ),
    .din5_WIDTH( 25 ),
    .din6_WIDTH( 25 ),
    .din7_WIDTH( 25 ),
    .din8_WIDTH( 25 ),
    .din9_WIDTH( 25 ),
    .din10_WIDTH( 25 ),
    .din11_WIDTH( 25 ),
    .din12_WIDTH( 25 ),
    .din13_WIDTH( 25 ),
    .din14_WIDTH( 25 ),
    .din15_WIDTH( 25 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 25 ))
fft_top_mux_164_2gKb_U1307(
    .din0(call_ret_i_process_7_fu_1058_ap_return_43),
    .din1(call_ret_i_process_7_fu_1058_ap_return_40),
    .din2(call_ret_i_process_7_fu_1058_ap_return_37),
    .din3(call_ret_i_process_7_fu_1058_ap_return_34),
    .din4(call_ret_i_process_7_fu_1058_ap_return_31),
    .din5(call_ret_i_process_7_fu_1058_ap_return_28),
    .din6(call_ret_i_process_7_fu_1058_ap_return_25),
    .din7(call_ret_i_process_7_fu_1058_ap_return_22),
    .din8(call_ret_i_process_7_fu_1058_ap_return_19),
    .din9(call_ret_i_process_7_fu_1058_ap_return_16),
    .din10(call_ret_i_process_7_fu_1058_ap_return_13),
    .din11(call_ret_i_process_7_fu_1058_ap_return_10),
    .din12(call_ret_i_process_7_fu_1058_ap_return_7),
    .din13(call_ret_i_process_7_fu_1058_ap_return_4),
    .din14(call_ret_i_process_7_fu_1058_ap_return_1),
    .din15(delayline_Array_samp_157_q0),
    .din16(control_bits_V_5),
    .dout(temp_tagged_output_t_48_fu_1910_p18)
);

fft_top_mux_164_12iS #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
fft_top_mux_164_12iS_U1308(
    .din0(call_ret_i_process_7_fu_1058_ap_return_44),
    .din1(call_ret_i_process_7_fu_1058_ap_return_41),
    .din2(call_ret_i_process_7_fu_1058_ap_return_38),
    .din3(call_ret_i_process_7_fu_1058_ap_return_35),
    .din4(call_ret_i_process_7_fu_1058_ap_return_32),
    .din5(call_ret_i_process_7_fu_1058_ap_return_29),
    .din6(call_ret_i_process_7_fu_1058_ap_return_26),
    .din7(call_ret_i_process_7_fu_1058_ap_return_23),
    .din8(call_ret_i_process_7_fu_1058_ap_return_20),
    .din9(call_ret_i_process_7_fu_1058_ap_return_17),
    .din10(call_ret_i_process_7_fu_1058_ap_return_14),
    .din11(call_ret_i_process_7_fu_1058_ap_return_11),
    .din12(call_ret_i_process_7_fu_1058_ap_return_8),
    .din13(call_ret_i_process_7_fu_1058_ap_return_5),
    .din14(call_ret_i_process_7_fu_1058_ap_return_2),
    .din15(delayline_Array_vali_162_q0),
    .din16(control_bits_V_5),
    .dout(temp_tagged_output_t_49_fu_1948_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2661_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter11 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ret_i_process_7_fu_1058_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op117_call_state4_state3 == 1'b1))) begin
            call_ret_i_process_7_fu_1058_ap_start_reg <= 1'b1;
        end else if ((call_ret_i_process_7_fu_1058_ap_ready == 1'b1)) begin
            call_ret_i_process_7_fu_1058_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        call_ret_process_6_fu_916_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1) & (ap_predicate_op223_call_state12_state11 == 1'b1))) begin
            call_ret_process_6_fu_916_ap_start_reg <= 1'b1;
        end else if ((call_ret_process_6_fu_916_ap_ready == 1'b1)) begin
            call_ret_process_6_fu_916_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_genChain_4_fu_835_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op170_call_state4_state3 == 1'b1))) begin
            grp_genChain_4_fu_835_ap_start_reg <= 1'b1;
        end else if ((grp_genChain_4_fu_835_ap_ready == 1'b1)) begin
            grp_genChain_4_fu_835_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_33_reg_481 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_33_reg_481 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_33_reg_481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_34_reg_492 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_34_reg_492 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_34_reg_492;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_35_reg_505 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_35_reg_505 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_35_reg_505;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_36_reg_516 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_36_reg_516 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_36_reg_516;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_37_reg_527 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_37_reg_527 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_37_reg_527;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_38_reg_538 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_38_reg_538 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_38_reg_538;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_39_reg_549 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_39_reg_549 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_39_reg_549;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_40_reg_560 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_40_reg_560 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_40_reg_560;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_41_reg_571 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_41_reg_571 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_41_reg_571;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_42_reg_582 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_42_reg_582 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_42_reg_582;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_43_reg_593 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_43_reg_593 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_43_reg_593;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_44_reg_604 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_44_reg_604 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_44_reg_604;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_45_reg_615 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_45_reg_615 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_45_reg_615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_46_reg_626 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_46_reg_626 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_46_reg_626;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_47_reg_637 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_47_reg_637 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_47_reg_637;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_48_reg_648 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_48_reg_648 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_48_reg_648;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_49_reg_659 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_49_reg_659 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_49_reg_659;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_50_reg_670 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_50_reg_670 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_50_reg_670;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_51_reg_681 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_51_reg_681 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_51_reg_681;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_52_reg_692 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_52_reg_692 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_52_reg_692;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_53_reg_703 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_53_reg_703 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_53_reg_703;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_54_reg_714 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_54_reg_714 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_54_reg_714;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_55_reg_725 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_55_reg_725 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_55_reg_725;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_56_reg_736 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_56_reg_736 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_56_reg_736;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_57_reg_747 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_57_reg_747 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_57_reg_747;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_58_reg_758 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_58_reg_758 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_58_reg_758;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_59_reg_769 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_59_reg_769 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_59_reg_769;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_60_reg_780 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_60_reg_780 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_60_reg_780;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_61_reg_791 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_61_reg_791 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_61_reg_791;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_62_reg_802 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_62_reg_802 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_62_reg_802;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_63_reg_813 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_63_reg_813 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_63_reg_813;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_64_reg_824 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_64_reg_824 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_64_reg_824;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((empty_n_fu_1208_p1 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_470 <= 25'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_470 <= ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_470;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_33_reg_481 <= tmp_s_reg_2501;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_33_reg_481 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_33_reg_481;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_34_reg_492 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_34_reg_492 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_34_reg_492;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_35_reg_505 <= tmp_45_reg_2506;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_35_reg_505 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_35_reg_505;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_36_reg_516 <= tmp_46_reg_2511;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_36_reg_516 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_36_reg_516;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_37_reg_527 <= tmp_47_reg_2516;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_37_reg_527 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_37_reg_527;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_38_reg_538 <= tmp_48_reg_2521;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_38_reg_538 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_38_reg_538;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_39_reg_549 <= tmp_49_reg_2526;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_39_reg_549 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_39_reg_549;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_40_reg_560 <= tmp_50_reg_2531;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_40_reg_560 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_40_reg_560;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_41_reg_571 <= tmp_51_reg_2536;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_41_reg_571 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_41_reg_571;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_42_reg_582 <= tmp_52_reg_2541;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_42_reg_582 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_42_reg_582;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_43_reg_593 <= tmp_53_reg_2546;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_43_reg_593 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_43_reg_593;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_44_reg_604 <= tmp_54_reg_2551;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_44_reg_604 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_44_reg_604;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_45_reg_615 <= tmp_55_reg_2556;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_45_reg_615 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_45_reg_615;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_46_reg_626 <= tmp_56_reg_2561;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_46_reg_626 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_46_reg_626;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_47_reg_637 <= tmp_57_reg_2566;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_47_reg_637 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_47_reg_637;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_48_reg_648 <= tmp_58_reg_2571;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_48_reg_648 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_48_reg_648;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_49_reg_659 <= tmp_59_reg_2576;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_49_reg_659 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_49_reg_659;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_50_reg_670 <= tmp_60_reg_2581;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_50_reg_670 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_50_reg_670;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_51_reg_681 <= tmp_61_reg_2586;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_51_reg_681 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_51_reg_681;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_52_reg_692 <= tmp_62_reg_2591;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_52_reg_692 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_52_reg_692;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_53_reg_703 <= tmp_63_reg_2596;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_53_reg_703 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_53_reg_703;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_54_reg_714 <= tmp_64_reg_2601;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_54_reg_714 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_54_reg_714;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_55_reg_725 <= tmp_65_reg_2606;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_55_reg_725 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_55_reg_725;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_56_reg_736 <= tmp_66_reg_2611;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_56_reg_736 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_56_reg_736;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_57_reg_747 <= tmp_67_reg_2616;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_57_reg_747 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_57_reg_747;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_58_reg_758 <= tmp_68_reg_2621;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_58_reg_758 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_58_reg_758;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_59_reg_769 <= tmp_69_reg_2626;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_59_reg_769 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_59_reg_769;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_60_reg_780 <= tmp_70_reg_2631;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_60_reg_780 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_60_reg_780;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_61_reg_791 <= tmp_71_reg_2636;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_61_reg_791 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_61_reg_791;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_62_reg_802 <= tmp_72_reg_2641;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_62_reg_802 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_62_reg_802;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_63_reg_813 <= tmp_73_reg_2646;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_63_reg_813 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_63_reg_813;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_64_reg_824 <= tmp_74_reg_2651;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_64_reg_824 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_64_reg_824;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_899)) begin
        if ((empty_n_reg_2492 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_470 <= trunc_ln203_reg_2496;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_temp_tagged_input_tr_reg_470 <= ap_phi_reg_pp0_iter1_temp_tagged_input_tr_reg_470;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2661 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_047_reg_456 <= t_reg_2656;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2661 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        t_047_reg_456 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((delay_line_stall_2_l_reg_2665_pp0_iter9_reg == 1'd0) | (empty_n_reg_2492_pp0_iter9_reg == 1'd1)))) begin
        and_ln498_28_reg_3069 <= and_ln498_28_fu_2447_p2;
        commuted_output_samp_31_reg_2919 <= call_ret_process_6_fu_916_ap_return_3;
        commuted_output_samp_32_reg_2924 <= call_ret_process_6_fu_916_ap_return_4;
        commuted_output_samp_33_reg_2929 <= call_ret_process_6_fu_916_ap_return_5;
        commuted_output_samp_34_reg_2934 <= call_ret_process_6_fu_916_ap_return_6;
        commuted_output_samp_35_reg_2939 <= call_ret_process_6_fu_916_ap_return_7;
        commuted_output_samp_36_reg_2944 <= call_ret_process_6_fu_916_ap_return_8;
        commuted_output_samp_37_reg_2949 <= call_ret_process_6_fu_916_ap_return_9;
        commuted_output_samp_38_reg_2954 <= call_ret_process_6_fu_916_ap_return_10;
        commuted_output_samp_39_reg_2959 <= call_ret_process_6_fu_916_ap_return_11;
        commuted_output_samp_40_reg_2964 <= call_ret_process_6_fu_916_ap_return_12;
        commuted_output_samp_41_reg_2969 <= call_ret_process_6_fu_916_ap_return_13;
        commuted_output_samp_42_reg_2974 <= call_ret_process_6_fu_916_ap_return_14;
        commuted_output_samp_43_reg_2979 <= call_ret_process_6_fu_916_ap_return_15;
        commuted_output_samp_44_reg_2984 <= call_ret_process_6_fu_916_ap_return_16;
        commuted_output_samp_45_reg_2989 <= call_ret_process_6_fu_916_ap_return_17;
        commuted_output_samp_46_reg_2994 <= call_ret_process_6_fu_916_ap_return_18;
        commuted_output_samp_47_reg_2999 <= call_ret_process_6_fu_916_ap_return_19;
        commuted_output_samp_48_reg_3004 <= call_ret_process_6_fu_916_ap_return_20;
        commuted_output_samp_49_reg_3009 <= call_ret_process_6_fu_916_ap_return_21;
        commuted_output_samp_50_reg_3014 <= call_ret_process_6_fu_916_ap_return_22;
        commuted_output_samp_51_reg_3019 <= call_ret_process_6_fu_916_ap_return_23;
        commuted_output_samp_52_reg_3024 <= call_ret_process_6_fu_916_ap_return_24;
        commuted_output_samp_53_reg_3029 <= call_ret_process_6_fu_916_ap_return_25;
        commuted_output_samp_54_reg_3034 <= call_ret_process_6_fu_916_ap_return_26;
        commuted_output_samp_55_reg_3039 <= call_ret_process_6_fu_916_ap_return_27;
        commuted_output_samp_56_reg_3044 <= call_ret_process_6_fu_916_ap_return_28;
        commuted_output_samp_57_reg_3049 <= call_ret_process_6_fu_916_ap_return_29;
        commuted_output_samp_58_reg_3054 <= call_ret_process_6_fu_916_ap_return_30;
        commuted_output_samp_59_reg_3059 <= call_ret_process_6_fu_916_ap_return_31;
        commuted_output_samp_60_reg_3064 <= call_ret_process_6_fu_916_ap_return_32;
        commuted_output_samp_61_reg_2914 <= call_ret_process_6_fu_916_ap_return_0;
        commuted_output_samp_reg_2909 <= call_ret_process_6_fu_916_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_reg_2492 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        control_bits_V_5 <= control_count_V_5;
        control_count_V_5 <= add_ln700_fu_1580_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_fu_1208_p1 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        delay_line_stall_2 <= icmp_ln457_fu_1546_p2;
        sample_in_read_count <= add_ln700_3_fu_1540_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (empty_n_reg_2492 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        delay_line_stall_2_l_reg_2665 <= delay_line_stall_2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        delay_line_stall_2_l_reg_2665_pp0_iter10_reg <= delay_line_stall_2_l_reg_2665_pp0_iter9_reg;
        delay_line_stall_2_l_reg_2665_pp0_iter2_reg <= delay_line_stall_2_l_reg_2665;
        delay_line_stall_2_l_reg_2665_pp0_iter3_reg <= delay_line_stall_2_l_reg_2665_pp0_iter2_reg;
        delay_line_stall_2_l_reg_2665_pp0_iter4_reg <= delay_line_stall_2_l_reg_2665_pp0_iter3_reg;
        delay_line_stall_2_l_reg_2665_pp0_iter5_reg <= delay_line_stall_2_l_reg_2665_pp0_iter4_reg;
        delay_line_stall_2_l_reg_2665_pp0_iter6_reg <= delay_line_stall_2_l_reg_2665_pp0_iter5_reg;
        delay_line_stall_2_l_reg_2665_pp0_iter7_reg <= delay_line_stall_2_l_reg_2665_pp0_iter6_reg;
        delay_line_stall_2_l_reg_2665_pp0_iter8_reg <= delay_line_stall_2_l_reg_2665_pp0_iter7_reg;
        delay_line_stall_2_l_reg_2665_pp0_iter9_reg <= delay_line_stall_2_l_reg_2665_pp0_iter8_reg;
        empty_n_reg_2492_pp0_iter10_reg <= empty_n_reg_2492_pp0_iter9_reg;
        empty_n_reg_2492_pp0_iter2_reg <= empty_n_reg_2492_pp0_iter1_reg;
        empty_n_reg_2492_pp0_iter3_reg <= empty_n_reg_2492_pp0_iter2_reg;
        empty_n_reg_2492_pp0_iter4_reg <= empty_n_reg_2492_pp0_iter3_reg;
        empty_n_reg_2492_pp0_iter5_reg <= empty_n_reg_2492_pp0_iter4_reg;
        empty_n_reg_2492_pp0_iter6_reg <= empty_n_reg_2492_pp0_iter5_reg;
        empty_n_reg_2492_pp0_iter7_reg <= empty_n_reg_2492_pp0_iter6_reg;
        empty_n_reg_2492_pp0_iter8_reg <= empty_n_reg_2492_pp0_iter7_reg;
        empty_n_reg_2492_pp0_iter9_reg <= empty_n_reg_2492_pp0_iter8_reg;
        icmp_ln436_reg_2661_pp0_iter10_reg <= icmp_ln436_reg_2661_pp0_iter9_reg;
        icmp_ln436_reg_2661_pp0_iter2_reg <= icmp_ln436_reg_2661_pp0_iter1_reg;
        icmp_ln436_reg_2661_pp0_iter3_reg <= icmp_ln436_reg_2661_pp0_iter2_reg;
        icmp_ln436_reg_2661_pp0_iter4_reg <= icmp_ln436_reg_2661_pp0_iter3_reg;
        icmp_ln436_reg_2661_pp0_iter5_reg <= icmp_ln436_reg_2661_pp0_iter4_reg;
        icmp_ln436_reg_2661_pp0_iter6_reg <= icmp_ln436_reg_2661_pp0_iter5_reg;
        icmp_ln436_reg_2661_pp0_iter7_reg <= icmp_ln436_reg_2661_pp0_iter6_reg;
        icmp_ln436_reg_2661_pp0_iter8_reg <= icmp_ln436_reg_2661_pp0_iter7_reg;
        icmp_ln436_reg_2661_pp0_iter9_reg <= icmp_ln436_reg_2661_pp0_iter8_reg;
        temp_tagged_output_t_48_reg_2674_pp0_iter3_reg <= temp_tagged_output_t_48_reg_2674;
        temp_tagged_output_t_48_reg_2674_pp0_iter4_reg <= temp_tagged_output_t_48_reg_2674_pp0_iter3_reg;
        temp_tagged_output_t_48_reg_2674_pp0_iter5_reg <= temp_tagged_output_t_48_reg_2674_pp0_iter4_reg;
        temp_tagged_output_t_48_reg_2674_pp0_iter6_reg <= temp_tagged_output_t_48_reg_2674_pp0_iter5_reg;
        temp_tagged_output_t_48_reg_2674_pp0_iter7_reg <= temp_tagged_output_t_48_reg_2674_pp0_iter6_reg;
        temp_tagged_output_t_48_reg_2674_pp0_iter8_reg <= temp_tagged_output_t_48_reg_2674_pp0_iter7_reg;
        temp_tagged_output_t_48_reg_2674_pp0_iter9_reg <= temp_tagged_output_t_48_reg_2674_pp0_iter8_reg;
        temp_tagged_output_t_49_reg_2679_pp0_iter3_reg <= temp_tagged_output_t_49_reg_2679;
        temp_tagged_output_t_49_reg_2679_pp0_iter4_reg <= temp_tagged_output_t_49_reg_2679_pp0_iter3_reg;
        temp_tagged_output_t_49_reg_2679_pp0_iter5_reg <= temp_tagged_output_t_49_reg_2679_pp0_iter4_reg;
        temp_tagged_output_t_49_reg_2679_pp0_iter6_reg <= temp_tagged_output_t_49_reg_2679_pp0_iter5_reg;
        temp_tagged_output_t_49_reg_2679_pp0_iter7_reg <= temp_tagged_output_t_49_reg_2679_pp0_iter6_reg;
        temp_tagged_output_t_49_reg_2679_pp0_iter8_reg <= temp_tagged_output_t_49_reg_2679_pp0_iter7_reg;
        temp_tagged_output_t_49_reg_2679_pp0_iter9_reg <= temp_tagged_output_t_49_reg_2679_pp0_iter8_reg;
        temp_tagged_output_t_reg_2669_pp0_iter3_reg <= temp_tagged_output_t_reg_2669;
        temp_tagged_output_t_reg_2669_pp0_iter4_reg <= temp_tagged_output_t_reg_2669_pp0_iter3_reg;
        temp_tagged_output_t_reg_2669_pp0_iter5_reg <= temp_tagged_output_t_reg_2669_pp0_iter4_reg;
        temp_tagged_output_t_reg_2669_pp0_iter6_reg <= temp_tagged_output_t_reg_2669_pp0_iter5_reg;
        temp_tagged_output_t_reg_2669_pp0_iter7_reg <= temp_tagged_output_t_reg_2669_pp0_iter6_reg;
        temp_tagged_output_t_reg_2669_pp0_iter8_reg <= temp_tagged_output_t_reg_2669_pp0_iter7_reg;
        temp_tagged_output_t_reg_2669_pp0_iter9_reg <= temp_tagged_output_t_reg_2669_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_n_reg_2492 <= p_sampleIn_V_superSa_nbread_fu_428_p2_0;
        empty_n_reg_2492_pp0_iter1_reg <= empty_n_reg_2492;
        icmp_ln436_reg_2661 <= icmp_ln436_fu_1564_p2;
        icmp_ln436_reg_2661_pp0_iter1_reg <= icmp_ln436_reg_2661;
        tmp_45_reg_2506 <= {{p_sampleIn_V_superSample_dout[49:25]}};
        tmp_46_reg_2511 <= {{p_sampleIn_V_superSample_dout[449:425]}};
        tmp_47_reg_2516 <= {{p_sampleIn_V_superSample_dout[74:50]}};
        tmp_48_reg_2521 <= {{p_sampleIn_V_superSample_dout[474:450]}};
        tmp_49_reg_2526 <= {{p_sampleIn_V_superSample_dout[99:75]}};
        tmp_50_reg_2531 <= {{p_sampleIn_V_superSample_dout[499:475]}};
        tmp_51_reg_2536 <= {{p_sampleIn_V_superSample_dout[124:100]}};
        tmp_52_reg_2541 <= {{p_sampleIn_V_superSample_dout[524:500]}};
        tmp_53_reg_2546 <= {{p_sampleIn_V_superSample_dout[149:125]}};
        tmp_54_reg_2551 <= {{p_sampleIn_V_superSample_dout[549:525]}};
        tmp_55_reg_2556 <= {{p_sampleIn_V_superSample_dout[174:150]}};
        tmp_56_reg_2561 <= {{p_sampleIn_V_superSample_dout[574:550]}};
        tmp_57_reg_2566 <= {{p_sampleIn_V_superSample_dout[199:175]}};
        tmp_58_reg_2571 <= {{p_sampleIn_V_superSample_dout[599:575]}};
        tmp_59_reg_2576 <= {{p_sampleIn_V_superSample_dout[224:200]}};
        tmp_60_reg_2581 <= {{p_sampleIn_V_superSample_dout[624:600]}};
        tmp_61_reg_2586 <= {{p_sampleIn_V_superSample_dout[249:225]}};
        tmp_62_reg_2591 <= {{p_sampleIn_V_superSample_dout[649:625]}};
        tmp_63_reg_2596 <= {{p_sampleIn_V_superSample_dout[274:250]}};
        tmp_64_reg_2601 <= {{p_sampleIn_V_superSample_dout[674:650]}};
        tmp_65_reg_2606 <= {{p_sampleIn_V_superSample_dout[299:275]}};
        tmp_66_reg_2611 <= {{p_sampleIn_V_superSample_dout[699:675]}};
        tmp_67_reg_2616 <= {{p_sampleIn_V_superSample_dout[324:300]}};
        tmp_68_reg_2621 <= {{p_sampleIn_V_superSample_dout[724:700]}};
        tmp_69_reg_2626 <= {{p_sampleIn_V_superSample_dout[349:325]}};
        tmp_70_reg_2631 <= {{p_sampleIn_V_superSample_dout[749:725]}};
        tmp_71_reg_2636 <= {{p_sampleIn_V_superSample_dout[374:350]}};
        tmp_72_reg_2641 <= {{p_sampleIn_V_superSample_dout[774:750]}};
        tmp_73_reg_2646 <= {{p_sampleIn_V_superSample_dout[399:375]}};
        tmp_74_reg_2651 <= {{p_sampleIn_V_superSample_dout[799:775]}};
        tmp_s_reg_2501 <= {{p_sampleIn_V_superSample_dout[424:400]}};
        trunc_ln203_reg_2496 <= trunc_ln203_fu_1216_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        t_reg_2656 <= t_fu_1530_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((delay_line_stall_2_l_reg_2665 == 1'd0) | (empty_n_reg_2492_pp0_iter1_reg == 1'd1)))) begin
        temp_tagged_output_t_48_reg_2674 <= temp_tagged_output_t_48_fu_1910_p18;
        temp_tagged_output_t_49_reg_2679 <= temp_tagged_output_t_49_fu_1948_p18;
        temp_tagged_output_t_reg_2669 <= temp_tagged_output_t_fu_1872_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & ((delay_line_stall_2_l_reg_2665_pp0_iter8_reg == 1'd0) | (empty_n_reg_2492_pp0_iter8_reg == 1'd1)))) begin
        temp_tagged_output_t_50_reg_2684 <= grp_genChain_4_fu_835_ap_return_0;
        temp_tagged_output_t_51_reg_2689 <= grp_genChain_4_fu_835_ap_return_1;
        temp_tagged_output_t_52_reg_2694 <= grp_genChain_4_fu_835_ap_return_2;
        temp_tagged_output_t_53_reg_2699 <= grp_genChain_4_fu_835_ap_return_3;
        temp_tagged_output_t_54_reg_2704 <= grp_genChain_4_fu_835_ap_return_4;
        temp_tagged_output_t_55_reg_2709 <= grp_genChain_4_fu_835_ap_return_5;
        temp_tagged_output_t_56_reg_2714 <= grp_genChain_4_fu_835_ap_return_6;
        temp_tagged_output_t_57_reg_2719 <= grp_genChain_4_fu_835_ap_return_7;
        temp_tagged_output_t_58_reg_2724 <= grp_genChain_4_fu_835_ap_return_8;
        temp_tagged_output_t_59_reg_2729 <= grp_genChain_4_fu_835_ap_return_9;
        temp_tagged_output_t_60_reg_2734 <= grp_genChain_4_fu_835_ap_return_10;
        temp_tagged_output_t_61_reg_2739 <= grp_genChain_4_fu_835_ap_return_11;
        temp_tagged_output_t_62_reg_2744 <= grp_genChain_4_fu_835_ap_return_12;
        temp_tagged_output_t_63_reg_2749 <= grp_genChain_4_fu_835_ap_return_13;
        temp_tagged_output_t_64_reg_2754 <= grp_genChain_4_fu_835_ap_return_14;
        temp_tagged_output_t_65_reg_2759 <= grp_genChain_4_fu_835_ap_return_15;
        temp_tagged_output_t_66_reg_2764 <= grp_genChain_4_fu_835_ap_return_16;
        temp_tagged_output_t_67_reg_2769 <= grp_genChain_4_fu_835_ap_return_17;
        temp_tagged_output_t_68_reg_2774 <= grp_genChain_4_fu_835_ap_return_18;
        temp_tagged_output_t_69_reg_2779 <= grp_genChain_4_fu_835_ap_return_19;
        temp_tagged_output_t_70_reg_2784 <= grp_genChain_4_fu_835_ap_return_20;
        temp_tagged_output_t_71_reg_2789 <= grp_genChain_4_fu_835_ap_return_21;
        temp_tagged_output_t_72_reg_2794 <= grp_genChain_4_fu_835_ap_return_22;
        temp_tagged_output_t_73_reg_2799 <= grp_genChain_4_fu_835_ap_return_23;
        temp_tagged_output_t_74_reg_2804 <= grp_genChain_4_fu_835_ap_return_24;
        temp_tagged_output_t_75_reg_2809 <= grp_genChain_4_fu_835_ap_return_25;
        temp_tagged_output_t_76_reg_2814 <= grp_genChain_4_fu_835_ap_return_26;
        temp_tagged_output_t_77_reg_2819 <= grp_genChain_4_fu_835_ap_return_27;
        temp_tagged_output_t_78_reg_2824 <= grp_genChain_4_fu_835_ap_return_28;
        temp_tagged_output_t_79_reg_2829 <= grp_genChain_4_fu_835_ap_return_29;
        temp_tagged_output_t_80_reg_2834 <= grp_genChain_4_fu_835_ap_return_30;
        temp_tagged_output_t_81_reg_2839 <= grp_genChain_4_fu_835_ap_return_31;
        temp_tagged_output_t_82_reg_2844 <= grp_genChain_4_fu_835_ap_return_32;
        temp_tagged_output_t_83_reg_2849 <= grp_genChain_4_fu_835_ap_return_33;
        temp_tagged_output_t_84_reg_2854 <= grp_genChain_4_fu_835_ap_return_34;
        temp_tagged_output_t_85_reg_2859 <= grp_genChain_4_fu_835_ap_return_35;
        temp_tagged_output_t_86_reg_2864 <= grp_genChain_4_fu_835_ap_return_36;
        temp_tagged_output_t_87_reg_2869 <= grp_genChain_4_fu_835_ap_return_37;
        temp_tagged_output_t_88_reg_2874 <= grp_genChain_4_fu_835_ap_return_38;
        temp_tagged_output_t_89_reg_2879 <= grp_genChain_4_fu_835_ap_return_39;
        temp_tagged_output_t_90_reg_2884 <= grp_genChain_4_fu_835_ap_return_40;
        temp_tagged_output_t_91_reg_2889 <= grp_genChain_4_fu_835_ap_return_41;
        temp_tagged_output_t_92_reg_2894 <= grp_genChain_4_fu_835_ap_return_42;
        temp_tagged_output_t_93_reg_2899 <= grp_genChain_4_fu_835_ap_return_43;
        temp_tagged_output_t_94_reg_2904 <= grp_genChain_4_fu_835_ap_return_44;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_reg_2661_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to10 = 1'b1;
    end else begin
        ap_idle_pp0_0to10 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_902)) begin
        if ((icmp_ln436_reg_2661 == 1'd1)) begin
            ap_phi_mux_t_047_phi_fu_460_p6 = 9'd0;
        end else if ((icmp_ln436_reg_2661 == 1'd0)) begin
            ap_phi_mux_t_047_phi_fu_460_p6 = t_reg_2656;
        end else begin
            ap_phi_mux_t_047_phi_fu_460_p6 = t_047_reg_456;
        end
    end else begin
        ap_phi_mux_t_047_phi_fu_460_p6 = t_047_reg_456;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln436_fu_1564_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to10 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp117) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret_i_process_7_fu_1058_ap_ce = 1'b1;
    end else begin
        call_ret_i_process_7_fu_1058_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp223) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        call_ret_process_6_fu_916_ap_ce = 1'b1;
    end else begin
        call_ret_process_6_fu_916_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_2_l_reg_2665 == 1'd0) | (empty_n_reg_2492_pp0_iter1_reg == 1'd1)))) begin
        control_delayline_Ar_80_ce0 = 1'd1;
    end else begin
        control_delayline_Ar_80_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_2_l_reg_2665 == 1'd0) | (empty_n_reg_2492_pp0_iter1_reg == 1'd1)))) begin
        control_delayline_Ar_80_we0 = 1'd1;
    end else begin
        control_delayline_Ar_80_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_2_l_reg_2665 == 1'd0) | (empty_n_reg_2492_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_157_ce0 = 1'd1;
    end else begin
        delayline_Array_samp_157_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_2_l_reg_2665 == 1'd0) | (empty_n_reg_2492_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_157_we0 = 1'd1;
    end else begin
        delayline_Array_samp_157_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_2_l_reg_2665 == 1'd0) | (empty_n_reg_2492_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_339_ce0 = 1'd1;
    end else begin
        delayline_Array_samp_339_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_2_l_reg_2665 == 1'd0) | (empty_n_reg_2492_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_samp_339_we0 = 1'd1;
    end else begin
        delayline_Array_samp_339_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_2_l_reg_2665 == 1'd0) | (empty_n_reg_2492_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_vali_162_ce0 = 1'd1;
    end else begin
        delayline_Array_vali_162_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & ((delay_line_stall_2_l_reg_2665 == 1'd0) | (empty_n_reg_2492_pp0_iter1_reg == 1'd1)))) begin
        delayline_Array_vali_162_we0 = 1'd1;
    end else begin
        delayline_Array_vali_162_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp170) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_genChain_4_fu_835_ap_ce = 1'b1;
    end else begin
        grp_genChain_4_fu_835_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (p_sampleIn_V_superSample_empty_n == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_sampleIn_V_superSample_read = 1'b1;
    end else begin
        p_sampleIn_V_superSample_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        p_sampleOut_V_superSample_blk_n = p_sampleOut_V_superSample_full_n;
    end else begin
        p_sampleOut_V_superSample_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1))) begin
        p_sampleOut_V_superSample_write = 1'b1;
    end else begin
        p_sampleOut_V_superSample_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln700_3_fu_1540_p2 = (sample_in_read_count + 8'd1);

assign add_ln700_fu_1580_p2 = (control_count_V_5 + 4'd1);

assign and_ln498_15_fu_2369_p2 = (call_ret_process_6_fu_916_ap_return_35 & call_ret_process_6_fu_916_ap_return_34);

assign and_ln498_16_fu_2375_p2 = (and_ln498_fu_2363_p2 & and_ln498_15_fu_2369_p2);

assign and_ln498_17_fu_2381_p2 = (call_ret_process_6_fu_916_ap_return_37 & call_ret_process_6_fu_916_ap_return_36);

assign and_ln498_18_fu_2387_p2 = (call_ret_process_6_fu_916_ap_return_39 & call_ret_process_6_fu_916_ap_return_38);

assign and_ln498_19_fu_2393_p2 = (and_ln498_18_fu_2387_p2 & and_ln498_17_fu_2381_p2);

assign and_ln498_20_fu_2399_p2 = (and_ln498_19_fu_2393_p2 & and_ln498_16_fu_2375_p2);

assign and_ln498_21_fu_2405_p2 = (call_ret_process_6_fu_916_ap_return_41 & call_ret_process_6_fu_916_ap_return_40);

assign and_ln498_22_fu_2411_p2 = (call_ret_process_6_fu_916_ap_return_43 & call_ret_process_6_fu_916_ap_return_42);

assign and_ln498_23_fu_2417_p2 = (and_ln498_22_fu_2411_p2 & and_ln498_21_fu_2405_p2);

assign and_ln498_24_fu_2423_p2 = (call_ret_process_6_fu_916_ap_return_45 & call_ret_process_6_fu_916_ap_return_44);

assign and_ln498_25_fu_2429_p2 = (call_ret_process_6_fu_916_ap_return_47 & call_ret_process_6_fu_916_ap_return_46);

assign and_ln498_26_fu_2435_p2 = (and_ln498_25_fu_2429_p2 & and_ln498_24_fu_2423_p2);

assign and_ln498_27_fu_2441_p2 = (and_ln498_26_fu_2435_p2 & and_ln498_23_fu_2417_p2);

assign and_ln498_28_fu_2447_p2 = (and_ln498_27_fu_2441_p2 & and_ln498_20_fu_2399_p2);

assign and_ln498_fu_2363_p2 = (call_ret_process_6_fu_916_ap_return_33 & call_ret_process_6_fu_916_ap_return_2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp117 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp170 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp223 = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (ap_predicate_op289_write_state13 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10_ignore_call56 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op289_write_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11_ignore_call102 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op289_write_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11_ignore_call3 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op289_write_state13 == 1'b1));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter11_ignore_call56 = ((p_sampleOut_V_superSample_full_n == 1'b0) & (ap_predicate_op289_write_state13 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7_ignore_call56 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_76 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_899 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_902 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_33_reg_481 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_34_reg_492 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_35_reg_505 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_36_reg_516 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_37_reg_527 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_38_reg_538 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_39_reg_549 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_40_reg_560 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_41_reg_571 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_42_reg_582 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_43_reg_593 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_44_reg_604 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_45_reg_615 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_46_reg_626 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_47_reg_637 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_48_reg_648 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_49_reg_659 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_50_reg_670 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_51_reg_681 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_52_reg_692 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_53_reg_703 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_54_reg_714 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_55_reg_725 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_56_reg_736 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_57_reg_747 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_58_reg_758 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_59_reg_769 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_60_reg_780 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_61_reg_791 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_62_reg_802 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_63_reg_813 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_64_reg_824 = 'bx;

assign ap_phi_reg_pp0_iter0_temp_tagged_input_tr_reg_470 = 'bx;

always @ (*) begin
    ap_predicate_op117_call_state4 = ((delay_line_stall_2_l_reg_2665 == 1'd0) | (empty_n_reg_2492_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op117_call_state4_state3 = ((delay_line_stall_2 == 1'd0) | (empty_n_reg_2492 == 1'd1));
end

always @ (*) begin
    ap_predicate_op170_call_state4 = ((delay_line_stall_2_l_reg_2665 == 1'd0) | (empty_n_reg_2492_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op170_call_state4_state3 = ((delay_line_stall_2 == 1'd0) | (empty_n_reg_2492 == 1'd1));
end

always @ (*) begin
    ap_predicate_op223_call_state12 = ((delay_line_stall_2_l_reg_2665_pp0_iter9_reg == 1'd0) | (empty_n_reg_2492_pp0_iter9_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op223_call_state12_state11 = ((delay_line_stall_2_l_reg_2665_pp0_iter8_reg == 1'd0) | (empty_n_reg_2492_pp0_iter8_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op289_write_state13 = (((empty_n_reg_2492_pp0_iter10_reg == 1'd1) & (1'd1 == and_ln498_28_reg_3069)) | ((delay_line_stall_2_l_reg_2665_pp0_iter10_reg == 1'd0) & (1'd1 == and_ln498_28_reg_3069)));
end

assign call_ret_i_process_7_fu_1058_ap_start = call_ret_i_process_7_fu_1058_ap_start_reg;

assign call_ret_i_process_7_fu_1058_p_in_0_valid_read = ap_phi_reg_pp0_iter2_temp_tagged_input_tr_34_reg_492;

assign call_ret_process_6_fu_916_ap_start = call_ret_process_6_fu_916_ap_start_reg;

assign call_ret_process_6_fu_916_p_in_0_valid_read = temp_tagged_output_t_49_reg_2679_pp0_iter9_reg;

assign call_ret_process_6_fu_916_p_in_10_valid_read = temp_tagged_output_t_79_reg_2829;

assign call_ret_process_6_fu_916_p_in_11_valid_read = temp_tagged_output_t_82_reg_2844;

assign call_ret_process_6_fu_916_p_in_12_valid_read = temp_tagged_output_t_85_reg_2859;

assign call_ret_process_6_fu_916_p_in_13_valid_read = temp_tagged_output_t_88_reg_2874;

assign call_ret_process_6_fu_916_p_in_14_valid_read = temp_tagged_output_t_91_reg_2889;

assign call_ret_process_6_fu_916_p_in_15_valid_read = temp_tagged_output_t_94_reg_2904;

assign call_ret_process_6_fu_916_p_in_1_valid_read = temp_tagged_output_t_52_reg_2694;

assign call_ret_process_6_fu_916_p_in_2_valid_read = temp_tagged_output_t_55_reg_2709;

assign call_ret_process_6_fu_916_p_in_3_valid_read = temp_tagged_output_t_58_reg_2724;

assign call_ret_process_6_fu_916_p_in_4_valid_read = temp_tagged_output_t_61_reg_2739;

assign call_ret_process_6_fu_916_p_in_5_valid_read = temp_tagged_output_t_64_reg_2754;

assign call_ret_process_6_fu_916_p_in_6_valid_read = temp_tagged_output_t_67_reg_2769;

assign call_ret_process_6_fu_916_p_in_7_valid_read = temp_tagged_output_t_70_reg_2784;

assign call_ret_process_6_fu_916_p_in_8_valid_read = temp_tagged_output_t_73_reg_2799;

assign call_ret_process_6_fu_916_p_in_9_valid_read = temp_tagged_output_t_76_reg_2814;

assign empty_n_fu_1208_p1 = p_sampleIn_V_superSa_nbread_fu_428_p2_0;

assign grp_genChain_4_fu_835_ap_start = grp_genChain_4_fu_835_ap_start_reg;

assign grp_genChain_4_fu_835_control_bits_V_87 = control_delayline_Ar_80_q0[3:0];

assign grp_genChain_4_fu_835_p_in_0_valid_read = call_ret_i_process_7_fu_1058_ap_return_44;

assign grp_genChain_4_fu_835_p_in_10_valid_read = call_ret_i_process_7_fu_1058_ap_return_14;

assign grp_genChain_4_fu_835_p_in_11_valid_read = call_ret_i_process_7_fu_1058_ap_return_11;

assign grp_genChain_4_fu_835_p_in_12_valid_read = call_ret_i_process_7_fu_1058_ap_return_8;

assign grp_genChain_4_fu_835_p_in_13_valid_read = call_ret_i_process_7_fu_1058_ap_return_5;

assign grp_genChain_4_fu_835_p_in_14_valid_read = call_ret_i_process_7_fu_1058_ap_return_2;

assign grp_genChain_4_fu_835_p_in_15_valid_read = delayline_Array_vali_162_q0;

assign grp_genChain_4_fu_835_p_in_1_valid_read = call_ret_i_process_7_fu_1058_ap_return_41;

assign grp_genChain_4_fu_835_p_in_2_valid_read = call_ret_i_process_7_fu_1058_ap_return_38;

assign grp_genChain_4_fu_835_p_in_3_valid_read = call_ret_i_process_7_fu_1058_ap_return_35;

assign grp_genChain_4_fu_835_p_in_4_valid_read = call_ret_i_process_7_fu_1058_ap_return_32;

assign grp_genChain_4_fu_835_p_in_5_valid_read = call_ret_i_process_7_fu_1058_ap_return_29;

assign grp_genChain_4_fu_835_p_in_6_valid_read = call_ret_i_process_7_fu_1058_ap_return_26;

assign grp_genChain_4_fu_835_p_in_7_valid_read = call_ret_i_process_7_fu_1058_ap_return_23;

assign grp_genChain_4_fu_835_p_in_8_valid_read = call_ret_i_process_7_fu_1058_ap_return_20;

assign grp_genChain_4_fu_835_p_in_9_valid_read = call_ret_i_process_7_fu_1058_ap_return_17;

assign icmp_ln436_fu_1564_p2 = ((ap_phi_mux_t_047_phi_fu_460_p6 == 9'd270) ? 1'b1 : 1'b0);

assign icmp_ln457_fu_1546_p2 = ((sample_in_read_count != 8'd255) ? 1'b1 : 1'b0);

assign p_sampleIn_V_superSa_nbread_fu_428_p2_0 = p_sampleIn_V_superSample_empty_n;

assign p_sampleOut_V_superSample_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{commuted_output_samp_60_reg_3064}, {commuted_output_samp_59_reg_3059}}, {commuted_output_samp_58_reg_3054}}, {commuted_output_samp_57_reg_3049}}, {commuted_output_samp_56_reg_3044}}, {commuted_output_samp_55_reg_3039}}, {commuted_output_samp_54_reg_3034}}, {commuted_output_samp_53_reg_3029}}, {commuted_output_samp_52_reg_3024}}, {commuted_output_samp_51_reg_3019}}, {commuted_output_samp_50_reg_3014}}, {commuted_output_samp_49_reg_3009}}, {commuted_output_samp_48_reg_3004}}, {commuted_output_samp_47_reg_2999}}, {commuted_output_samp_46_reg_2994}}, {commuted_output_samp_reg_2909}}, {commuted_output_samp_45_reg_2989}}, {commuted_output_samp_44_reg_2984}}, {commuted_output_samp_43_reg_2979}}, {commuted_output_samp_42_reg_2974}}, {commuted_output_samp_41_reg_2969}}, {commuted_output_samp_40_reg_2964}}, {commuted_output_samp_39_reg_2959}}, {commuted_output_samp_38_reg_2954}}, {commuted_output_samp_37_reg_2949}}, {commuted_output_samp_36_reg_2944}}, {commuted_output_samp_35_reg_2939}}, {commuted_output_samp_34_reg_2934}}, {commuted_output_samp_33_reg_2929}}, {commuted_output_samp_32_reg_2924}}, {commuted_output_samp_31_reg_2919}}, {commuted_output_samp_61_reg_2914}};

assign t_fu_1530_p2 = (9'd1 + ap_phi_mux_t_047_phi_fu_460_p6);

assign trunc_ln203_fu_1216_p1 = p_sampleIn_V_superSample_dout[24:0];

assign zext_ln66_fu_1858_p1 = control_bits_V_5;

endmodule //streamingDataCommuto_2
