
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -21 day(s)
INFO: [Device 21-36] Loading parts and site information from /build/tools/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/build/tools/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/build/tools/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /build/repo/gates/uart-test/xilinx/uartloop-top/pa.fromNetlist.tcl
# create_project -name uartloop-top -dir "/build/repo/gates/uart-test/xilinx/uartloop-top/planAhead_run_1" -part xc6slx16ftg256-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/build/repo/gates/uart-test/xilinx/uartloop-top} }
# set_property target_constrs_file "uartloop_top.ucf" [current_fileset -constrset]
Adding file '/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.ucf' to fileset 'constrs_1'
# add_files [list {uartloop_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx16ftg256-3
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design uartloop_top.ngc ...
WARNING:NetListWriters:298 - No output is written to uartloop_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file uartloop_top.edif ...
ngc2edif: Total memory usage is 92188 kilobytes

Parsing EDIF File [./planAhead_run_1/uartloop-top.data/cache/uartloop_top_ngc_5fe406b3.edif]
Finished Parsing EDIF File [./planAhead_run_1/uartloop-top.data/cache/uartloop_top_ngc_5fe406b3.edif]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /build/tools/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from /build/tools/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from /build/tools/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /build/tools/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx16/ftg256/Package.xml
Loading io standards from /build/tools/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /build/tools/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /build/tools/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.ucf]
Finished Parsing UCF File [/build/repo/gates/uart-test/xilinx/uartloop-top/uartloop_top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances

Phase 0 | Netlist Checksum: 67d8b092
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 3107.004 ; gain = 223.129
startgroup
set_property package_pin T8 [get_ports clk]
endgroup
startgroup
set_property package_pin P4 [get_ports rx_serial]
endgroup
startgroup
set_property package_pin N5 [get_ports tx_serial]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVCMOS33 [get_ports [list rx_serial]]
set_property iostandard LVCMOS33 [get_ports [list tx_serial]]
save_constraints
close_design
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Oct 21 23:43:48 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
