
module encoder4to2 ( input  wire [3:0] d,  output wire [1:0] y ); 
assign y[1] = d[2] | d[3];          
assign y[0] = d[1] | d[3];          
endmodule 
//testbench 
module tb_encoder4to2; 
reg  [3:0] d; 
wire [1:0] y; 
encoder4to2 uut (d,y);        
initial 
begin 
$dumpfile("encoder4to2.vcd"); 
$dumpvars(1); 
d = 4'b0001; #10;   
d = 4'b0010; #10;   
d = 4'b0100; #10;   
d = 4'b1000; #10;   
$finish; 
end 
endmodule
