|top
clk => cpu:cpu.clk
clk => data_mem:data_mem.clk
reset => cpu:cpu.reset
start => cpu:cpu.start
EndFlag << cpu:cpu.EndFlag


|top|cpu:cpu
clk => pc_control_unit:pcu.clk
clk => datapath:dp.clk
reset => pc_control_unit:pcu.reset
reset => datapath:dp.reset
start => pc_control_unit:pcu.start
Instr[0] => datapath:dp.InstrF[0]
Instr[1] => datapath:dp.InstrF[1]
Instr[2] => datapath:dp.InstrF[2]
Instr[3] => datapath:dp.InstrF[3]
Instr[4] => datapath:dp.InstrF[4]
Instr[5] => datapath:dp.InstrF[5]
Instr[6] => datapath:dp.InstrF[6]
Instr[7] => datapath:dp.InstrF[7]
Instr[8] => datapath:dp.InstrF[8]
Instr[9] => pc_control_unit:pcu.Imm[0]
Instr[9] => datapath:dp.InstrF[9]
Instr[10] => pc_control_unit:pcu.Imm[1]
Instr[10] => datapath:dp.InstrF[10]
Instr[11] => pc_control_unit:pcu.Imm[2]
Instr[11] => datapath:dp.InstrF[11]
Instr[12] => pc_control_unit:pcu.Imm[3]
Instr[12] => datapath:dp.InstrF[12]
Instr[13] => pc_control_unit:pcu.Imm[4]
Instr[13] => datapath:dp.InstrF[13]
Instr[14] => pc_control_unit:pcu.Imm[5]
Instr[14] => datapath:dp.InstrF[14]
Instr[15] => pc_control_unit:pcu.Imm[6]
Instr[15] => datapath:dp.InstrF[15]
Instr[16] => pc_control_unit:pcu.Imm[7]
Instr[16] => datapath:dp.InstrF[16]
Instr[17] => datapath:dp.InstrF[17]
Instr[18] => datapath:dp.InstrF[18]
Instr[19] => datapath:dp.InstrF[19]
Instr[20] => datapath:dp.InstrF[20]
Instr[21] => datapath:dp.InstrF[21]
Instr[22] => datapath:dp.InstrF[22]
Instr[23] => datapath:dp.InstrF[23]
Instr[24] => datapath:dp.InstrF[24]
Instr[25] => datapath:dp.InstrF[25]
Instr[26] => datapath:dp.InstrF[26]
Instr[27] => datapath:dp.InstrF[27]
Instr[28] => pc_control_unit:pcu.Id[0]
Instr[28] => datapath:dp.InstrF[28]
Instr[29] => pc_control_unit:pcu.Id[1]
Instr[29] => datapath:dp.InstrF[29]
Instr[30] => pc_control_unit:pcu.Id[2]
Instr[30] => datapath:dp.InstrF[30]
Instr[31] => pc_control_unit:pcu.Id[3]
Instr[31] => datapath:dp.InstrF[31]
ReadData[0][0] => datapath:dp.ReadData[0][0]
ReadData[0][1] => datapath:dp.ReadData[0][1]
ReadData[0][2] => datapath:dp.ReadData[0][2]
ReadData[0][3] => datapath:dp.ReadData[0][3]
ReadData[0][4] => datapath:dp.ReadData[0][4]
ReadData[0][5] => datapath:dp.ReadData[0][5]
ReadData[0][6] => datapath:dp.ReadData[0][6]
ReadData[0][7] => datapath:dp.ReadData[0][7]
ReadData[1][0] => datapath:dp.ReadData[1][0]
ReadData[1][1] => datapath:dp.ReadData[1][1]
ReadData[1][2] => datapath:dp.ReadData[1][2]
ReadData[1][3] => datapath:dp.ReadData[1][3]
ReadData[1][4] => datapath:dp.ReadData[1][4]
ReadData[1][5] => datapath:dp.ReadData[1][5]
ReadData[1][6] => datapath:dp.ReadData[1][6]
ReadData[1][7] => datapath:dp.ReadData[1][7]
ReadData[2][0] => datapath:dp.ReadData[2][0]
ReadData[2][1] => datapath:dp.ReadData[2][1]
ReadData[2][2] => datapath:dp.ReadData[2][2]
ReadData[2][3] => datapath:dp.ReadData[2][3]
ReadData[2][4] => datapath:dp.ReadData[2][4]
ReadData[2][5] => datapath:dp.ReadData[2][5]
ReadData[2][6] => datapath:dp.ReadData[2][6]
ReadData[2][7] => datapath:dp.ReadData[2][7]
ReadData[3][0] => datapath:dp.ReadData[3][0]
ReadData[3][1] => datapath:dp.ReadData[3][1]
ReadData[3][2] => datapath:dp.ReadData[3][2]
ReadData[3][3] => datapath:dp.ReadData[3][3]
ReadData[3][4] => datapath:dp.ReadData[3][4]
ReadData[3][5] => datapath:dp.ReadData[3][5]
ReadData[3][6] => datapath:dp.ReadData[3][6]
ReadData[3][7] => datapath:dp.ReadData[3][7]
ReadData[4][0] => datapath:dp.ReadData[4][0]
ReadData[4][1] => datapath:dp.ReadData[4][1]
ReadData[4][2] => datapath:dp.ReadData[4][2]
ReadData[4][3] => datapath:dp.ReadData[4][3]
ReadData[4][4] => datapath:dp.ReadData[4][4]
ReadData[4][5] => datapath:dp.ReadData[4][5]
ReadData[4][6] => datapath:dp.ReadData[4][6]
ReadData[4][7] => datapath:dp.ReadData[4][7]
ReadData[5][0] => datapath:dp.ReadData[5][0]
ReadData[5][1] => datapath:dp.ReadData[5][1]
ReadData[5][2] => datapath:dp.ReadData[5][2]
ReadData[5][3] => datapath:dp.ReadData[5][3]
ReadData[5][4] => datapath:dp.ReadData[5][4]
ReadData[5][5] => datapath:dp.ReadData[5][5]
ReadData[5][6] => datapath:dp.ReadData[5][6]
ReadData[5][7] => datapath:dp.ReadData[5][7]
MemWriteM <= datapath:dp.MemWriteM
EndFlag <= pc_control_unit:pcu.EndFlag
COMFlag <= pc_control_unit:pcu.COMFlag
PC[0] <= pc_control_unit:pcu.PCNext[0]
PC[1] <= pc_control_unit:pcu.PCNext[1]
PC[2] <= pc_control_unit:pcu.PCNext[2]
PC[3] <= pc_control_unit:pcu.PCNext[3]
PC[4] <= pc_control_unit:pcu.PCNext[4]
PC[5] <= pc_control_unit:pcu.PCNext[5]
PC[6] <= pc_control_unit:pcu.PCNext[6]
PC[7] <= pc_control_unit:pcu.PCNext[7]
PC[8] <= pc_control_unit:pcu.PCNext[8]
PC[9] <= pc_control_unit:pcu.PCNext[9]
PC[10] <= pc_control_unit:pcu.PCNext[10]
PC[11] <= pc_control_unit:pcu.PCNext[11]
PC[12] <= pc_control_unit:pcu.PCNext[12]
PC[13] <= pc_control_unit:pcu.PCNext[13]
PC[14] <= pc_control_unit:pcu.PCNext[14]
PC[15] <= pc_control_unit:pcu.PCNext[15]
PC[16] <= pc_control_unit:pcu.PCNext[16]
PC[17] <= pc_control_unit:pcu.PCNext[17]
PC[18] <= pc_control_unit:pcu.PCNext[18]
PC[19] <= pc_control_unit:pcu.PCNext[19]
PC[20] <= pc_control_unit:pcu.PCNext[20]
PC[21] <= pc_control_unit:pcu.PCNext[21]
PC[22] <= pc_control_unit:pcu.PCNext[22]
PC[23] <= pc_control_unit:pcu.PCNext[23]
PC[24] <= pc_control_unit:pcu.PCNext[24]
PC[25] <= pc_control_unit:pcu.PCNext[25]
PC[26] <= pc_control_unit:pcu.PCNext[26]
PC[27] <= pc_control_unit:pcu.PCNext[27]
PC[28] <= pc_control_unit:pcu.PCNext[28]
PC[29] <= pc_control_unit:pcu.PCNext[29]
PC[30] <= pc_control_unit:pcu.PCNext[30]
PC[31] <= pc_control_unit:pcu.PCNext[31]
Address[0] <= datapath:dp.AddressM[0]
Address[1] <= datapath:dp.AddressM[1]
Address[2] <= datapath:dp.AddressM[2]
Address[3] <= datapath:dp.AddressM[3]
Address[4] <= datapath:dp.AddressM[4]
Address[5] <= datapath:dp.AddressM[5]
Address[6] <= datapath:dp.AddressM[6]
Address[7] <= datapath:dp.AddressM[7]
Address[8] <= datapath:dp.AddressM[8]
Address[9] <= datapath:dp.AddressM[9]
Address[10] <= datapath:dp.AddressM[10]
Address[11] <= datapath:dp.AddressM[11]
Address[12] <= datapath:dp.AddressM[12]
Address[13] <= datapath:dp.AddressM[13]
Address[14] <= datapath:dp.AddressM[14]
Address[15] <= datapath:dp.AddressM[15]
Address[16] <= datapath:dp.AddressM[16]
Address[17] <= datapath:dp.AddressM[17]
Address[18] <= datapath:dp.AddressM[18]
Address[19] <= datapath:dp.AddressM[19]
Address[20] <= datapath:dp.AddressM[20]
Address[21] <= datapath:dp.AddressM[21]
Address[22] <= datapath:dp.AddressM[22]
Address[23] <= datapath:dp.AddressM[23]
Address[24] <= datapath:dp.AddressM[24]
Address[25] <= datapath:dp.AddressM[25]
Address[26] <= datapath:dp.AddressM[26]
Address[27] <= datapath:dp.AddressM[27]
Address[28] <= datapath:dp.AddressM[28]
Address[29] <= datapath:dp.AddressM[29]
Address[30] <= datapath:dp.AddressM[30]
Address[31] <= datapath:dp.AddressM[31]
WriteData[0][0] <= datapath:dp.WriteDataM[0][0]
WriteData[0][1] <= datapath:dp.WriteDataM[0][1]
WriteData[0][2] <= datapath:dp.WriteDataM[0][2]
WriteData[0][3] <= datapath:dp.WriteDataM[0][3]
WriteData[0][4] <= datapath:dp.WriteDataM[0][4]
WriteData[0][5] <= datapath:dp.WriteDataM[0][5]
WriteData[0][6] <= datapath:dp.WriteDataM[0][6]
WriteData[0][7] <= datapath:dp.WriteDataM[0][7]
WriteData[1][0] <= datapath:dp.WriteDataM[1][0]
WriteData[1][1] <= datapath:dp.WriteDataM[1][1]
WriteData[1][2] <= datapath:dp.WriteDataM[1][2]
WriteData[1][3] <= datapath:dp.WriteDataM[1][3]
WriteData[1][4] <= datapath:dp.WriteDataM[1][4]
WriteData[1][5] <= datapath:dp.WriteDataM[1][5]
WriteData[1][6] <= datapath:dp.WriteDataM[1][6]
WriteData[1][7] <= datapath:dp.WriteDataM[1][7]
WriteData[2][0] <= datapath:dp.WriteDataM[2][0]
WriteData[2][1] <= datapath:dp.WriteDataM[2][1]
WriteData[2][2] <= datapath:dp.WriteDataM[2][2]
WriteData[2][3] <= datapath:dp.WriteDataM[2][3]
WriteData[2][4] <= datapath:dp.WriteDataM[2][4]
WriteData[2][5] <= datapath:dp.WriteDataM[2][5]
WriteData[2][6] <= datapath:dp.WriteDataM[2][6]
WriteData[2][7] <= datapath:dp.WriteDataM[2][7]
WriteData[3][0] <= datapath:dp.WriteDataM[3][0]
WriteData[3][1] <= datapath:dp.WriteDataM[3][1]
WriteData[3][2] <= datapath:dp.WriteDataM[3][2]
WriteData[3][3] <= datapath:dp.WriteDataM[3][3]
WriteData[3][4] <= datapath:dp.WriteDataM[3][4]
WriteData[3][5] <= datapath:dp.WriteDataM[3][5]
WriteData[3][6] <= datapath:dp.WriteDataM[3][6]
WriteData[3][7] <= datapath:dp.WriteDataM[3][7]
WriteData[4][0] <= datapath:dp.WriteDataM[4][0]
WriteData[4][1] <= datapath:dp.WriteDataM[4][1]
WriteData[4][2] <= datapath:dp.WriteDataM[4][2]
WriteData[4][3] <= datapath:dp.WriteDataM[4][3]
WriteData[4][4] <= datapath:dp.WriteDataM[4][4]
WriteData[4][5] <= datapath:dp.WriteDataM[4][5]
WriteData[4][6] <= datapath:dp.WriteDataM[4][6]
WriteData[4][7] <= datapath:dp.WriteDataM[4][7]
WriteData[5][0] <= datapath:dp.WriteDataM[5][0]
WriteData[5][1] <= datapath:dp.WriteDataM[5][1]
WriteData[5][2] <= datapath:dp.WriteDataM[5][2]
WriteData[5][3] <= datapath:dp.WriteDataM[5][3]
WriteData[5][4] <= datapath:dp.WriteDataM[5][4]
WriteData[5][5] <= datapath:dp.WriteDataM[5][5]
WriteData[5][6] <= datapath:dp.WriteDataM[5][6]
WriteData[5][7] <= datapath:dp.WriteDataM[5][7]


|top|cpu:cpu|pc_control_unit:pcu
clk => clk.IN3
reset => reset.IN3
FlagsWrite => FlagsWrite.IN1
start => start.IN1
ALUFlags[0] => ALUFlags[0].IN1
ALUFlags[1] => ALUFlags[1].IN1
Id[0] => Mux0.IN18
Id[0] => Mux1.IN18
Id[0] => Mux2.IN18
Id[0] => Mux3.IN18
Id[0] => Mux4.IN18
Id[0] => Mux5.IN18
Id[0] => Mux6.IN18
Id[0] => Mux7.IN18
Id[0] => Mux8.IN18
Id[0] => Mux9.IN18
Id[0] => Mux10.IN18
Id[0] => Mux11.IN18
Id[0] => Mux12.IN18
Id[0] => Mux13.IN18
Id[0] => Mux14.IN18
Id[0] => Mux15.IN18
Id[0] => Mux16.IN18
Id[0] => Mux17.IN18
Id[0] => Mux18.IN18
Id[0] => Mux19.IN18
Id[0] => Mux20.IN18
Id[0] => Mux21.IN18
Id[0] => Mux22.IN18
Id[0] => Mux23.IN18
Id[0] => Mux24.IN17
Id[0] => Mux25.IN17
Id[0] => Mux26.IN17
Id[0] => Mux27.IN17
Id[0] => Mux28.IN17
Id[0] => Mux29.IN17
Id[0] => Mux30.IN5
Id[0] => Mux31.IN5
Id[0] => Equal0.IN3
Id[0] => Equal1.IN0
Id[1] => Mux0.IN17
Id[1] => Mux1.IN17
Id[1] => Mux2.IN17
Id[1] => Mux3.IN17
Id[1] => Mux4.IN17
Id[1] => Mux5.IN17
Id[1] => Mux6.IN17
Id[1] => Mux7.IN17
Id[1] => Mux8.IN17
Id[1] => Mux9.IN17
Id[1] => Mux10.IN17
Id[1] => Mux11.IN17
Id[1] => Mux12.IN17
Id[1] => Mux13.IN17
Id[1] => Mux14.IN17
Id[1] => Mux15.IN17
Id[1] => Mux16.IN17
Id[1] => Mux17.IN17
Id[1] => Mux18.IN17
Id[1] => Mux19.IN17
Id[1] => Mux20.IN17
Id[1] => Mux21.IN17
Id[1] => Mux22.IN17
Id[1] => Mux23.IN17
Id[1] => Mux24.IN16
Id[1] => Mux25.IN16
Id[1] => Mux26.IN16
Id[1] => Mux27.IN16
Id[1] => Mux28.IN16
Id[1] => Mux29.IN16
Id[1] => Mux30.IN4
Id[1] => Mux31.IN4
Id[1] => Equal0.IN0
Id[1] => Equal1.IN3
Id[2] => Mux0.IN16
Id[2] => Mux1.IN16
Id[2] => Mux2.IN16
Id[2] => Mux3.IN16
Id[2] => Mux4.IN16
Id[2] => Mux5.IN16
Id[2] => Mux6.IN16
Id[2] => Mux7.IN16
Id[2] => Mux8.IN16
Id[2] => Mux9.IN16
Id[2] => Mux10.IN16
Id[2] => Mux11.IN16
Id[2] => Mux12.IN16
Id[2] => Mux13.IN16
Id[2] => Mux14.IN16
Id[2] => Mux15.IN16
Id[2] => Mux16.IN16
Id[2] => Mux17.IN16
Id[2] => Mux18.IN16
Id[2] => Mux19.IN16
Id[2] => Mux20.IN16
Id[2] => Mux21.IN16
Id[2] => Mux22.IN16
Id[2] => Mux23.IN16
Id[2] => Mux24.IN15
Id[2] => Mux25.IN15
Id[2] => Mux26.IN15
Id[2] => Mux27.IN15
Id[2] => Mux28.IN15
Id[2] => Mux29.IN15
Id[2] => Mux30.IN3
Id[2] => Mux31.IN3
Id[2] => Equal0.IN2
Id[2] => Equal1.IN2
Id[3] => Mux0.IN15
Id[3] => Mux1.IN15
Id[3] => Mux2.IN15
Id[3] => Mux3.IN15
Id[3] => Mux4.IN15
Id[3] => Mux5.IN15
Id[3] => Mux6.IN15
Id[3] => Mux7.IN15
Id[3] => Mux8.IN15
Id[3] => Mux9.IN15
Id[3] => Mux10.IN15
Id[3] => Mux11.IN15
Id[3] => Mux12.IN15
Id[3] => Mux13.IN15
Id[3] => Mux14.IN15
Id[3] => Mux15.IN15
Id[3] => Mux16.IN15
Id[3] => Mux17.IN15
Id[3] => Mux18.IN15
Id[3] => Mux19.IN15
Id[3] => Mux20.IN15
Id[3] => Mux21.IN15
Id[3] => Mux22.IN15
Id[3] => Mux23.IN15
Id[3] => Mux24.IN14
Id[3] => Mux25.IN14
Id[3] => Mux26.IN14
Id[3] => Mux27.IN14
Id[3] => Mux28.IN14
Id[3] => Mux29.IN14
Id[3] => Mux30.IN2
Id[3] => Mux31.IN2
Id[3] => Equal0.IN1
Id[3] => Equal1.IN1
Imm[0] => PC.DATAB
Imm[0] => PC.DATAB
Imm[0] => Mux31.IN6
Imm[1] => PC.DATAB
Imm[1] => PC.DATAB
Imm[1] => Mux30.IN6
Imm[2] => PC.DATAB
Imm[2] => PC.DATAB
Imm[2] => Mux29.IN18
Imm[3] => PC.DATAB
Imm[3] => PC.DATAB
Imm[3] => Mux28.IN18
Imm[4] => PC.DATAB
Imm[4] => PC.DATAB
Imm[4] => Mux27.IN18
Imm[5] => PC.DATAB
Imm[5] => PC.DATAB
Imm[5] => Mux26.IN18
Imm[6] => PC.DATAB
Imm[6] => PC.DATAB
Imm[6] => Mux25.IN18
Imm[7] => PC.DATAB
Imm[7] => PC.DATAB
Imm[7] => Mux24.IN18
EndFlag <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
COMFlag <= flopenr:flagreg2.q
PCNext[0] <= flopr:pcreg.q
PCNext[1] <= flopr:pcreg.q
PCNext[2] <= flopr:pcreg.q
PCNext[3] <= flopr:pcreg.q
PCNext[4] <= flopr:pcreg.q
PCNext[5] <= flopr:pcreg.q
PCNext[6] <= flopr:pcreg.q
PCNext[7] <= flopr:pcreg.q
PCNext[8] <= flopr:pcreg.q
PCNext[9] <= flopr:pcreg.q
PCNext[10] <= flopr:pcreg.q
PCNext[11] <= flopr:pcreg.q
PCNext[12] <= flopr:pcreg.q
PCNext[13] <= flopr:pcreg.q
PCNext[14] <= flopr:pcreg.q
PCNext[15] <= flopr:pcreg.q
PCNext[16] <= flopr:pcreg.q
PCNext[17] <= flopr:pcreg.q
PCNext[18] <= flopr:pcreg.q
PCNext[19] <= flopr:pcreg.q
PCNext[20] <= flopr:pcreg.q
PCNext[21] <= flopr:pcreg.q
PCNext[22] <= flopr:pcreg.q
PCNext[23] <= flopr:pcreg.q
PCNext[24] <= flopr:pcreg.q
PCNext[25] <= flopr:pcreg.q
PCNext[26] <= flopr:pcreg.q
PCNext[27] <= flopr:pcreg.q
PCNext[28] <= flopr:pcreg.q
PCNext[29] <= flopr:pcreg.q
PCNext[30] <= flopr:pcreg.q
PCNext[31] <= flopr:pcreg.q


|top|cpu:cpu|pc_control_unit:pcu|flopenr:flagreg1
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
en => q[1]~reg0.ENA
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|pc_control_unit:pcu|flopenr:flagreg2
clk => q[0]~reg0.CLK
reset => q[0]~reg0.ACLR
en => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|pc_control_unit:pcu|flopr:pcreg
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
start => q[31]~reg0.ENA
start => q[30]~reg0.ENA
start => q[29]~reg0.ENA
start => q[28]~reg0.ENA
start => q[27]~reg0.ENA
start => q[26]~reg0.ENA
start => q[25]~reg0.ENA
start => q[24]~reg0.ENA
start => q[23]~reg0.ENA
start => q[22]~reg0.ENA
start => q[21]~reg0.ENA
start => q[20]~reg0.ENA
start => q[19]~reg0.ENA
start => q[18]~reg0.ENA
start => q[17]~reg0.ENA
start => q[16]~reg0.ENA
start => q[15]~reg0.ENA
start => q[14]~reg0.ENA
start => q[13]~reg0.ENA
start => q[12]~reg0.ENA
start => q[11]~reg0.ENA
start => q[10]~reg0.ENA
start => q[9]~reg0.ENA
start => q[8]~reg0.ENA
start => q[7]~reg0.ENA
start => q[6]~reg0.ENA
start => q[5]~reg0.ENA
start => q[4]~reg0.ENA
start => q[3]~reg0.ENA
start => q[2]~reg0.ENA
start => q[1]~reg0.ENA
start => q[0]~reg0.ENA
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|control_unit:cn
Id[0] => VSIFlag.DATAA
Id[1] => VSIFlag.DATAA
Id[1] => Mux0.IN3
Id[2] => ALUControl.DATAA
Id[2] => Equal0.IN2
Id[3] => ALUControl.DATAA
Id[3] => Equal0.IN1
Id[4] => ALUControl.DATAA
Id[4] => Mux2.IN5
Id[4] => MemWrite.DATAB
Id[4] => Equal0.IN0
Id[4] => Mux1.IN3
Id[4] => MemtoReg.DATAB
Id[5] => Decoder0.IN1
Id[5] => Mux1.IN5
Id[5] => Mux2.IN4
Id[5] => Mux0.IN5
Id[5] => Equal1.IN1
Id[6] => Decoder0.IN0
Id[6] => Mux1.IN4
Id[6] => Mux2.IN3
Id[6] => Mux0.IN4
Id[6] => Equal1.IN0
RegWrite <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE
FlagsWrite <= FlagsWrite.DB_MAX_OUTPUT_PORT_TYPE
RegSrc <= RegSrc.DB_MAX_OUTPUT_PORT_TYPE
VSIFlag[0] <= VSIFlag.DB_MAX_OUTPUT_PORT_TYPE
VSIFlag[1] <= VSIFlag.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[0] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[1] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE
ALUControl[2] <= ALUControl.DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp
clk => clk.IN1
reset => reset.IN1
RegWriteD => segment_id_ex:seg_id_ex.RegWriteD
MemtoRegD => segment_id_ex:seg_id_ex.MemtoRegD
MemWriteD => segment_id_ex:seg_id_ex.MemWriteD
FlagsWriteD => segment_id_ex:seg_id_ex.FlagsWriteD
RegSrcD => RegSrcD.IN1
VSIFlagD[0] => segment_id_ex:seg_id_ex.VSIFlagD[0]
VSIFlagD[1] => segment_id_ex:seg_id_ex.VSIFlagD[1]
ALUControlD[0] => segment_id_ex:seg_id_ex.ALUControlD[0]
ALUControlD[1] => segment_id_ex:seg_id_ex.ALUControlD[1]
ALUControlD[2] => segment_id_ex:seg_id_ex.ALUControlD[2]
InstrF[0] => InstrF[0].IN1
InstrF[1] => InstrF[1].IN1
InstrF[2] => InstrF[2].IN1
InstrF[3] => InstrF[3].IN1
InstrF[4] => InstrF[4].IN1
InstrF[5] => InstrF[5].IN1
InstrF[6] => InstrF[6].IN1
InstrF[7] => InstrF[7].IN1
InstrF[8] => InstrF[8].IN1
InstrF[9] => InstrF[9].IN1
InstrF[10] => InstrF[10].IN1
InstrF[11] => InstrF[11].IN1
InstrF[12] => InstrF[12].IN1
InstrF[13] => InstrF[13].IN1
InstrF[14] => InstrF[14].IN1
InstrF[15] => InstrF[15].IN1
InstrF[16] => InstrF[16].IN1
InstrF[17] => InstrF[17].IN1
InstrF[18] => InstrF[18].IN1
InstrF[19] => InstrF[19].IN1
InstrF[20] => InstrF[20].IN1
InstrF[21] => InstrF[21].IN1
InstrF[22] => InstrF[22].IN1
InstrF[23] => InstrF[23].IN1
InstrF[24] => InstrF[24].IN1
InstrF[25] => InstrF[25].IN1
InstrF[26] => InstrF[26].IN1
InstrF[27] => InstrF[27].IN1
InstrF[28] => InstrF[28].IN1
InstrF[29] => InstrF[29].IN1
InstrF[30] => InstrF[30].IN1
InstrF[31] => InstrF[31].IN1
ReadData[0][0] => segment_mem_wb:seg_mem_wb.ReadDataM[0][0]
ReadData[0][1] => segment_mem_wb:seg_mem_wb.ReadDataM[0][1]
ReadData[0][2] => segment_mem_wb:seg_mem_wb.ReadDataM[0][2]
ReadData[0][3] => segment_mem_wb:seg_mem_wb.ReadDataM[0][3]
ReadData[0][4] => segment_mem_wb:seg_mem_wb.ReadDataM[0][4]
ReadData[0][5] => segment_mem_wb:seg_mem_wb.ReadDataM[0][5]
ReadData[0][6] => segment_mem_wb:seg_mem_wb.ReadDataM[0][6]
ReadData[0][7] => segment_mem_wb:seg_mem_wb.ReadDataM[0][7]
ReadData[1][0] => segment_mem_wb:seg_mem_wb.ReadDataM[1][0]
ReadData[1][1] => segment_mem_wb:seg_mem_wb.ReadDataM[1][1]
ReadData[1][2] => segment_mem_wb:seg_mem_wb.ReadDataM[1][2]
ReadData[1][3] => segment_mem_wb:seg_mem_wb.ReadDataM[1][3]
ReadData[1][4] => segment_mem_wb:seg_mem_wb.ReadDataM[1][4]
ReadData[1][5] => segment_mem_wb:seg_mem_wb.ReadDataM[1][5]
ReadData[1][6] => segment_mem_wb:seg_mem_wb.ReadDataM[1][6]
ReadData[1][7] => segment_mem_wb:seg_mem_wb.ReadDataM[1][7]
ReadData[2][0] => segment_mem_wb:seg_mem_wb.ReadDataM[2][0]
ReadData[2][1] => segment_mem_wb:seg_mem_wb.ReadDataM[2][1]
ReadData[2][2] => segment_mem_wb:seg_mem_wb.ReadDataM[2][2]
ReadData[2][3] => segment_mem_wb:seg_mem_wb.ReadDataM[2][3]
ReadData[2][4] => segment_mem_wb:seg_mem_wb.ReadDataM[2][4]
ReadData[2][5] => segment_mem_wb:seg_mem_wb.ReadDataM[2][5]
ReadData[2][6] => segment_mem_wb:seg_mem_wb.ReadDataM[2][6]
ReadData[2][7] => segment_mem_wb:seg_mem_wb.ReadDataM[2][7]
ReadData[3][0] => segment_mem_wb:seg_mem_wb.ReadDataM[3][0]
ReadData[3][1] => segment_mem_wb:seg_mem_wb.ReadDataM[3][1]
ReadData[3][2] => segment_mem_wb:seg_mem_wb.ReadDataM[3][2]
ReadData[3][3] => segment_mem_wb:seg_mem_wb.ReadDataM[3][3]
ReadData[3][4] => segment_mem_wb:seg_mem_wb.ReadDataM[3][4]
ReadData[3][5] => segment_mem_wb:seg_mem_wb.ReadDataM[3][5]
ReadData[3][6] => segment_mem_wb:seg_mem_wb.ReadDataM[3][6]
ReadData[3][7] => segment_mem_wb:seg_mem_wb.ReadDataM[3][7]
ReadData[4][0] => segment_mem_wb:seg_mem_wb.ReadDataM[4][0]
ReadData[4][1] => segment_mem_wb:seg_mem_wb.ReadDataM[4][1]
ReadData[4][2] => segment_mem_wb:seg_mem_wb.ReadDataM[4][2]
ReadData[4][3] => segment_mem_wb:seg_mem_wb.ReadDataM[4][3]
ReadData[4][4] => segment_mem_wb:seg_mem_wb.ReadDataM[4][4]
ReadData[4][5] => segment_mem_wb:seg_mem_wb.ReadDataM[4][5]
ReadData[4][6] => segment_mem_wb:seg_mem_wb.ReadDataM[4][6]
ReadData[4][7] => segment_mem_wb:seg_mem_wb.ReadDataM[4][7]
ReadData[5][0] => segment_mem_wb:seg_mem_wb.ReadDataM[5][0]
ReadData[5][1] => segment_mem_wb:seg_mem_wb.ReadDataM[5][1]
ReadData[5][2] => segment_mem_wb:seg_mem_wb.ReadDataM[5][2]
ReadData[5][3] => segment_mem_wb:seg_mem_wb.ReadDataM[5][3]
ReadData[5][4] => segment_mem_wb:seg_mem_wb.ReadDataM[5][4]
ReadData[5][5] => segment_mem_wb:seg_mem_wb.ReadDataM[5][5]
ReadData[5][6] => segment_mem_wb:seg_mem_wb.ReadDataM[5][6]
ReadData[5][7] => segment_mem_wb:seg_mem_wb.ReadDataM[5][7]
MemWriteM <= segment_ex_mem:seg_ex_mem.MemWriteM
FlagsWriteW <= segment_mem_wb:seg_mem_wb.FlagsWriteW
ALUFlagsW[0] <= segment_mem_wb:seg_mem_wb.ALUFlagsW[0]
ALUFlagsW[1] <= segment_mem_wb:seg_mem_wb.ALUFlagsW[1]
InstrD[0] <= segment_if_id:seg_if_id.InstrD
InstrD[1] <= segment_if_id:seg_if_id.InstrD
InstrD[2] <= segment_if_id:seg_if_id.InstrD
InstrD[3] <= segment_if_id:seg_if_id.InstrD
InstrD[4] <= segment_if_id:seg_if_id.InstrD
InstrD[5] <= segment_if_id:seg_if_id.InstrD
InstrD[6] <= segment_if_id:seg_if_id.InstrD
InstrD[7] <= segment_if_id:seg_if_id.InstrD
InstrD[8] <= segment_if_id:seg_if_id.InstrD
InstrD[9] <= segment_if_id:seg_if_id.InstrD
InstrD[10] <= segment_if_id:seg_if_id.InstrD
InstrD[11] <= segment_if_id:seg_if_id.InstrD
InstrD[12] <= segment_if_id:seg_if_id.InstrD
InstrD[13] <= InstrD[13].DB_MAX_OUTPUT_PORT_TYPE
InstrD[14] <= InstrD[14].DB_MAX_OUTPUT_PORT_TYPE
InstrD[15] <= InstrD[15].DB_MAX_OUTPUT_PORT_TYPE
InstrD[16] <= InstrD[16].DB_MAX_OUTPUT_PORT_TYPE
InstrD[17] <= segment_if_id:seg_if_id.InstrD
InstrD[18] <= segment_if_id:seg_if_id.InstrD
InstrD[19] <= segment_if_id:seg_if_id.InstrD
InstrD[20] <= segment_if_id:seg_if_id.InstrD
InstrD[21] <= InstrD[21].DB_MAX_OUTPUT_PORT_TYPE
InstrD[22] <= InstrD[22].DB_MAX_OUTPUT_PORT_TYPE
InstrD[23] <= InstrD[23].DB_MAX_OUTPUT_PORT_TYPE
InstrD[24] <= InstrD[24].DB_MAX_OUTPUT_PORT_TYPE
InstrD[25] <= segment_if_id:seg_if_id.InstrD
InstrD[26] <= segment_if_id:seg_if_id.InstrD
InstrD[27] <= segment_if_id:seg_if_id.InstrD
InstrD[28] <= segment_if_id:seg_if_id.InstrD
InstrD[29] <= segment_if_id:seg_if_id.InstrD
InstrD[30] <= segment_if_id:seg_if_id.InstrD
InstrD[31] <= segment_if_id:seg_if_id.InstrD
AddressM[0] <= segment_ex_mem:seg_ex_mem.AddressM[0]
AddressM[1] <= segment_ex_mem:seg_ex_mem.AddressM[1]
AddressM[2] <= segment_ex_mem:seg_ex_mem.AddressM[2]
AddressM[3] <= segment_ex_mem:seg_ex_mem.AddressM[3]
AddressM[4] <= segment_ex_mem:seg_ex_mem.AddressM[4]
AddressM[5] <= segment_ex_mem:seg_ex_mem.AddressM[5]
AddressM[6] <= segment_ex_mem:seg_ex_mem.AddressM[6]
AddressM[7] <= segment_ex_mem:seg_ex_mem.AddressM[7]
AddressM[8] <= segment_ex_mem:seg_ex_mem.AddressM[8]
AddressM[9] <= segment_ex_mem:seg_ex_mem.AddressM[9]
AddressM[10] <= segment_ex_mem:seg_ex_mem.AddressM[10]
AddressM[11] <= segment_ex_mem:seg_ex_mem.AddressM[11]
AddressM[12] <= segment_ex_mem:seg_ex_mem.AddressM[12]
AddressM[13] <= segment_ex_mem:seg_ex_mem.AddressM[13]
AddressM[14] <= segment_ex_mem:seg_ex_mem.AddressM[14]
AddressM[15] <= segment_ex_mem:seg_ex_mem.AddressM[15]
AddressM[16] <= segment_ex_mem:seg_ex_mem.AddressM[16]
AddressM[17] <= segment_ex_mem:seg_ex_mem.AddressM[17]
AddressM[18] <= segment_ex_mem:seg_ex_mem.AddressM[18]
AddressM[19] <= segment_ex_mem:seg_ex_mem.AddressM[19]
AddressM[20] <= segment_ex_mem:seg_ex_mem.AddressM[20]
AddressM[21] <= segment_ex_mem:seg_ex_mem.AddressM[21]
AddressM[22] <= segment_ex_mem:seg_ex_mem.AddressM[22]
AddressM[23] <= segment_ex_mem:seg_ex_mem.AddressM[23]
AddressM[24] <= segment_ex_mem:seg_ex_mem.AddressM[24]
AddressM[25] <= segment_ex_mem:seg_ex_mem.AddressM[25]
AddressM[26] <= segment_ex_mem:seg_ex_mem.AddressM[26]
AddressM[27] <= segment_ex_mem:seg_ex_mem.AddressM[27]
AddressM[28] <= segment_ex_mem:seg_ex_mem.AddressM[28]
AddressM[29] <= segment_ex_mem:seg_ex_mem.AddressM[29]
AddressM[30] <= segment_ex_mem:seg_ex_mem.AddressM[30]
AddressM[31] <= segment_ex_mem:seg_ex_mem.AddressM[31]
WriteDataM[0][0] <= segment_ex_mem:seg_ex_mem.WriteDataM[0][0]
WriteDataM[0][1] <= segment_ex_mem:seg_ex_mem.WriteDataM[0][1]
WriteDataM[0][2] <= segment_ex_mem:seg_ex_mem.WriteDataM[0][2]
WriteDataM[0][3] <= segment_ex_mem:seg_ex_mem.WriteDataM[0][3]
WriteDataM[0][4] <= segment_ex_mem:seg_ex_mem.WriteDataM[0][4]
WriteDataM[0][5] <= segment_ex_mem:seg_ex_mem.WriteDataM[0][5]
WriteDataM[0][6] <= segment_ex_mem:seg_ex_mem.WriteDataM[0][6]
WriteDataM[0][7] <= segment_ex_mem:seg_ex_mem.WriteDataM[0][7]
WriteDataM[1][0] <= segment_ex_mem:seg_ex_mem.WriteDataM[1][0]
WriteDataM[1][1] <= segment_ex_mem:seg_ex_mem.WriteDataM[1][1]
WriteDataM[1][2] <= segment_ex_mem:seg_ex_mem.WriteDataM[1][2]
WriteDataM[1][3] <= segment_ex_mem:seg_ex_mem.WriteDataM[1][3]
WriteDataM[1][4] <= segment_ex_mem:seg_ex_mem.WriteDataM[1][4]
WriteDataM[1][5] <= segment_ex_mem:seg_ex_mem.WriteDataM[1][5]
WriteDataM[1][6] <= segment_ex_mem:seg_ex_mem.WriteDataM[1][6]
WriteDataM[1][7] <= segment_ex_mem:seg_ex_mem.WriteDataM[1][7]
WriteDataM[2][0] <= segment_ex_mem:seg_ex_mem.WriteDataM[2][0]
WriteDataM[2][1] <= segment_ex_mem:seg_ex_mem.WriteDataM[2][1]
WriteDataM[2][2] <= segment_ex_mem:seg_ex_mem.WriteDataM[2][2]
WriteDataM[2][3] <= segment_ex_mem:seg_ex_mem.WriteDataM[2][3]
WriteDataM[2][4] <= segment_ex_mem:seg_ex_mem.WriteDataM[2][4]
WriteDataM[2][5] <= segment_ex_mem:seg_ex_mem.WriteDataM[2][5]
WriteDataM[2][6] <= segment_ex_mem:seg_ex_mem.WriteDataM[2][6]
WriteDataM[2][7] <= segment_ex_mem:seg_ex_mem.WriteDataM[2][7]
WriteDataM[3][0] <= segment_ex_mem:seg_ex_mem.WriteDataM[3][0]
WriteDataM[3][1] <= segment_ex_mem:seg_ex_mem.WriteDataM[3][1]
WriteDataM[3][2] <= segment_ex_mem:seg_ex_mem.WriteDataM[3][2]
WriteDataM[3][3] <= segment_ex_mem:seg_ex_mem.WriteDataM[3][3]
WriteDataM[3][4] <= segment_ex_mem:seg_ex_mem.WriteDataM[3][4]
WriteDataM[3][5] <= segment_ex_mem:seg_ex_mem.WriteDataM[3][5]
WriteDataM[3][6] <= segment_ex_mem:seg_ex_mem.WriteDataM[3][6]
WriteDataM[3][7] <= segment_ex_mem:seg_ex_mem.WriteDataM[3][7]
WriteDataM[4][0] <= segment_ex_mem:seg_ex_mem.WriteDataM[4][0]
WriteDataM[4][1] <= segment_ex_mem:seg_ex_mem.WriteDataM[4][1]
WriteDataM[4][2] <= segment_ex_mem:seg_ex_mem.WriteDataM[4][2]
WriteDataM[4][3] <= segment_ex_mem:seg_ex_mem.WriteDataM[4][3]
WriteDataM[4][4] <= segment_ex_mem:seg_ex_mem.WriteDataM[4][4]
WriteDataM[4][5] <= segment_ex_mem:seg_ex_mem.WriteDataM[4][5]
WriteDataM[4][6] <= segment_ex_mem:seg_ex_mem.WriteDataM[4][6]
WriteDataM[4][7] <= segment_ex_mem:seg_ex_mem.WriteDataM[4][7]
WriteDataM[5][0] <= segment_ex_mem:seg_ex_mem.WriteDataM[5][0]
WriteDataM[5][1] <= segment_ex_mem:seg_ex_mem.WriteDataM[5][1]
WriteDataM[5][2] <= segment_ex_mem:seg_ex_mem.WriteDataM[5][2]
WriteDataM[5][3] <= segment_ex_mem:seg_ex_mem.WriteDataM[5][3]
WriteDataM[5][4] <= segment_ex_mem:seg_ex_mem.WriteDataM[5][4]
WriteDataM[5][5] <= segment_ex_mem:seg_ex_mem.WriteDataM[5][5]
WriteDataM[5][6] <= segment_ex_mem:seg_ex_mem.WriteDataM[5][6]
WriteDataM[5][7] <= segment_ex_mem:seg_ex_mem.WriteDataM[5][7]


|top|cpu:cpu|datapath:dp|segment_if_id:seg_if_id
clk => InstrD[0]~reg0.CLK
clk => InstrD[1]~reg0.CLK
clk => InstrD[2]~reg0.CLK
clk => InstrD[3]~reg0.CLK
clk => InstrD[4]~reg0.CLK
clk => InstrD[5]~reg0.CLK
clk => InstrD[6]~reg0.CLK
clk => InstrD[7]~reg0.CLK
clk => InstrD[8]~reg0.CLK
clk => InstrD[9]~reg0.CLK
clk => InstrD[10]~reg0.CLK
clk => InstrD[11]~reg0.CLK
clk => InstrD[12]~reg0.CLK
clk => InstrD[13]~reg0.CLK
clk => InstrD[14]~reg0.CLK
clk => InstrD[15]~reg0.CLK
clk => InstrD[16]~reg0.CLK
clk => InstrD[17]~reg0.CLK
clk => InstrD[18]~reg0.CLK
clk => InstrD[19]~reg0.CLK
clk => InstrD[20]~reg0.CLK
clk => InstrD[21]~reg0.CLK
clk => InstrD[22]~reg0.CLK
clk => InstrD[23]~reg0.CLK
clk => InstrD[24]~reg0.CLK
clk => InstrD[25]~reg0.CLK
clk => InstrD[26]~reg0.CLK
clk => InstrD[27]~reg0.CLK
clk => InstrD[28]~reg0.CLK
clk => InstrD[29]~reg0.CLK
clk => InstrD[30]~reg0.CLK
clk => InstrD[31]~reg0.CLK
reset => InstrD[0]~reg0.ACLR
reset => InstrD[1]~reg0.ACLR
reset => InstrD[2]~reg0.ACLR
reset => InstrD[3]~reg0.ACLR
reset => InstrD[4]~reg0.ACLR
reset => InstrD[5]~reg0.ACLR
reset => InstrD[6]~reg0.ACLR
reset => InstrD[7]~reg0.ACLR
reset => InstrD[8]~reg0.ACLR
reset => InstrD[9]~reg0.ACLR
reset => InstrD[10]~reg0.ACLR
reset => InstrD[11]~reg0.ACLR
reset => InstrD[12]~reg0.ACLR
reset => InstrD[13]~reg0.ACLR
reset => InstrD[14]~reg0.ACLR
reset => InstrD[15]~reg0.ACLR
reset => InstrD[16]~reg0.ACLR
reset => InstrD[17]~reg0.ACLR
reset => InstrD[18]~reg0.ACLR
reset => InstrD[19]~reg0.ACLR
reset => InstrD[20]~reg0.ACLR
reset => InstrD[21]~reg0.ACLR
reset => InstrD[22]~reg0.ACLR
reset => InstrD[23]~reg0.ACLR
reset => InstrD[24]~reg0.ACLR
reset => InstrD[25]~reg0.ACLR
reset => InstrD[26]~reg0.ACLR
reset => InstrD[27]~reg0.ACLR
reset => InstrD[28]~reg0.ACLR
reset => InstrD[29]~reg0.ACLR
reset => InstrD[30]~reg0.ACLR
reset => InstrD[31]~reg0.ACLR
InstrF[0] => InstrD[0]~reg0.DATAIN
InstrF[1] => InstrD[1]~reg0.DATAIN
InstrF[2] => InstrD[2]~reg0.DATAIN
InstrF[3] => InstrD[3]~reg0.DATAIN
InstrF[4] => InstrD[4]~reg0.DATAIN
InstrF[5] => InstrD[5]~reg0.DATAIN
InstrF[6] => InstrD[6]~reg0.DATAIN
InstrF[7] => InstrD[7]~reg0.DATAIN
InstrF[8] => InstrD[8]~reg0.DATAIN
InstrF[9] => InstrD[9]~reg0.DATAIN
InstrF[10] => InstrD[10]~reg0.DATAIN
InstrF[11] => InstrD[11]~reg0.DATAIN
InstrF[12] => InstrD[12]~reg0.DATAIN
InstrF[13] => InstrD[13]~reg0.DATAIN
InstrF[14] => InstrD[14]~reg0.DATAIN
InstrF[15] => InstrD[15]~reg0.DATAIN
InstrF[16] => InstrD[16]~reg0.DATAIN
InstrF[17] => InstrD[17]~reg0.DATAIN
InstrF[18] => InstrD[18]~reg0.DATAIN
InstrF[19] => InstrD[19]~reg0.DATAIN
InstrF[20] => InstrD[20]~reg0.DATAIN
InstrF[21] => InstrD[21]~reg0.DATAIN
InstrF[22] => InstrD[22]~reg0.DATAIN
InstrF[23] => InstrD[23]~reg0.DATAIN
InstrF[24] => InstrD[24]~reg0.DATAIN
InstrF[25] => InstrD[25]~reg0.DATAIN
InstrF[26] => InstrD[26]~reg0.DATAIN
InstrF[27] => InstrD[27]~reg0.DATAIN
InstrF[28] => InstrD[28]~reg0.DATAIN
InstrF[29] => InstrD[29]~reg0.DATAIN
InstrF[30] => InstrD[30]~reg0.DATAIN
InstrF[31] => InstrD[31]~reg0.DATAIN
InstrD[0] <= InstrD[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[1] <= InstrD[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[2] <= InstrD[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[3] <= InstrD[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[4] <= InstrD[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[5] <= InstrD[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[6] <= InstrD[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[7] <= InstrD[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[8] <= InstrD[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[9] <= InstrD[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[10] <= InstrD[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[11] <= InstrD[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[12] <= InstrD[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[13] <= InstrD[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[14] <= InstrD[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[15] <= InstrD[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[16] <= InstrD[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[17] <= InstrD[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[18] <= InstrD[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[19] <= InstrD[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[20] <= InstrD[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[21] <= InstrD[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[22] <= InstrD[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[23] <= InstrD[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[24] <= InstrD[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[25] <= InstrD[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[26] <= InstrD[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[27] <= InstrD[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[28] <= InstrD[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[29] <= InstrD[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[30] <= InstrD[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
InstrD[31] <= InstrD[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|mux2:ra2mux
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
d0[0] => y.DATAA
d0[1] => y.DATAA
d0[2] => y.DATAA
d0[3] => y.DATAA
d1[0] => y.DATAB
d1[1] => y.DATAB
d1[2] => y.DATAB
d1[3] => y.DATAB
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|regfile:reg_file
clk => rf[0][0][0].CLK
clk => rf[0][0][1].CLK
clk => rf[0][0][2].CLK
clk => rf[0][0][3].CLK
clk => rf[0][0][4].CLK
clk => rf[0][0][5].CLK
clk => rf[0][0][6].CLK
clk => rf[0][0][7].CLK
clk => rf[0][1][0].CLK
clk => rf[0][1][1].CLK
clk => rf[0][1][2].CLK
clk => rf[0][1][3].CLK
clk => rf[0][1][4].CLK
clk => rf[0][1][5].CLK
clk => rf[0][1][6].CLK
clk => rf[0][1][7].CLK
clk => rf[0][2][0].CLK
clk => rf[0][2][1].CLK
clk => rf[0][2][2].CLK
clk => rf[0][2][3].CLK
clk => rf[0][2][4].CLK
clk => rf[0][2][5].CLK
clk => rf[0][2][6].CLK
clk => rf[0][2][7].CLK
clk => rf[0][3][0].CLK
clk => rf[0][3][1].CLK
clk => rf[0][3][2].CLK
clk => rf[0][3][3].CLK
clk => rf[0][3][4].CLK
clk => rf[0][3][5].CLK
clk => rf[0][3][6].CLK
clk => rf[0][3][7].CLK
clk => rf[0][4][0].CLK
clk => rf[0][4][1].CLK
clk => rf[0][4][2].CLK
clk => rf[0][4][3].CLK
clk => rf[0][4][4].CLK
clk => rf[0][4][5].CLK
clk => rf[0][4][6].CLK
clk => rf[0][4][7].CLK
clk => rf[0][5][0].CLK
clk => rf[0][5][1].CLK
clk => rf[0][5][2].CLK
clk => rf[0][5][3].CLK
clk => rf[0][5][4].CLK
clk => rf[0][5][5].CLK
clk => rf[0][5][6].CLK
clk => rf[0][5][7].CLK
clk => rf[1][0][0].CLK
clk => rf[1][0][1].CLK
clk => rf[1][0][2].CLK
clk => rf[1][0][3].CLK
clk => rf[1][0][4].CLK
clk => rf[1][0][5].CLK
clk => rf[1][0][6].CLK
clk => rf[1][0][7].CLK
clk => rf[1][1][0].CLK
clk => rf[1][1][1].CLK
clk => rf[1][1][2].CLK
clk => rf[1][1][3].CLK
clk => rf[1][1][4].CLK
clk => rf[1][1][5].CLK
clk => rf[1][1][6].CLK
clk => rf[1][1][7].CLK
clk => rf[1][2][0].CLK
clk => rf[1][2][1].CLK
clk => rf[1][2][2].CLK
clk => rf[1][2][3].CLK
clk => rf[1][2][4].CLK
clk => rf[1][2][5].CLK
clk => rf[1][2][6].CLK
clk => rf[1][2][7].CLK
clk => rf[1][3][0].CLK
clk => rf[1][3][1].CLK
clk => rf[1][3][2].CLK
clk => rf[1][3][3].CLK
clk => rf[1][3][4].CLK
clk => rf[1][3][5].CLK
clk => rf[1][3][6].CLK
clk => rf[1][3][7].CLK
clk => rf[1][4][0].CLK
clk => rf[1][4][1].CLK
clk => rf[1][4][2].CLK
clk => rf[1][4][3].CLK
clk => rf[1][4][4].CLK
clk => rf[1][4][5].CLK
clk => rf[1][4][6].CLK
clk => rf[1][4][7].CLK
clk => rf[1][5][0].CLK
clk => rf[1][5][1].CLK
clk => rf[1][5][2].CLK
clk => rf[1][5][3].CLK
clk => rf[1][5][4].CLK
clk => rf[1][5][5].CLK
clk => rf[1][5][6].CLK
clk => rf[1][5][7].CLK
clk => rf[2][0][0].CLK
clk => rf[2][0][1].CLK
clk => rf[2][0][2].CLK
clk => rf[2][0][3].CLK
clk => rf[2][0][4].CLK
clk => rf[2][0][5].CLK
clk => rf[2][0][6].CLK
clk => rf[2][0][7].CLK
clk => rf[2][1][0].CLK
clk => rf[2][1][1].CLK
clk => rf[2][1][2].CLK
clk => rf[2][1][3].CLK
clk => rf[2][1][4].CLK
clk => rf[2][1][5].CLK
clk => rf[2][1][6].CLK
clk => rf[2][1][7].CLK
clk => rf[2][2][0].CLK
clk => rf[2][2][1].CLK
clk => rf[2][2][2].CLK
clk => rf[2][2][3].CLK
clk => rf[2][2][4].CLK
clk => rf[2][2][5].CLK
clk => rf[2][2][6].CLK
clk => rf[2][2][7].CLK
clk => rf[2][3][0].CLK
clk => rf[2][3][1].CLK
clk => rf[2][3][2].CLK
clk => rf[2][3][3].CLK
clk => rf[2][3][4].CLK
clk => rf[2][3][5].CLK
clk => rf[2][3][6].CLK
clk => rf[2][3][7].CLK
clk => rf[2][4][0].CLK
clk => rf[2][4][1].CLK
clk => rf[2][4][2].CLK
clk => rf[2][4][3].CLK
clk => rf[2][4][4].CLK
clk => rf[2][4][5].CLK
clk => rf[2][4][6].CLK
clk => rf[2][4][7].CLK
clk => rf[2][5][0].CLK
clk => rf[2][5][1].CLK
clk => rf[2][5][2].CLK
clk => rf[2][5][3].CLK
clk => rf[2][5][4].CLK
clk => rf[2][5][5].CLK
clk => rf[2][5][6].CLK
clk => rf[2][5][7].CLK
clk => rf[3][0][0].CLK
clk => rf[3][0][1].CLK
clk => rf[3][0][2].CLK
clk => rf[3][0][3].CLK
clk => rf[3][0][4].CLK
clk => rf[3][0][5].CLK
clk => rf[3][0][6].CLK
clk => rf[3][0][7].CLK
clk => rf[3][1][0].CLK
clk => rf[3][1][1].CLK
clk => rf[3][1][2].CLK
clk => rf[3][1][3].CLK
clk => rf[3][1][4].CLK
clk => rf[3][1][5].CLK
clk => rf[3][1][6].CLK
clk => rf[3][1][7].CLK
clk => rf[3][2][0].CLK
clk => rf[3][2][1].CLK
clk => rf[3][2][2].CLK
clk => rf[3][2][3].CLK
clk => rf[3][2][4].CLK
clk => rf[3][2][5].CLK
clk => rf[3][2][6].CLK
clk => rf[3][2][7].CLK
clk => rf[3][3][0].CLK
clk => rf[3][3][1].CLK
clk => rf[3][3][2].CLK
clk => rf[3][3][3].CLK
clk => rf[3][3][4].CLK
clk => rf[3][3][5].CLK
clk => rf[3][3][6].CLK
clk => rf[3][3][7].CLK
clk => rf[3][4][0].CLK
clk => rf[3][4][1].CLK
clk => rf[3][4][2].CLK
clk => rf[3][4][3].CLK
clk => rf[3][4][4].CLK
clk => rf[3][4][5].CLK
clk => rf[3][4][6].CLK
clk => rf[3][4][7].CLK
clk => rf[3][5][0].CLK
clk => rf[3][5][1].CLK
clk => rf[3][5][2].CLK
clk => rf[3][5][3].CLK
clk => rf[3][5][4].CLK
clk => rf[3][5][5].CLK
clk => rf[3][5][6].CLK
clk => rf[3][5][7].CLK
clk => rf[4][0][0].CLK
clk => rf[4][0][1].CLK
clk => rf[4][0][2].CLK
clk => rf[4][0][3].CLK
clk => rf[4][0][4].CLK
clk => rf[4][0][5].CLK
clk => rf[4][0][6].CLK
clk => rf[4][0][7].CLK
clk => rf[4][1][0].CLK
clk => rf[4][1][1].CLK
clk => rf[4][1][2].CLK
clk => rf[4][1][3].CLK
clk => rf[4][1][4].CLK
clk => rf[4][1][5].CLK
clk => rf[4][1][6].CLK
clk => rf[4][1][7].CLK
clk => rf[4][2][0].CLK
clk => rf[4][2][1].CLK
clk => rf[4][2][2].CLK
clk => rf[4][2][3].CLK
clk => rf[4][2][4].CLK
clk => rf[4][2][5].CLK
clk => rf[4][2][6].CLK
clk => rf[4][2][7].CLK
clk => rf[4][3][0].CLK
clk => rf[4][3][1].CLK
clk => rf[4][3][2].CLK
clk => rf[4][3][3].CLK
clk => rf[4][3][4].CLK
clk => rf[4][3][5].CLK
clk => rf[4][3][6].CLK
clk => rf[4][3][7].CLK
clk => rf[4][4][0].CLK
clk => rf[4][4][1].CLK
clk => rf[4][4][2].CLK
clk => rf[4][4][3].CLK
clk => rf[4][4][4].CLK
clk => rf[4][4][5].CLK
clk => rf[4][4][6].CLK
clk => rf[4][4][7].CLK
clk => rf[4][5][0].CLK
clk => rf[4][5][1].CLK
clk => rf[4][5][2].CLK
clk => rf[4][5][3].CLK
clk => rf[4][5][4].CLK
clk => rf[4][5][5].CLK
clk => rf[4][5][6].CLK
clk => rf[4][5][7].CLK
clk => rf[5][0][0].CLK
clk => rf[5][0][1].CLK
clk => rf[5][0][2].CLK
clk => rf[5][0][3].CLK
clk => rf[5][0][4].CLK
clk => rf[5][0][5].CLK
clk => rf[5][0][6].CLK
clk => rf[5][0][7].CLK
clk => rf[5][1][0].CLK
clk => rf[5][1][1].CLK
clk => rf[5][1][2].CLK
clk => rf[5][1][3].CLK
clk => rf[5][1][4].CLK
clk => rf[5][1][5].CLK
clk => rf[5][1][6].CLK
clk => rf[5][1][7].CLK
clk => rf[5][2][0].CLK
clk => rf[5][2][1].CLK
clk => rf[5][2][2].CLK
clk => rf[5][2][3].CLK
clk => rf[5][2][4].CLK
clk => rf[5][2][5].CLK
clk => rf[5][2][6].CLK
clk => rf[5][2][7].CLK
clk => rf[5][3][0].CLK
clk => rf[5][3][1].CLK
clk => rf[5][3][2].CLK
clk => rf[5][3][3].CLK
clk => rf[5][3][4].CLK
clk => rf[5][3][5].CLK
clk => rf[5][3][6].CLK
clk => rf[5][3][7].CLK
clk => rf[5][4][0].CLK
clk => rf[5][4][1].CLK
clk => rf[5][4][2].CLK
clk => rf[5][4][3].CLK
clk => rf[5][4][4].CLK
clk => rf[5][4][5].CLK
clk => rf[5][4][6].CLK
clk => rf[5][4][7].CLK
clk => rf[5][5][0].CLK
clk => rf[5][5][1].CLK
clk => rf[5][5][2].CLK
clk => rf[5][5][3].CLK
clk => rf[5][5][4].CLK
clk => rf[5][5][5].CLK
clk => rf[5][5][6].CLK
clk => rf[5][5][7].CLK
clk => rf[6][0][0].CLK
clk => rf[6][0][1].CLK
clk => rf[6][0][2].CLK
clk => rf[6][0][3].CLK
clk => rf[6][0][4].CLK
clk => rf[6][0][5].CLK
clk => rf[6][0][6].CLK
clk => rf[6][0][7].CLK
clk => rf[6][1][0].CLK
clk => rf[6][1][1].CLK
clk => rf[6][1][2].CLK
clk => rf[6][1][3].CLK
clk => rf[6][1][4].CLK
clk => rf[6][1][5].CLK
clk => rf[6][1][6].CLK
clk => rf[6][1][7].CLK
clk => rf[6][2][0].CLK
clk => rf[6][2][1].CLK
clk => rf[6][2][2].CLK
clk => rf[6][2][3].CLK
clk => rf[6][2][4].CLK
clk => rf[6][2][5].CLK
clk => rf[6][2][6].CLK
clk => rf[6][2][7].CLK
clk => rf[6][3][0].CLK
clk => rf[6][3][1].CLK
clk => rf[6][3][2].CLK
clk => rf[6][3][3].CLK
clk => rf[6][3][4].CLK
clk => rf[6][3][5].CLK
clk => rf[6][3][6].CLK
clk => rf[6][3][7].CLK
clk => rf[6][4][0].CLK
clk => rf[6][4][1].CLK
clk => rf[6][4][2].CLK
clk => rf[6][4][3].CLK
clk => rf[6][4][4].CLK
clk => rf[6][4][5].CLK
clk => rf[6][4][6].CLK
clk => rf[6][4][7].CLK
clk => rf[6][5][0].CLK
clk => rf[6][5][1].CLK
clk => rf[6][5][2].CLK
clk => rf[6][5][3].CLK
clk => rf[6][5][4].CLK
clk => rf[6][5][5].CLK
clk => rf[6][5][6].CLK
clk => rf[6][5][7].CLK
clk => rf[7][0][0].CLK
clk => rf[7][0][1].CLK
clk => rf[7][0][2].CLK
clk => rf[7][0][3].CLK
clk => rf[7][0][4].CLK
clk => rf[7][0][5].CLK
clk => rf[7][0][6].CLK
clk => rf[7][0][7].CLK
clk => rf[7][1][0].CLK
clk => rf[7][1][1].CLK
clk => rf[7][1][2].CLK
clk => rf[7][1][3].CLK
clk => rf[7][1][4].CLK
clk => rf[7][1][5].CLK
clk => rf[7][1][6].CLK
clk => rf[7][1][7].CLK
clk => rf[7][2][0].CLK
clk => rf[7][2][1].CLK
clk => rf[7][2][2].CLK
clk => rf[7][2][3].CLK
clk => rf[7][2][4].CLK
clk => rf[7][2][5].CLK
clk => rf[7][2][6].CLK
clk => rf[7][2][7].CLK
clk => rf[7][3][0].CLK
clk => rf[7][3][1].CLK
clk => rf[7][3][2].CLK
clk => rf[7][3][3].CLK
clk => rf[7][3][4].CLK
clk => rf[7][3][5].CLK
clk => rf[7][3][6].CLK
clk => rf[7][3][7].CLK
clk => rf[7][4][0].CLK
clk => rf[7][4][1].CLK
clk => rf[7][4][2].CLK
clk => rf[7][4][3].CLK
clk => rf[7][4][4].CLK
clk => rf[7][4][5].CLK
clk => rf[7][4][6].CLK
clk => rf[7][4][7].CLK
clk => rf[7][5][0].CLK
clk => rf[7][5][1].CLK
clk => rf[7][5][2].CLK
clk => rf[7][5][3].CLK
clk => rf[7][5][4].CLK
clk => rf[7][5][5].CLK
clk => rf[7][5][6].CLK
clk => rf[7][5][7].CLK
clk => rf[8][0][0].CLK
clk => rf[8][0][1].CLK
clk => rf[8][0][2].CLK
clk => rf[8][0][3].CLK
clk => rf[8][0][4].CLK
clk => rf[8][0][5].CLK
clk => rf[8][0][6].CLK
clk => rf[8][0][7].CLK
clk => rf[8][1][0].CLK
clk => rf[8][1][1].CLK
clk => rf[8][1][2].CLK
clk => rf[8][1][3].CLK
clk => rf[8][1][4].CLK
clk => rf[8][1][5].CLK
clk => rf[8][1][6].CLK
clk => rf[8][1][7].CLK
clk => rf[8][2][0].CLK
clk => rf[8][2][1].CLK
clk => rf[8][2][2].CLK
clk => rf[8][2][3].CLK
clk => rf[8][2][4].CLK
clk => rf[8][2][5].CLK
clk => rf[8][2][6].CLK
clk => rf[8][2][7].CLK
clk => rf[8][3][0].CLK
clk => rf[8][3][1].CLK
clk => rf[8][3][2].CLK
clk => rf[8][3][3].CLK
clk => rf[8][3][4].CLK
clk => rf[8][3][5].CLK
clk => rf[8][3][6].CLK
clk => rf[8][3][7].CLK
clk => rf[8][4][0].CLK
clk => rf[8][4][1].CLK
clk => rf[8][4][2].CLK
clk => rf[8][4][3].CLK
clk => rf[8][4][4].CLK
clk => rf[8][4][5].CLK
clk => rf[8][4][6].CLK
clk => rf[8][4][7].CLK
clk => rf[8][5][0].CLK
clk => rf[8][5][1].CLK
clk => rf[8][5][2].CLK
clk => rf[8][5][3].CLK
clk => rf[8][5][4].CLK
clk => rf[8][5][5].CLK
clk => rf[8][5][6].CLK
clk => rf[8][5][7].CLK
clk => rf[9][0][0].CLK
clk => rf[9][0][1].CLK
clk => rf[9][0][2].CLK
clk => rf[9][0][3].CLK
clk => rf[9][0][4].CLK
clk => rf[9][0][5].CLK
clk => rf[9][0][6].CLK
clk => rf[9][0][7].CLK
clk => rf[9][1][0].CLK
clk => rf[9][1][1].CLK
clk => rf[9][1][2].CLK
clk => rf[9][1][3].CLK
clk => rf[9][1][4].CLK
clk => rf[9][1][5].CLK
clk => rf[9][1][6].CLK
clk => rf[9][1][7].CLK
clk => rf[9][2][0].CLK
clk => rf[9][2][1].CLK
clk => rf[9][2][2].CLK
clk => rf[9][2][3].CLK
clk => rf[9][2][4].CLK
clk => rf[9][2][5].CLK
clk => rf[9][2][6].CLK
clk => rf[9][2][7].CLK
clk => rf[9][3][0].CLK
clk => rf[9][3][1].CLK
clk => rf[9][3][2].CLK
clk => rf[9][3][3].CLK
clk => rf[9][3][4].CLK
clk => rf[9][3][5].CLK
clk => rf[9][3][6].CLK
clk => rf[9][3][7].CLK
clk => rf[9][4][0].CLK
clk => rf[9][4][1].CLK
clk => rf[9][4][2].CLK
clk => rf[9][4][3].CLK
clk => rf[9][4][4].CLK
clk => rf[9][4][5].CLK
clk => rf[9][4][6].CLK
clk => rf[9][4][7].CLK
clk => rf[9][5][0].CLK
clk => rf[9][5][1].CLK
clk => rf[9][5][2].CLK
clk => rf[9][5][3].CLK
clk => rf[9][5][4].CLK
clk => rf[9][5][5].CLK
clk => rf[9][5][6].CLK
clk => rf[9][5][7].CLK
WE3 => always0.IN0
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
WE3 => rf.OUTPUTSELECT
A1[0] => Mux0.IN9
A1[0] => Mux1.IN9
A1[0] => Mux2.IN9
A1[0] => Mux3.IN9
A1[0] => Mux4.IN9
A1[0] => Mux5.IN9
A1[0] => Mux6.IN9
A1[0] => Mux7.IN9
A1[0] => Mux8.IN9
A1[0] => Mux9.IN9
A1[0] => Mux10.IN9
A1[0] => Mux11.IN9
A1[0] => Mux12.IN9
A1[0] => Mux13.IN9
A1[0] => Mux14.IN9
A1[0] => Mux15.IN9
A1[0] => Mux16.IN9
A1[0] => Mux17.IN9
A1[0] => Mux18.IN9
A1[0] => Mux19.IN9
A1[0] => Mux20.IN9
A1[0] => Mux21.IN9
A1[0] => Mux22.IN9
A1[0] => Mux23.IN9
A1[0] => Mux24.IN9
A1[0] => Mux25.IN9
A1[0] => Mux26.IN9
A1[0] => Mux27.IN9
A1[0] => Mux28.IN9
A1[0] => Mux29.IN9
A1[0] => Mux30.IN9
A1[0] => Mux31.IN9
A1[0] => Mux32.IN9
A1[0] => Mux33.IN9
A1[0] => Mux34.IN9
A1[0] => Mux35.IN9
A1[0] => Mux36.IN9
A1[0] => Mux37.IN9
A1[0] => Mux38.IN9
A1[0] => Mux39.IN9
A1[0] => Mux40.IN9
A1[0] => Mux41.IN9
A1[0] => Mux42.IN9
A1[0] => Mux43.IN9
A1[0] => Mux44.IN9
A1[0] => Mux45.IN9
A1[0] => Mux46.IN9
A1[0] => Mux47.IN9
A1[1] => Mux0.IN8
A1[1] => Mux1.IN8
A1[1] => Mux2.IN8
A1[1] => Mux3.IN8
A1[1] => Mux4.IN8
A1[1] => Mux5.IN8
A1[1] => Mux6.IN8
A1[1] => Mux7.IN8
A1[1] => Mux8.IN8
A1[1] => Mux9.IN8
A1[1] => Mux10.IN8
A1[1] => Mux11.IN8
A1[1] => Mux12.IN8
A1[1] => Mux13.IN8
A1[1] => Mux14.IN8
A1[1] => Mux15.IN8
A1[1] => Mux16.IN8
A1[1] => Mux17.IN8
A1[1] => Mux18.IN8
A1[1] => Mux19.IN8
A1[1] => Mux20.IN8
A1[1] => Mux21.IN8
A1[1] => Mux22.IN8
A1[1] => Mux23.IN8
A1[1] => Mux24.IN8
A1[1] => Mux25.IN8
A1[1] => Mux26.IN8
A1[1] => Mux27.IN8
A1[1] => Mux28.IN8
A1[1] => Mux29.IN8
A1[1] => Mux30.IN8
A1[1] => Mux31.IN8
A1[1] => Mux32.IN8
A1[1] => Mux33.IN8
A1[1] => Mux34.IN8
A1[1] => Mux35.IN8
A1[1] => Mux36.IN8
A1[1] => Mux37.IN8
A1[1] => Mux38.IN8
A1[1] => Mux39.IN8
A1[1] => Mux40.IN8
A1[1] => Mux41.IN8
A1[1] => Mux42.IN8
A1[1] => Mux43.IN8
A1[1] => Mux44.IN8
A1[1] => Mux45.IN8
A1[1] => Mux46.IN8
A1[1] => Mux47.IN8
A1[2] => Mux0.IN7
A1[2] => Mux1.IN7
A1[2] => Mux2.IN7
A1[2] => Mux3.IN7
A1[2] => Mux4.IN7
A1[2] => Mux5.IN7
A1[2] => Mux6.IN7
A1[2] => Mux7.IN7
A1[2] => Mux8.IN7
A1[2] => Mux9.IN7
A1[2] => Mux10.IN7
A1[2] => Mux11.IN7
A1[2] => Mux12.IN7
A1[2] => Mux13.IN7
A1[2] => Mux14.IN7
A1[2] => Mux15.IN7
A1[2] => Mux16.IN7
A1[2] => Mux17.IN7
A1[2] => Mux18.IN7
A1[2] => Mux19.IN7
A1[2] => Mux20.IN7
A1[2] => Mux21.IN7
A1[2] => Mux22.IN7
A1[2] => Mux23.IN7
A1[2] => Mux24.IN7
A1[2] => Mux25.IN7
A1[2] => Mux26.IN7
A1[2] => Mux27.IN7
A1[2] => Mux28.IN7
A1[2] => Mux29.IN7
A1[2] => Mux30.IN7
A1[2] => Mux31.IN7
A1[2] => Mux32.IN7
A1[2] => Mux33.IN7
A1[2] => Mux34.IN7
A1[2] => Mux35.IN7
A1[2] => Mux36.IN7
A1[2] => Mux37.IN7
A1[2] => Mux38.IN7
A1[2] => Mux39.IN7
A1[2] => Mux40.IN7
A1[2] => Mux41.IN7
A1[2] => Mux42.IN7
A1[2] => Mux43.IN7
A1[2] => Mux44.IN7
A1[2] => Mux45.IN7
A1[2] => Mux46.IN7
A1[2] => Mux47.IN7
A1[3] => Mux0.IN6
A1[3] => Mux1.IN6
A1[3] => Mux2.IN6
A1[3] => Mux3.IN6
A1[3] => Mux4.IN6
A1[3] => Mux5.IN6
A1[3] => Mux6.IN6
A1[3] => Mux7.IN6
A1[3] => Mux8.IN6
A1[3] => Mux9.IN6
A1[3] => Mux10.IN6
A1[3] => Mux11.IN6
A1[3] => Mux12.IN6
A1[3] => Mux13.IN6
A1[3] => Mux14.IN6
A1[3] => Mux15.IN6
A1[3] => Mux16.IN6
A1[3] => Mux17.IN6
A1[3] => Mux18.IN6
A1[3] => Mux19.IN6
A1[3] => Mux20.IN6
A1[3] => Mux21.IN6
A1[3] => Mux22.IN6
A1[3] => Mux23.IN6
A1[3] => Mux24.IN6
A1[3] => Mux25.IN6
A1[3] => Mux26.IN6
A1[3] => Mux27.IN6
A1[3] => Mux28.IN6
A1[3] => Mux29.IN6
A1[3] => Mux30.IN6
A1[3] => Mux31.IN6
A1[3] => Mux32.IN6
A1[3] => Mux33.IN6
A1[3] => Mux34.IN6
A1[3] => Mux35.IN6
A1[3] => Mux36.IN6
A1[3] => Mux37.IN6
A1[3] => Mux38.IN6
A1[3] => Mux39.IN6
A1[3] => Mux40.IN6
A1[3] => Mux41.IN6
A1[3] => Mux42.IN6
A1[3] => Mux43.IN6
A1[3] => Mux44.IN6
A1[3] => Mux45.IN6
A1[3] => Mux46.IN6
A1[3] => Mux47.IN6
A2[0] => Mux48.IN9
A2[0] => Mux49.IN9
A2[0] => Mux50.IN9
A2[0] => Mux51.IN9
A2[0] => Mux52.IN9
A2[0] => Mux53.IN9
A2[0] => Mux54.IN9
A2[0] => Mux55.IN9
A2[0] => Mux56.IN9
A2[0] => Mux57.IN9
A2[0] => Mux58.IN9
A2[0] => Mux59.IN9
A2[0] => Mux60.IN9
A2[0] => Mux61.IN9
A2[0] => Mux62.IN9
A2[0] => Mux63.IN9
A2[0] => Mux64.IN9
A2[0] => Mux65.IN9
A2[0] => Mux66.IN9
A2[0] => Mux67.IN9
A2[0] => Mux68.IN9
A2[0] => Mux69.IN9
A2[0] => Mux70.IN9
A2[0] => Mux71.IN9
A2[0] => Mux72.IN9
A2[0] => Mux73.IN9
A2[0] => Mux74.IN9
A2[0] => Mux75.IN9
A2[0] => Mux76.IN9
A2[0] => Mux77.IN9
A2[0] => Mux78.IN9
A2[0] => Mux79.IN9
A2[0] => Mux80.IN9
A2[0] => Mux81.IN9
A2[0] => Mux82.IN9
A2[0] => Mux83.IN9
A2[0] => Mux84.IN9
A2[0] => Mux85.IN9
A2[0] => Mux86.IN9
A2[0] => Mux87.IN9
A2[0] => Mux88.IN9
A2[0] => Mux89.IN9
A2[0] => Mux90.IN9
A2[0] => Mux91.IN9
A2[0] => Mux92.IN9
A2[0] => Mux93.IN9
A2[0] => Mux94.IN9
A2[0] => Mux95.IN9
A2[1] => Mux48.IN8
A2[1] => Mux49.IN8
A2[1] => Mux50.IN8
A2[1] => Mux51.IN8
A2[1] => Mux52.IN8
A2[1] => Mux53.IN8
A2[1] => Mux54.IN8
A2[1] => Mux55.IN8
A2[1] => Mux56.IN8
A2[1] => Mux57.IN8
A2[1] => Mux58.IN8
A2[1] => Mux59.IN8
A2[1] => Mux60.IN8
A2[1] => Mux61.IN8
A2[1] => Mux62.IN8
A2[1] => Mux63.IN8
A2[1] => Mux64.IN8
A2[1] => Mux65.IN8
A2[1] => Mux66.IN8
A2[1] => Mux67.IN8
A2[1] => Mux68.IN8
A2[1] => Mux69.IN8
A2[1] => Mux70.IN8
A2[1] => Mux71.IN8
A2[1] => Mux72.IN8
A2[1] => Mux73.IN8
A2[1] => Mux74.IN8
A2[1] => Mux75.IN8
A2[1] => Mux76.IN8
A2[1] => Mux77.IN8
A2[1] => Mux78.IN8
A2[1] => Mux79.IN8
A2[1] => Mux80.IN8
A2[1] => Mux81.IN8
A2[1] => Mux82.IN8
A2[1] => Mux83.IN8
A2[1] => Mux84.IN8
A2[1] => Mux85.IN8
A2[1] => Mux86.IN8
A2[1] => Mux87.IN8
A2[1] => Mux88.IN8
A2[1] => Mux89.IN8
A2[1] => Mux90.IN8
A2[1] => Mux91.IN8
A2[1] => Mux92.IN8
A2[1] => Mux93.IN8
A2[1] => Mux94.IN8
A2[1] => Mux95.IN8
A2[2] => Mux48.IN7
A2[2] => Mux49.IN7
A2[2] => Mux50.IN7
A2[2] => Mux51.IN7
A2[2] => Mux52.IN7
A2[2] => Mux53.IN7
A2[2] => Mux54.IN7
A2[2] => Mux55.IN7
A2[2] => Mux56.IN7
A2[2] => Mux57.IN7
A2[2] => Mux58.IN7
A2[2] => Mux59.IN7
A2[2] => Mux60.IN7
A2[2] => Mux61.IN7
A2[2] => Mux62.IN7
A2[2] => Mux63.IN7
A2[2] => Mux64.IN7
A2[2] => Mux65.IN7
A2[2] => Mux66.IN7
A2[2] => Mux67.IN7
A2[2] => Mux68.IN7
A2[2] => Mux69.IN7
A2[2] => Mux70.IN7
A2[2] => Mux71.IN7
A2[2] => Mux72.IN7
A2[2] => Mux73.IN7
A2[2] => Mux74.IN7
A2[2] => Mux75.IN7
A2[2] => Mux76.IN7
A2[2] => Mux77.IN7
A2[2] => Mux78.IN7
A2[2] => Mux79.IN7
A2[2] => Mux80.IN7
A2[2] => Mux81.IN7
A2[2] => Mux82.IN7
A2[2] => Mux83.IN7
A2[2] => Mux84.IN7
A2[2] => Mux85.IN7
A2[2] => Mux86.IN7
A2[2] => Mux87.IN7
A2[2] => Mux88.IN7
A2[2] => Mux89.IN7
A2[2] => Mux90.IN7
A2[2] => Mux91.IN7
A2[2] => Mux92.IN7
A2[2] => Mux93.IN7
A2[2] => Mux94.IN7
A2[2] => Mux95.IN7
A2[3] => Mux48.IN6
A2[3] => Mux49.IN6
A2[3] => Mux50.IN6
A2[3] => Mux51.IN6
A2[3] => Mux52.IN6
A2[3] => Mux53.IN6
A2[3] => Mux54.IN6
A2[3] => Mux55.IN6
A2[3] => Mux56.IN6
A2[3] => Mux57.IN6
A2[3] => Mux58.IN6
A2[3] => Mux59.IN6
A2[3] => Mux60.IN6
A2[3] => Mux61.IN6
A2[3] => Mux62.IN6
A2[3] => Mux63.IN6
A2[3] => Mux64.IN6
A2[3] => Mux65.IN6
A2[3] => Mux66.IN6
A2[3] => Mux67.IN6
A2[3] => Mux68.IN6
A2[3] => Mux69.IN6
A2[3] => Mux70.IN6
A2[3] => Mux71.IN6
A2[3] => Mux72.IN6
A2[3] => Mux73.IN6
A2[3] => Mux74.IN6
A2[3] => Mux75.IN6
A2[3] => Mux76.IN6
A2[3] => Mux77.IN6
A2[3] => Mux78.IN6
A2[3] => Mux79.IN6
A2[3] => Mux80.IN6
A2[3] => Mux81.IN6
A2[3] => Mux82.IN6
A2[3] => Mux83.IN6
A2[3] => Mux84.IN6
A2[3] => Mux85.IN6
A2[3] => Mux86.IN6
A2[3] => Mux87.IN6
A2[3] => Mux88.IN6
A2[3] => Mux89.IN6
A2[3] => Mux90.IN6
A2[3] => Mux91.IN6
A2[3] => Mux92.IN6
A2[3] => Mux93.IN6
A2[3] => Mux94.IN6
A2[3] => Mux95.IN6
A3[0] => Decoder0.IN2
A3[0] => Decoder1.IN3
A3[1] => Decoder0.IN1
A3[1] => Decoder1.IN2
A3[2] => Decoder0.IN0
A3[2] => Decoder1.IN1
A3[3] => LessThan0.IN2
A3[3] => Decoder1.IN0
WD3[0][0] => rf.DATAB
WD3[0][0] => rf.DATAB
WD3[0][0] => rf.DATAB
WD3[0][0] => rf.DATAB
WD3[0][0] => rf.DATAB
WD3[0][0] => rf.DATAB
WD3[0][0] => rf.DATAB
WD3[0][0] => rf.DATAB
WD3[0][0] => rf.DATAB
WD3[0][0] => rf.DATAB
WD3[0][0] => rf.DATAB
WD3[0][0] => rf.DATAB
WD3[0][0] => rf.DATAB
WD3[0][0] => rf.DATAB
WD3[0][0] => rf.DATAB
WD3[0][0] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][1] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][2] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][3] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][4] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][5] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][6] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[0][7] => rf.DATAB
WD3[1][0] => rf.DATAB
WD3[1][0] => rf.DATAB
WD3[1][0] => rf.DATAB
WD3[1][0] => rf.DATAB
WD3[1][0] => rf.DATAB
WD3[1][0] => rf.DATAB
WD3[1][0] => rf.DATAB
WD3[1][0] => rf.DATAB
WD3[1][0] => rf.DATAB
WD3[1][0] => rf.DATAB
WD3[1][1] => rf.DATAB
WD3[1][1] => rf.DATAB
WD3[1][1] => rf.DATAB
WD3[1][1] => rf.DATAB
WD3[1][1] => rf.DATAB
WD3[1][1] => rf.DATAB
WD3[1][1] => rf.DATAB
WD3[1][1] => rf.DATAB
WD3[1][1] => rf.DATAB
WD3[1][1] => rf.DATAB
WD3[1][2] => rf.DATAB
WD3[1][2] => rf.DATAB
WD3[1][2] => rf.DATAB
WD3[1][2] => rf.DATAB
WD3[1][2] => rf.DATAB
WD3[1][2] => rf.DATAB
WD3[1][2] => rf.DATAB
WD3[1][2] => rf.DATAB
WD3[1][2] => rf.DATAB
WD3[1][2] => rf.DATAB
WD3[1][3] => rf.DATAB
WD3[1][3] => rf.DATAB
WD3[1][3] => rf.DATAB
WD3[1][3] => rf.DATAB
WD3[1][3] => rf.DATAB
WD3[1][3] => rf.DATAB
WD3[1][3] => rf.DATAB
WD3[1][3] => rf.DATAB
WD3[1][3] => rf.DATAB
WD3[1][3] => rf.DATAB
WD3[1][4] => rf.DATAB
WD3[1][4] => rf.DATAB
WD3[1][4] => rf.DATAB
WD3[1][4] => rf.DATAB
WD3[1][4] => rf.DATAB
WD3[1][4] => rf.DATAB
WD3[1][4] => rf.DATAB
WD3[1][4] => rf.DATAB
WD3[1][4] => rf.DATAB
WD3[1][4] => rf.DATAB
WD3[1][5] => rf.DATAB
WD3[1][5] => rf.DATAB
WD3[1][5] => rf.DATAB
WD3[1][5] => rf.DATAB
WD3[1][5] => rf.DATAB
WD3[1][5] => rf.DATAB
WD3[1][5] => rf.DATAB
WD3[1][5] => rf.DATAB
WD3[1][5] => rf.DATAB
WD3[1][5] => rf.DATAB
WD3[1][6] => rf.DATAB
WD3[1][6] => rf.DATAB
WD3[1][6] => rf.DATAB
WD3[1][6] => rf.DATAB
WD3[1][6] => rf.DATAB
WD3[1][6] => rf.DATAB
WD3[1][6] => rf.DATAB
WD3[1][6] => rf.DATAB
WD3[1][6] => rf.DATAB
WD3[1][6] => rf.DATAB
WD3[1][7] => rf.DATAB
WD3[1][7] => rf.DATAB
WD3[1][7] => rf.DATAB
WD3[1][7] => rf.DATAB
WD3[1][7] => rf.DATAB
WD3[1][7] => rf.DATAB
WD3[1][7] => rf.DATAB
WD3[1][7] => rf.DATAB
WD3[1][7] => rf.DATAB
WD3[1][7] => rf.DATAB
WD3[2][0] => rf.DATAB
WD3[2][0] => rf.DATAB
WD3[2][0] => rf.DATAB
WD3[2][0] => rf.DATAB
WD3[2][0] => rf.DATAB
WD3[2][0] => rf.DATAB
WD3[2][0] => rf.DATAB
WD3[2][0] => rf.DATAB
WD3[2][0] => rf.DATAB
WD3[2][0] => rf.DATAB
WD3[2][1] => rf.DATAB
WD3[2][1] => rf.DATAB
WD3[2][1] => rf.DATAB
WD3[2][1] => rf.DATAB
WD3[2][1] => rf.DATAB
WD3[2][1] => rf.DATAB
WD3[2][1] => rf.DATAB
WD3[2][1] => rf.DATAB
WD3[2][1] => rf.DATAB
WD3[2][1] => rf.DATAB
WD3[2][2] => rf.DATAB
WD3[2][2] => rf.DATAB
WD3[2][2] => rf.DATAB
WD3[2][2] => rf.DATAB
WD3[2][2] => rf.DATAB
WD3[2][2] => rf.DATAB
WD3[2][2] => rf.DATAB
WD3[2][2] => rf.DATAB
WD3[2][2] => rf.DATAB
WD3[2][2] => rf.DATAB
WD3[2][3] => rf.DATAB
WD3[2][3] => rf.DATAB
WD3[2][3] => rf.DATAB
WD3[2][3] => rf.DATAB
WD3[2][3] => rf.DATAB
WD3[2][3] => rf.DATAB
WD3[2][3] => rf.DATAB
WD3[2][3] => rf.DATAB
WD3[2][3] => rf.DATAB
WD3[2][3] => rf.DATAB
WD3[2][4] => rf.DATAB
WD3[2][4] => rf.DATAB
WD3[2][4] => rf.DATAB
WD3[2][4] => rf.DATAB
WD3[2][4] => rf.DATAB
WD3[2][4] => rf.DATAB
WD3[2][4] => rf.DATAB
WD3[2][4] => rf.DATAB
WD3[2][4] => rf.DATAB
WD3[2][4] => rf.DATAB
WD3[2][5] => rf.DATAB
WD3[2][5] => rf.DATAB
WD3[2][5] => rf.DATAB
WD3[2][5] => rf.DATAB
WD3[2][5] => rf.DATAB
WD3[2][5] => rf.DATAB
WD3[2][5] => rf.DATAB
WD3[2][5] => rf.DATAB
WD3[2][5] => rf.DATAB
WD3[2][5] => rf.DATAB
WD3[2][6] => rf.DATAB
WD3[2][6] => rf.DATAB
WD3[2][6] => rf.DATAB
WD3[2][6] => rf.DATAB
WD3[2][6] => rf.DATAB
WD3[2][6] => rf.DATAB
WD3[2][6] => rf.DATAB
WD3[2][6] => rf.DATAB
WD3[2][6] => rf.DATAB
WD3[2][6] => rf.DATAB
WD3[2][7] => rf.DATAB
WD3[2][7] => rf.DATAB
WD3[2][7] => rf.DATAB
WD3[2][7] => rf.DATAB
WD3[2][7] => rf.DATAB
WD3[2][7] => rf.DATAB
WD3[2][7] => rf.DATAB
WD3[2][7] => rf.DATAB
WD3[2][7] => rf.DATAB
WD3[2][7] => rf.DATAB
WD3[3][0] => rf.DATAB
WD3[3][0] => rf.DATAB
WD3[3][0] => rf.DATAB
WD3[3][0] => rf.DATAB
WD3[3][0] => rf.DATAB
WD3[3][0] => rf.DATAB
WD3[3][0] => rf.DATAB
WD3[3][0] => rf.DATAB
WD3[3][0] => rf.DATAB
WD3[3][0] => rf.DATAB
WD3[3][1] => rf.DATAB
WD3[3][1] => rf.DATAB
WD3[3][1] => rf.DATAB
WD3[3][1] => rf.DATAB
WD3[3][1] => rf.DATAB
WD3[3][1] => rf.DATAB
WD3[3][1] => rf.DATAB
WD3[3][1] => rf.DATAB
WD3[3][1] => rf.DATAB
WD3[3][1] => rf.DATAB
WD3[3][2] => rf.DATAB
WD3[3][2] => rf.DATAB
WD3[3][2] => rf.DATAB
WD3[3][2] => rf.DATAB
WD3[3][2] => rf.DATAB
WD3[3][2] => rf.DATAB
WD3[3][2] => rf.DATAB
WD3[3][2] => rf.DATAB
WD3[3][2] => rf.DATAB
WD3[3][2] => rf.DATAB
WD3[3][3] => rf.DATAB
WD3[3][3] => rf.DATAB
WD3[3][3] => rf.DATAB
WD3[3][3] => rf.DATAB
WD3[3][3] => rf.DATAB
WD3[3][3] => rf.DATAB
WD3[3][3] => rf.DATAB
WD3[3][3] => rf.DATAB
WD3[3][3] => rf.DATAB
WD3[3][3] => rf.DATAB
WD3[3][4] => rf.DATAB
WD3[3][4] => rf.DATAB
WD3[3][4] => rf.DATAB
WD3[3][4] => rf.DATAB
WD3[3][4] => rf.DATAB
WD3[3][4] => rf.DATAB
WD3[3][4] => rf.DATAB
WD3[3][4] => rf.DATAB
WD3[3][4] => rf.DATAB
WD3[3][4] => rf.DATAB
WD3[3][5] => rf.DATAB
WD3[3][5] => rf.DATAB
WD3[3][5] => rf.DATAB
WD3[3][5] => rf.DATAB
WD3[3][5] => rf.DATAB
WD3[3][5] => rf.DATAB
WD3[3][5] => rf.DATAB
WD3[3][5] => rf.DATAB
WD3[3][5] => rf.DATAB
WD3[3][5] => rf.DATAB
WD3[3][6] => rf.DATAB
WD3[3][6] => rf.DATAB
WD3[3][6] => rf.DATAB
WD3[3][6] => rf.DATAB
WD3[3][6] => rf.DATAB
WD3[3][6] => rf.DATAB
WD3[3][6] => rf.DATAB
WD3[3][6] => rf.DATAB
WD3[3][6] => rf.DATAB
WD3[3][6] => rf.DATAB
WD3[3][7] => rf.DATAB
WD3[3][7] => rf.DATAB
WD3[3][7] => rf.DATAB
WD3[3][7] => rf.DATAB
WD3[3][7] => rf.DATAB
WD3[3][7] => rf.DATAB
WD3[3][7] => rf.DATAB
WD3[3][7] => rf.DATAB
WD3[3][7] => rf.DATAB
WD3[3][7] => rf.DATAB
WD3[4][0] => rf.DATAB
WD3[4][0] => rf.DATAB
WD3[4][0] => rf.DATAB
WD3[4][0] => rf.DATAB
WD3[4][0] => rf.DATAB
WD3[4][0] => rf.DATAB
WD3[4][0] => rf.DATAB
WD3[4][0] => rf.DATAB
WD3[4][0] => rf.DATAB
WD3[4][0] => rf.DATAB
WD3[4][1] => rf.DATAB
WD3[4][1] => rf.DATAB
WD3[4][1] => rf.DATAB
WD3[4][1] => rf.DATAB
WD3[4][1] => rf.DATAB
WD3[4][1] => rf.DATAB
WD3[4][1] => rf.DATAB
WD3[4][1] => rf.DATAB
WD3[4][1] => rf.DATAB
WD3[4][1] => rf.DATAB
WD3[4][2] => rf.DATAB
WD3[4][2] => rf.DATAB
WD3[4][2] => rf.DATAB
WD3[4][2] => rf.DATAB
WD3[4][2] => rf.DATAB
WD3[4][2] => rf.DATAB
WD3[4][2] => rf.DATAB
WD3[4][2] => rf.DATAB
WD3[4][2] => rf.DATAB
WD3[4][2] => rf.DATAB
WD3[4][3] => rf.DATAB
WD3[4][3] => rf.DATAB
WD3[4][3] => rf.DATAB
WD3[4][3] => rf.DATAB
WD3[4][3] => rf.DATAB
WD3[4][3] => rf.DATAB
WD3[4][3] => rf.DATAB
WD3[4][3] => rf.DATAB
WD3[4][3] => rf.DATAB
WD3[4][3] => rf.DATAB
WD3[4][4] => rf.DATAB
WD3[4][4] => rf.DATAB
WD3[4][4] => rf.DATAB
WD3[4][4] => rf.DATAB
WD3[4][4] => rf.DATAB
WD3[4][4] => rf.DATAB
WD3[4][4] => rf.DATAB
WD3[4][4] => rf.DATAB
WD3[4][4] => rf.DATAB
WD3[4][4] => rf.DATAB
WD3[4][5] => rf.DATAB
WD3[4][5] => rf.DATAB
WD3[4][5] => rf.DATAB
WD3[4][5] => rf.DATAB
WD3[4][5] => rf.DATAB
WD3[4][5] => rf.DATAB
WD3[4][5] => rf.DATAB
WD3[4][5] => rf.DATAB
WD3[4][5] => rf.DATAB
WD3[4][5] => rf.DATAB
WD3[4][6] => rf.DATAB
WD3[4][6] => rf.DATAB
WD3[4][6] => rf.DATAB
WD3[4][6] => rf.DATAB
WD3[4][6] => rf.DATAB
WD3[4][6] => rf.DATAB
WD3[4][6] => rf.DATAB
WD3[4][6] => rf.DATAB
WD3[4][6] => rf.DATAB
WD3[4][6] => rf.DATAB
WD3[4][7] => rf.DATAB
WD3[4][7] => rf.DATAB
WD3[4][7] => rf.DATAB
WD3[4][7] => rf.DATAB
WD3[4][7] => rf.DATAB
WD3[4][7] => rf.DATAB
WD3[4][7] => rf.DATAB
WD3[4][7] => rf.DATAB
WD3[4][7] => rf.DATAB
WD3[4][7] => rf.DATAB
WD3[5][0] => rf.DATAB
WD3[5][0] => rf.DATAB
WD3[5][0] => rf.DATAB
WD3[5][0] => rf.DATAB
WD3[5][0] => rf.DATAB
WD3[5][0] => rf.DATAB
WD3[5][0] => rf.DATAB
WD3[5][0] => rf.DATAB
WD3[5][0] => rf.DATAB
WD3[5][0] => rf.DATAB
WD3[5][1] => rf.DATAB
WD3[5][1] => rf.DATAB
WD3[5][1] => rf.DATAB
WD3[5][1] => rf.DATAB
WD3[5][1] => rf.DATAB
WD3[5][1] => rf.DATAB
WD3[5][1] => rf.DATAB
WD3[5][1] => rf.DATAB
WD3[5][1] => rf.DATAB
WD3[5][1] => rf.DATAB
WD3[5][2] => rf.DATAB
WD3[5][2] => rf.DATAB
WD3[5][2] => rf.DATAB
WD3[5][2] => rf.DATAB
WD3[5][2] => rf.DATAB
WD3[5][2] => rf.DATAB
WD3[5][2] => rf.DATAB
WD3[5][2] => rf.DATAB
WD3[5][2] => rf.DATAB
WD3[5][2] => rf.DATAB
WD3[5][3] => rf.DATAB
WD3[5][3] => rf.DATAB
WD3[5][3] => rf.DATAB
WD3[5][3] => rf.DATAB
WD3[5][3] => rf.DATAB
WD3[5][3] => rf.DATAB
WD3[5][3] => rf.DATAB
WD3[5][3] => rf.DATAB
WD3[5][3] => rf.DATAB
WD3[5][3] => rf.DATAB
WD3[5][4] => rf.DATAB
WD3[5][4] => rf.DATAB
WD3[5][4] => rf.DATAB
WD3[5][4] => rf.DATAB
WD3[5][4] => rf.DATAB
WD3[5][4] => rf.DATAB
WD3[5][4] => rf.DATAB
WD3[5][4] => rf.DATAB
WD3[5][4] => rf.DATAB
WD3[5][4] => rf.DATAB
WD3[5][5] => rf.DATAB
WD3[5][5] => rf.DATAB
WD3[5][5] => rf.DATAB
WD3[5][5] => rf.DATAB
WD3[5][5] => rf.DATAB
WD3[5][5] => rf.DATAB
WD3[5][5] => rf.DATAB
WD3[5][5] => rf.DATAB
WD3[5][5] => rf.DATAB
WD3[5][5] => rf.DATAB
WD3[5][6] => rf.DATAB
WD3[5][6] => rf.DATAB
WD3[5][6] => rf.DATAB
WD3[5][6] => rf.DATAB
WD3[5][6] => rf.DATAB
WD3[5][6] => rf.DATAB
WD3[5][6] => rf.DATAB
WD3[5][6] => rf.DATAB
WD3[5][6] => rf.DATAB
WD3[5][6] => rf.DATAB
WD3[5][7] => rf.DATAB
WD3[5][7] => rf.DATAB
WD3[5][7] => rf.DATAB
WD3[5][7] => rf.DATAB
WD3[5][7] => rf.DATAB
WD3[5][7] => rf.DATAB
WD3[5][7] => rf.DATAB
WD3[5][7] => rf.DATAB
WD3[5][7] => rf.DATAB
WD3[5][7] => rf.DATAB
SFlag => always0.IN1
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
SFlag => RD2.OUTPUTSELECT
RD1[0][0] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
RD1[0][1] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
RD1[0][2] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
RD1[0][3] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
RD1[0][4] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
RD1[0][5] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
RD1[0][6] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
RD1[0][7] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
RD1[1][0] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
RD1[1][1] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
RD1[1][2] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
RD1[1][3] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
RD1[1][4] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
RD1[1][5] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
RD1[1][6] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
RD1[1][7] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
RD1[2][0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
RD1[2][1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
RD1[2][2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
RD1[2][3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
RD1[2][4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
RD1[2][5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
RD1[2][6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
RD1[2][7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
RD1[3][0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
RD1[3][1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
RD1[3][2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
RD1[3][3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
RD1[3][4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
RD1[3][5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
RD1[3][6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
RD1[3][7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
RD1[4][0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
RD1[4][1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
RD1[4][2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
RD1[4][3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
RD1[4][4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
RD1[4][5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
RD1[4][6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
RD1[4][7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
RD1[5][0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
RD1[5][1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
RD1[5][2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
RD1[5][3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
RD1[5][4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
RD1[5][5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
RD1[5][6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
RD1[5][7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RD2[0][0] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[0][1] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[0][2] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[0][3] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[0][4] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[0][5] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[0][6] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[0][7] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[1][0] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[1][1] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[1][2] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[1][3] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[1][4] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[1][5] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[1][6] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[1][7] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[2][0] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[2][1] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[2][2] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[2][3] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[2][4] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[2][5] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[2][6] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[2][7] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[3][0] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[3][1] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[3][2] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[3][3] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[3][4] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[3][5] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[3][6] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[3][7] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[4][0] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[4][1] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[4][2] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[4][3] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[4][4] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[4][5] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[4][6] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[4][7] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[5][0] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[5][1] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[5][2] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[5][3] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[5][4] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[5][5] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[5][6] <= RD2.DB_MAX_OUTPUT_PORT_TYPE
RD2[5][7] <= RD2.DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|segment_id_ex:seg_id_ex
clk => FlagsWriteE~reg0.CLK
clk => ImmE[0]~reg0.CLK
clk => ImmE[1]~reg0.CLK
clk => ImmE[2]~reg0.CLK
clk => ImmE[3]~reg0.CLK
clk => ImmE[4]~reg0.CLK
clk => ImmE[5]~reg0.CLK
clk => ImmE[6]~reg0.CLK
clk => ImmE[7]~reg0.CLK
clk => RA2E[0]~reg0.CLK
clk => RA2E[1]~reg0.CLK
clk => RA2E[2]~reg0.CLK
clk => RA2E[3]~reg0.CLK
clk => RD2E[0][0]~reg0.CLK
clk => RD2E[0][1]~reg0.CLK
clk => RD2E[0][2]~reg0.CLK
clk => RD2E[0][3]~reg0.CLK
clk => RD2E[0][4]~reg0.CLK
clk => RD2E[0][5]~reg0.CLK
clk => RD2E[0][6]~reg0.CLK
clk => RD2E[0][7]~reg0.CLK
clk => RD2E[1][0]~reg0.CLK
clk => RD2E[1][1]~reg0.CLK
clk => RD2E[1][2]~reg0.CLK
clk => RD2E[1][3]~reg0.CLK
clk => RD2E[1][4]~reg0.CLK
clk => RD2E[1][5]~reg0.CLK
clk => RD2E[1][6]~reg0.CLK
clk => RD2E[1][7]~reg0.CLK
clk => RD2E[2][0]~reg0.CLK
clk => RD2E[2][1]~reg0.CLK
clk => RD2E[2][2]~reg0.CLK
clk => RD2E[2][3]~reg0.CLK
clk => RD2E[2][4]~reg0.CLK
clk => RD2E[2][5]~reg0.CLK
clk => RD2E[2][6]~reg0.CLK
clk => RD2E[2][7]~reg0.CLK
clk => RD2E[3][0]~reg0.CLK
clk => RD2E[3][1]~reg0.CLK
clk => RD2E[3][2]~reg0.CLK
clk => RD2E[3][3]~reg0.CLK
clk => RD2E[3][4]~reg0.CLK
clk => RD2E[3][5]~reg0.CLK
clk => RD2E[3][6]~reg0.CLK
clk => RD2E[3][7]~reg0.CLK
clk => RD2E[4][0]~reg0.CLK
clk => RD2E[4][1]~reg0.CLK
clk => RD2E[4][2]~reg0.CLK
clk => RD2E[4][3]~reg0.CLK
clk => RD2E[4][4]~reg0.CLK
clk => RD2E[4][5]~reg0.CLK
clk => RD2E[4][6]~reg0.CLK
clk => RD2E[4][7]~reg0.CLK
clk => RD2E[5][0]~reg0.CLK
clk => RD2E[5][1]~reg0.CLK
clk => RD2E[5][2]~reg0.CLK
clk => RD2E[5][3]~reg0.CLK
clk => RD2E[5][4]~reg0.CLK
clk => RD2E[5][5]~reg0.CLK
clk => RD2E[5][6]~reg0.CLK
clk => RD2E[5][7]~reg0.CLK
clk => RD1E[0][0]~reg0.CLK
clk => RD1E[0][1]~reg0.CLK
clk => RD1E[0][2]~reg0.CLK
clk => RD1E[0][3]~reg0.CLK
clk => RD1E[0][4]~reg0.CLK
clk => RD1E[0][5]~reg0.CLK
clk => RD1E[0][6]~reg0.CLK
clk => RD1E[0][7]~reg0.CLK
clk => RD1E[1][0]~reg0.CLK
clk => RD1E[1][1]~reg0.CLK
clk => RD1E[1][2]~reg0.CLK
clk => RD1E[1][3]~reg0.CLK
clk => RD1E[1][4]~reg0.CLK
clk => RD1E[1][5]~reg0.CLK
clk => RD1E[1][6]~reg0.CLK
clk => RD1E[1][7]~reg0.CLK
clk => RD1E[2][0]~reg0.CLK
clk => RD1E[2][1]~reg0.CLK
clk => RD1E[2][2]~reg0.CLK
clk => RD1E[2][3]~reg0.CLK
clk => RD1E[2][4]~reg0.CLK
clk => RD1E[2][5]~reg0.CLK
clk => RD1E[2][6]~reg0.CLK
clk => RD1E[2][7]~reg0.CLK
clk => RD1E[3][0]~reg0.CLK
clk => RD1E[3][1]~reg0.CLK
clk => RD1E[3][2]~reg0.CLK
clk => RD1E[3][3]~reg0.CLK
clk => RD1E[3][4]~reg0.CLK
clk => RD1E[3][5]~reg0.CLK
clk => RD1E[3][6]~reg0.CLK
clk => RD1E[3][7]~reg0.CLK
clk => RD1E[4][0]~reg0.CLK
clk => RD1E[4][1]~reg0.CLK
clk => RD1E[4][2]~reg0.CLK
clk => RD1E[4][3]~reg0.CLK
clk => RD1E[4][4]~reg0.CLK
clk => RD1E[4][5]~reg0.CLK
clk => RD1E[4][6]~reg0.CLK
clk => RD1E[4][7]~reg0.CLK
clk => RD1E[5][0]~reg0.CLK
clk => RD1E[5][1]~reg0.CLK
clk => RD1E[5][2]~reg0.CLK
clk => RD1E[5][3]~reg0.CLK
clk => RD1E[5][4]~reg0.CLK
clk => RD1E[5][5]~reg0.CLK
clk => RD1E[5][6]~reg0.CLK
clk => RD1E[5][7]~reg0.CLK
clk => WA3E[0]~reg0.CLK
clk => WA3E[1]~reg0.CLK
clk => WA3E[2]~reg0.CLK
clk => WA3E[3]~reg0.CLK
clk => VSIFlagE[0]~reg0.CLK
clk => VSIFlagE[1]~reg0.CLK
clk => ALUControlE[0]~reg0.CLK
clk => ALUControlE[1]~reg0.CLK
clk => ALUControlE[2]~reg0.CLK
clk => MemWriteE~reg0.CLK
clk => MemtoRegE~reg0.CLK
clk => RegWriteE~reg0.CLK
reset => FlagsWriteE~reg0.ACLR
reset => ImmE[0]~reg0.ACLR
reset => ImmE[1]~reg0.ACLR
reset => ImmE[2]~reg0.ACLR
reset => ImmE[3]~reg0.ACLR
reset => ImmE[4]~reg0.ACLR
reset => ImmE[5]~reg0.ACLR
reset => ImmE[6]~reg0.ACLR
reset => ImmE[7]~reg0.ACLR
reset => RA2E[0]~reg0.ACLR
reset => RA2E[1]~reg0.ACLR
reset => RA2E[2]~reg0.ACLR
reset => RA2E[3]~reg0.ACLR
reset => RD2E[0][0]~reg0.ACLR
reset => RD2E[0][1]~reg0.ACLR
reset => RD2E[0][2]~reg0.ACLR
reset => RD2E[0][3]~reg0.ACLR
reset => RD2E[0][4]~reg0.ACLR
reset => RD2E[0][5]~reg0.ACLR
reset => RD2E[0][6]~reg0.ACLR
reset => RD2E[0][7]~reg0.ACLR
reset => RD2E[1][0]~reg0.ACLR
reset => RD2E[1][1]~reg0.ACLR
reset => RD2E[1][2]~reg0.ACLR
reset => RD2E[1][3]~reg0.ACLR
reset => RD2E[1][4]~reg0.ACLR
reset => RD2E[1][5]~reg0.ACLR
reset => RD2E[1][6]~reg0.ACLR
reset => RD2E[1][7]~reg0.ACLR
reset => RD2E[2][0]~reg0.ACLR
reset => RD2E[2][1]~reg0.ACLR
reset => RD2E[2][2]~reg0.ACLR
reset => RD2E[2][3]~reg0.ACLR
reset => RD2E[2][4]~reg0.ACLR
reset => RD2E[2][5]~reg0.ACLR
reset => RD2E[2][6]~reg0.ACLR
reset => RD2E[2][7]~reg0.ACLR
reset => RD2E[3][0]~reg0.ACLR
reset => RD2E[3][1]~reg0.ACLR
reset => RD2E[3][2]~reg0.ACLR
reset => RD2E[3][3]~reg0.ACLR
reset => RD2E[3][4]~reg0.ACLR
reset => RD2E[3][5]~reg0.ACLR
reset => RD2E[3][6]~reg0.ACLR
reset => RD2E[3][7]~reg0.ACLR
reset => RD2E[4][0]~reg0.ACLR
reset => RD2E[4][1]~reg0.ACLR
reset => RD2E[4][2]~reg0.ACLR
reset => RD2E[4][3]~reg0.ACLR
reset => RD2E[4][4]~reg0.ACLR
reset => RD2E[4][5]~reg0.ACLR
reset => RD2E[4][6]~reg0.ACLR
reset => RD2E[4][7]~reg0.ACLR
reset => RD2E[5][0]~reg0.ACLR
reset => RD2E[5][1]~reg0.ACLR
reset => RD2E[5][2]~reg0.ACLR
reset => RD2E[5][3]~reg0.ACLR
reset => RD2E[5][4]~reg0.ACLR
reset => RD2E[5][5]~reg0.ACLR
reset => RD2E[5][6]~reg0.ACLR
reset => RD2E[5][7]~reg0.ACLR
reset => RD1E[0][0]~reg0.ACLR
reset => RD1E[0][1]~reg0.ACLR
reset => RD1E[0][2]~reg0.ACLR
reset => RD1E[0][3]~reg0.ACLR
reset => RD1E[0][4]~reg0.ACLR
reset => RD1E[0][5]~reg0.ACLR
reset => RD1E[0][6]~reg0.ACLR
reset => RD1E[0][7]~reg0.ACLR
reset => RD1E[1][0]~reg0.ACLR
reset => RD1E[1][1]~reg0.ACLR
reset => RD1E[1][2]~reg0.ACLR
reset => RD1E[1][3]~reg0.ACLR
reset => RD1E[1][4]~reg0.ACLR
reset => RD1E[1][5]~reg0.ACLR
reset => RD1E[1][6]~reg0.ACLR
reset => RD1E[1][7]~reg0.ACLR
reset => RD1E[2][0]~reg0.ACLR
reset => RD1E[2][1]~reg0.ACLR
reset => RD1E[2][2]~reg0.ACLR
reset => RD1E[2][3]~reg0.ACLR
reset => RD1E[2][4]~reg0.ACLR
reset => RD1E[2][5]~reg0.ACLR
reset => RD1E[2][6]~reg0.ACLR
reset => RD1E[2][7]~reg0.ACLR
reset => RD1E[3][0]~reg0.ACLR
reset => RD1E[3][1]~reg0.ACLR
reset => RD1E[3][2]~reg0.ACLR
reset => RD1E[3][3]~reg0.ACLR
reset => RD1E[3][4]~reg0.ACLR
reset => RD1E[3][5]~reg0.ACLR
reset => RD1E[3][6]~reg0.ACLR
reset => RD1E[3][7]~reg0.ACLR
reset => RD1E[4][0]~reg0.ACLR
reset => RD1E[4][1]~reg0.ACLR
reset => RD1E[4][2]~reg0.ACLR
reset => RD1E[4][3]~reg0.ACLR
reset => RD1E[4][4]~reg0.ACLR
reset => RD1E[4][5]~reg0.ACLR
reset => RD1E[4][6]~reg0.ACLR
reset => RD1E[4][7]~reg0.ACLR
reset => RD1E[5][0]~reg0.ACLR
reset => RD1E[5][1]~reg0.ACLR
reset => RD1E[5][2]~reg0.ACLR
reset => RD1E[5][3]~reg0.ACLR
reset => RD1E[5][4]~reg0.ACLR
reset => RD1E[5][5]~reg0.ACLR
reset => RD1E[5][6]~reg0.ACLR
reset => RD1E[5][7]~reg0.ACLR
reset => WA3E[0]~reg0.ACLR
reset => WA3E[1]~reg0.ACLR
reset => WA3E[2]~reg0.ACLR
reset => WA3E[3]~reg0.ACLR
reset => VSIFlagE[0]~reg0.ACLR
reset => VSIFlagE[1]~reg0.ACLR
reset => ALUControlE[0]~reg0.ACLR
reset => ALUControlE[1]~reg0.ACLR
reset => ALUControlE[2]~reg0.ACLR
reset => MemWriteE~reg0.ACLR
reset => MemtoRegE~reg0.ACLR
reset => RegWriteE~reg0.ACLR
RegWriteD => RegWriteE~reg0.DATAIN
MemtoRegD => MemtoRegE~reg0.DATAIN
MemWriteD => MemWriteE~reg0.DATAIN
FlagsWriteD => FlagsWriteE~reg0.DATAIN
VSIFlagD[0] => VSIFlagE[0]~reg0.DATAIN
VSIFlagD[1] => VSIFlagE[1]~reg0.DATAIN
ALUControlD[0] => ALUControlE[0]~reg0.DATAIN
ALUControlD[1] => ALUControlE[1]~reg0.DATAIN
ALUControlD[2] => ALUControlE[2]~reg0.DATAIN
WA3D[0] => WA3E[0]~reg0.DATAIN
WA3D[1] => WA3E[1]~reg0.DATAIN
WA3D[2] => WA3E[2]~reg0.DATAIN
WA3D[3] => WA3E[3]~reg0.DATAIN
RD1D[0][0] => RD1E[0][0]~reg0.DATAIN
RD1D[0][1] => RD1E[0][1]~reg0.DATAIN
RD1D[0][2] => RD1E[0][2]~reg0.DATAIN
RD1D[0][3] => RD1E[0][3]~reg0.DATAIN
RD1D[0][4] => RD1E[0][4]~reg0.DATAIN
RD1D[0][5] => RD1E[0][5]~reg0.DATAIN
RD1D[0][6] => RD1E[0][6]~reg0.DATAIN
RD1D[0][7] => RD1E[0][7]~reg0.DATAIN
RD1D[1][0] => RD1E[1][0]~reg0.DATAIN
RD1D[1][1] => RD1E[1][1]~reg0.DATAIN
RD1D[1][2] => RD1E[1][2]~reg0.DATAIN
RD1D[1][3] => RD1E[1][3]~reg0.DATAIN
RD1D[1][4] => RD1E[1][4]~reg0.DATAIN
RD1D[1][5] => RD1E[1][5]~reg0.DATAIN
RD1D[1][6] => RD1E[1][6]~reg0.DATAIN
RD1D[1][7] => RD1E[1][7]~reg0.DATAIN
RD1D[2][0] => RD1E[2][0]~reg0.DATAIN
RD1D[2][1] => RD1E[2][1]~reg0.DATAIN
RD1D[2][2] => RD1E[2][2]~reg0.DATAIN
RD1D[2][3] => RD1E[2][3]~reg0.DATAIN
RD1D[2][4] => RD1E[2][4]~reg0.DATAIN
RD1D[2][5] => RD1E[2][5]~reg0.DATAIN
RD1D[2][6] => RD1E[2][6]~reg0.DATAIN
RD1D[2][7] => RD1E[2][7]~reg0.DATAIN
RD1D[3][0] => RD1E[3][0]~reg0.DATAIN
RD1D[3][1] => RD1E[3][1]~reg0.DATAIN
RD1D[3][2] => RD1E[3][2]~reg0.DATAIN
RD1D[3][3] => RD1E[3][3]~reg0.DATAIN
RD1D[3][4] => RD1E[3][4]~reg0.DATAIN
RD1D[3][5] => RD1E[3][5]~reg0.DATAIN
RD1D[3][6] => RD1E[3][6]~reg0.DATAIN
RD1D[3][7] => RD1E[3][7]~reg0.DATAIN
RD1D[4][0] => RD1E[4][0]~reg0.DATAIN
RD1D[4][1] => RD1E[4][1]~reg0.DATAIN
RD1D[4][2] => RD1E[4][2]~reg0.DATAIN
RD1D[4][3] => RD1E[4][3]~reg0.DATAIN
RD1D[4][4] => RD1E[4][4]~reg0.DATAIN
RD1D[4][5] => RD1E[4][5]~reg0.DATAIN
RD1D[4][6] => RD1E[4][6]~reg0.DATAIN
RD1D[4][7] => RD1E[4][7]~reg0.DATAIN
RD1D[5][0] => RD1E[5][0]~reg0.DATAIN
RD1D[5][1] => RD1E[5][1]~reg0.DATAIN
RD1D[5][2] => RD1E[5][2]~reg0.DATAIN
RD1D[5][3] => RD1E[5][3]~reg0.DATAIN
RD1D[5][4] => RD1E[5][4]~reg0.DATAIN
RD1D[5][5] => RD1E[5][5]~reg0.DATAIN
RD1D[5][6] => RD1E[5][6]~reg0.DATAIN
RD1D[5][7] => RD1E[5][7]~reg0.DATAIN
RD2D[0][0] => RD2E[0][0]~reg0.DATAIN
RD2D[0][1] => RD2E[0][1]~reg0.DATAIN
RD2D[0][2] => RD2E[0][2]~reg0.DATAIN
RD2D[0][3] => RD2E[0][3]~reg0.DATAIN
RD2D[0][4] => RD2E[0][4]~reg0.DATAIN
RD2D[0][5] => RD2E[0][5]~reg0.DATAIN
RD2D[0][6] => RD2E[0][6]~reg0.DATAIN
RD2D[0][7] => RD2E[0][7]~reg0.DATAIN
RD2D[1][0] => RD2E[1][0]~reg0.DATAIN
RD2D[1][1] => RD2E[1][1]~reg0.DATAIN
RD2D[1][2] => RD2E[1][2]~reg0.DATAIN
RD2D[1][3] => RD2E[1][3]~reg0.DATAIN
RD2D[1][4] => RD2E[1][4]~reg0.DATAIN
RD2D[1][5] => RD2E[1][5]~reg0.DATAIN
RD2D[1][6] => RD2E[1][6]~reg0.DATAIN
RD2D[1][7] => RD2E[1][7]~reg0.DATAIN
RD2D[2][0] => RD2E[2][0]~reg0.DATAIN
RD2D[2][1] => RD2E[2][1]~reg0.DATAIN
RD2D[2][2] => RD2E[2][2]~reg0.DATAIN
RD2D[2][3] => RD2E[2][3]~reg0.DATAIN
RD2D[2][4] => RD2E[2][4]~reg0.DATAIN
RD2D[2][5] => RD2E[2][5]~reg0.DATAIN
RD2D[2][6] => RD2E[2][6]~reg0.DATAIN
RD2D[2][7] => RD2E[2][7]~reg0.DATAIN
RD2D[3][0] => RD2E[3][0]~reg0.DATAIN
RD2D[3][1] => RD2E[3][1]~reg0.DATAIN
RD2D[3][2] => RD2E[3][2]~reg0.DATAIN
RD2D[3][3] => RD2E[3][3]~reg0.DATAIN
RD2D[3][4] => RD2E[3][4]~reg0.DATAIN
RD2D[3][5] => RD2E[3][5]~reg0.DATAIN
RD2D[3][6] => RD2E[3][6]~reg0.DATAIN
RD2D[3][7] => RD2E[3][7]~reg0.DATAIN
RD2D[4][0] => RD2E[4][0]~reg0.DATAIN
RD2D[4][1] => RD2E[4][1]~reg0.DATAIN
RD2D[4][2] => RD2E[4][2]~reg0.DATAIN
RD2D[4][3] => RD2E[4][3]~reg0.DATAIN
RD2D[4][4] => RD2E[4][4]~reg0.DATAIN
RD2D[4][5] => RD2E[4][5]~reg0.DATAIN
RD2D[4][6] => RD2E[4][6]~reg0.DATAIN
RD2D[4][7] => RD2E[4][7]~reg0.DATAIN
RD2D[5][0] => RD2E[5][0]~reg0.DATAIN
RD2D[5][1] => RD2E[5][1]~reg0.DATAIN
RD2D[5][2] => RD2E[5][2]~reg0.DATAIN
RD2D[5][3] => RD2E[5][3]~reg0.DATAIN
RD2D[5][4] => RD2E[5][4]~reg0.DATAIN
RD2D[5][5] => RD2E[5][5]~reg0.DATAIN
RD2D[5][6] => RD2E[5][6]~reg0.DATAIN
RD2D[5][7] => RD2E[5][7]~reg0.DATAIN
RA2D[0] => RA2E[0]~reg0.DATAIN
RA2D[1] => RA2E[1]~reg0.DATAIN
RA2D[2] => RA2E[2]~reg0.DATAIN
RA2D[3] => RA2E[3]~reg0.DATAIN
ImmD[0] => ImmE[0]~reg0.DATAIN
ImmD[1] => ImmE[1]~reg0.DATAIN
ImmD[2] => ImmE[2]~reg0.DATAIN
ImmD[3] => ImmE[3]~reg0.DATAIN
ImmD[4] => ImmE[4]~reg0.DATAIN
ImmD[5] => ImmE[5]~reg0.DATAIN
ImmD[6] => ImmE[6]~reg0.DATAIN
ImmD[7] => ImmE[7]~reg0.DATAIN
RegWriteE <= RegWriteE~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegE <= MemtoRegE~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWriteE <= MemWriteE~reg0.DB_MAX_OUTPUT_PORT_TYPE
FlagsWriteE <= FlagsWriteE~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSIFlagE[0] <= VSIFlagE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSIFlagE[1] <= VSIFlagE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUControlE[0] <= ALUControlE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUControlE[1] <= ALUControlE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUControlE[2] <= ALUControlE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3E[0] <= WA3E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3E[1] <= WA3E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3E[2] <= WA3E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3E[3] <= WA3E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[0][0] <= RD1E[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[0][1] <= RD1E[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[0][2] <= RD1E[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[0][3] <= RD1E[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[0][4] <= RD1E[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[0][5] <= RD1E[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[0][6] <= RD1E[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[0][7] <= RD1E[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[1][0] <= RD1E[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[1][1] <= RD1E[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[1][2] <= RD1E[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[1][3] <= RD1E[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[1][4] <= RD1E[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[1][5] <= RD1E[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[1][6] <= RD1E[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[1][7] <= RD1E[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[2][0] <= RD1E[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[2][1] <= RD1E[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[2][2] <= RD1E[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[2][3] <= RD1E[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[2][4] <= RD1E[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[2][5] <= RD1E[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[2][6] <= RD1E[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[2][7] <= RD1E[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[3][0] <= RD1E[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[3][1] <= RD1E[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[3][2] <= RD1E[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[3][3] <= RD1E[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[3][4] <= RD1E[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[3][5] <= RD1E[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[3][6] <= RD1E[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[3][7] <= RD1E[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[4][0] <= RD1E[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[4][1] <= RD1E[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[4][2] <= RD1E[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[4][3] <= RD1E[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[4][4] <= RD1E[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[4][5] <= RD1E[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[4][6] <= RD1E[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[4][7] <= RD1E[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[5][0] <= RD1E[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[5][1] <= RD1E[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[5][2] <= RD1E[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[5][3] <= RD1E[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[5][4] <= RD1E[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[5][5] <= RD1E[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[5][6] <= RD1E[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD1E[5][7] <= RD1E[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[0][0] <= RD2E[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[0][1] <= RD2E[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[0][2] <= RD2E[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[0][3] <= RD2E[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[0][4] <= RD2E[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[0][5] <= RD2E[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[0][6] <= RD2E[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[0][7] <= RD2E[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[1][0] <= RD2E[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[1][1] <= RD2E[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[1][2] <= RD2E[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[1][3] <= RD2E[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[1][4] <= RD2E[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[1][5] <= RD2E[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[1][6] <= RD2E[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[1][7] <= RD2E[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[2][0] <= RD2E[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[2][1] <= RD2E[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[2][2] <= RD2E[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[2][3] <= RD2E[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[2][4] <= RD2E[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[2][5] <= RD2E[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[2][6] <= RD2E[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[2][7] <= RD2E[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[3][0] <= RD2E[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[3][1] <= RD2E[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[3][2] <= RD2E[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[3][3] <= RD2E[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[3][4] <= RD2E[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[3][5] <= RD2E[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[3][6] <= RD2E[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[3][7] <= RD2E[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[4][0] <= RD2E[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[4][1] <= RD2E[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[4][2] <= RD2E[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[4][3] <= RD2E[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[4][4] <= RD2E[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[4][5] <= RD2E[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[4][6] <= RD2E[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[4][7] <= RD2E[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[5][0] <= RD2E[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[5][1] <= RD2E[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[5][2] <= RD2E[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[5][3] <= RD2E[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[5][4] <= RD2E[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[5][5] <= RD2E[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[5][6] <= RD2E[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD2E[5][7] <= RD2E[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA2E[0] <= RA2E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA2E[1] <= RA2E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA2E[2] <= RA2E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RA2E[3] <= RA2E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmE[0] <= ImmE[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmE[1] <= ImmE[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmE[2] <= ImmE[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmE[3] <= ImmE[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmE[4] <= ImmE[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmE[5] <= ImmE[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmE[6] <= ImmE[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ImmE[7] <= ImmE[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|address_offset:offset_model
address[0] => Add0.IN56
address[1] => Add0.IN55
address[2] => Add0.IN54
address[3] => Add0.IN53
address[4] => Add0.IN52
address[5] => Add0.IN51
address[6] => Add0.IN50
address[7] => Add0.IN49
address[8] => Add0.IN48
address[9] => Add0.IN47
address[10] => Add0.IN46
address[11] => Add0.IN45
address[12] => Add0.IN44
address[13] => Add0.IN43
address[14] => Add0.IN42
address[15] => Add0.IN41
address[16] => Add0.IN40
address[17] => Add0.IN39
address[18] => Add0.IN38
address[19] => Add0.IN37
address[20] => Add0.IN36
address[21] => Add0.IN35
address[22] => Add0.IN34
address[23] => Add0.IN33
address[24] => Add0.IN32
address[25] => Add0.IN31
address[26] => Add0.IN30
address[27] => Add0.IN29
address[28] => Add0.IN28
address[29] => Add0.IN27
address[30] => Add0.IN26
address[31] => Add0.IN25
offset[0] => Add0.IN64
offset[1] => Add0.IN63
offset[2] => Add0.IN62
offset[3] => Add0.IN61
offset[4] => Add0.IN60
offset[5] => Add0.IN59
offset[6] => Add0.IN58
offset[7] => Add0.IN57
A[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
A[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes
clk => ~NO_FANOUT~
SrcAE[0][0] => alu:alu1.a_i[0]
SrcAE[0][1] => alu:alu1.a_i[1]
SrcAE[0][2] => alu:alu1.a_i[2]
SrcAE[0][3] => alu:alu1.a_i[3]
SrcAE[0][4] => alu:alu1.a_i[4]
SrcAE[0][5] => alu:alu1.a_i[5]
SrcAE[0][6] => alu:alu1.a_i[6]
SrcAE[0][7] => alu:alu1.a_i[7]
SrcAE[1][0] => alu:alu2.a_i[0]
SrcAE[1][1] => alu:alu2.a_i[1]
SrcAE[1][2] => alu:alu2.a_i[2]
SrcAE[1][3] => alu:alu2.a_i[3]
SrcAE[1][4] => alu:alu2.a_i[4]
SrcAE[1][5] => alu:alu2.a_i[5]
SrcAE[1][6] => alu:alu2.a_i[6]
SrcAE[1][7] => alu:alu2.a_i[7]
SrcAE[2][0] => alu:alu3.a_i[0]
SrcAE[2][1] => alu:alu3.a_i[1]
SrcAE[2][2] => alu:alu3.a_i[2]
SrcAE[2][3] => alu:alu3.a_i[3]
SrcAE[2][4] => alu:alu3.a_i[4]
SrcAE[2][5] => alu:alu3.a_i[5]
SrcAE[2][6] => alu:alu3.a_i[6]
SrcAE[2][7] => alu:alu3.a_i[7]
SrcAE[3][0] => alu:alu4.a_i[0]
SrcAE[3][1] => alu:alu4.a_i[1]
SrcAE[3][2] => alu:alu4.a_i[2]
SrcAE[3][3] => alu:alu4.a_i[3]
SrcAE[3][4] => alu:alu4.a_i[4]
SrcAE[3][5] => alu:alu4.a_i[5]
SrcAE[3][6] => alu:alu4.a_i[6]
SrcAE[3][7] => alu:alu4.a_i[7]
SrcAE[4][0] => alu:alu5.a_i[0]
SrcAE[4][1] => alu:alu5.a_i[1]
SrcAE[4][2] => alu:alu5.a_i[2]
SrcAE[4][3] => alu:alu5.a_i[3]
SrcAE[4][4] => alu:alu5.a_i[4]
SrcAE[4][5] => alu:alu5.a_i[5]
SrcAE[4][6] => alu:alu5.a_i[6]
SrcAE[4][7] => alu:alu5.a_i[7]
SrcAE[5][0] => alu:alu6.a_i[0]
SrcAE[5][1] => alu:alu6.a_i[1]
SrcAE[5][2] => alu:alu6.a_i[2]
SrcAE[5][3] => alu:alu6.a_i[3]
SrcAE[5][4] => alu:alu6.a_i[4]
SrcAE[5][5] => alu:alu6.a_i[5]
SrcAE[5][6] => alu:alu6.a_i[6]
SrcAE[5][7] => alu:alu6.a_i[7]
SrcBE[0][0] => mux3:mux3_1.d0[0]
SrcBE[0][0] => Mux7.IN7
SrcBE[0][0] => Mux15.IN7
SrcBE[0][0] => Mux23.IN7
SrcBE[0][0] => Mux31.IN7
SrcBE[0][0] => Mux39.IN7
SrcBE[0][0] => Mux47.IN7
SrcBE[0][1] => mux3:mux3_1.d0[1]
SrcBE[0][1] => Mux6.IN7
SrcBE[0][1] => Mux14.IN7
SrcBE[0][1] => Mux22.IN7
SrcBE[0][1] => Mux30.IN7
SrcBE[0][1] => Mux38.IN7
SrcBE[0][1] => Mux46.IN7
SrcBE[0][2] => mux3:mux3_1.d0[2]
SrcBE[0][2] => Mux5.IN7
SrcBE[0][2] => Mux13.IN7
SrcBE[0][2] => Mux21.IN7
SrcBE[0][2] => Mux29.IN7
SrcBE[0][2] => Mux37.IN7
SrcBE[0][2] => Mux45.IN7
SrcBE[0][3] => mux3:mux3_1.d0[3]
SrcBE[0][3] => Mux4.IN7
SrcBE[0][3] => Mux12.IN7
SrcBE[0][3] => Mux20.IN7
SrcBE[0][3] => Mux28.IN7
SrcBE[0][3] => Mux36.IN7
SrcBE[0][3] => Mux44.IN7
SrcBE[0][4] => mux3:mux3_1.d0[4]
SrcBE[0][4] => Mux3.IN7
SrcBE[0][4] => Mux11.IN7
SrcBE[0][4] => Mux19.IN7
SrcBE[0][4] => Mux27.IN7
SrcBE[0][4] => Mux35.IN7
SrcBE[0][4] => Mux43.IN7
SrcBE[0][5] => mux3:mux3_1.d0[5]
SrcBE[0][5] => Mux2.IN7
SrcBE[0][5] => Mux10.IN7
SrcBE[0][5] => Mux18.IN7
SrcBE[0][5] => Mux26.IN7
SrcBE[0][5] => Mux34.IN7
SrcBE[0][5] => Mux42.IN7
SrcBE[0][6] => mux3:mux3_1.d0[6]
SrcBE[0][6] => Mux1.IN7
SrcBE[0][6] => Mux9.IN7
SrcBE[0][6] => Mux17.IN7
SrcBE[0][6] => Mux25.IN7
SrcBE[0][6] => Mux33.IN7
SrcBE[0][6] => Mux41.IN7
SrcBE[0][7] => mux3:mux3_1.d0[7]
SrcBE[0][7] => Mux0.IN7
SrcBE[0][7] => Mux8.IN7
SrcBE[0][7] => Mux16.IN7
SrcBE[0][7] => Mux24.IN7
SrcBE[0][7] => Mux32.IN7
SrcBE[0][7] => Mux40.IN7
SrcBE[1][0] => Mux7.IN6
SrcBE[1][0] => mux3:mux3_2.d0[0]
SrcBE[1][0] => Mux15.IN6
SrcBE[1][0] => Mux23.IN6
SrcBE[1][0] => Mux31.IN6
SrcBE[1][0] => Mux39.IN6
SrcBE[1][0] => Mux47.IN6
SrcBE[1][1] => Mux6.IN6
SrcBE[1][1] => mux3:mux3_2.d0[1]
SrcBE[1][1] => Mux14.IN6
SrcBE[1][1] => Mux22.IN6
SrcBE[1][1] => Mux30.IN6
SrcBE[1][1] => Mux38.IN6
SrcBE[1][1] => Mux46.IN6
SrcBE[1][2] => Mux5.IN6
SrcBE[1][2] => mux3:mux3_2.d0[2]
SrcBE[1][2] => Mux13.IN6
SrcBE[1][2] => Mux21.IN6
SrcBE[1][2] => Mux29.IN6
SrcBE[1][2] => Mux37.IN6
SrcBE[1][2] => Mux45.IN6
SrcBE[1][3] => Mux4.IN6
SrcBE[1][3] => mux3:mux3_2.d0[3]
SrcBE[1][3] => Mux12.IN6
SrcBE[1][3] => Mux20.IN6
SrcBE[1][3] => Mux28.IN6
SrcBE[1][3] => Mux36.IN6
SrcBE[1][3] => Mux44.IN6
SrcBE[1][4] => Mux3.IN6
SrcBE[1][4] => mux3:mux3_2.d0[4]
SrcBE[1][4] => Mux11.IN6
SrcBE[1][4] => Mux19.IN6
SrcBE[1][4] => Mux27.IN6
SrcBE[1][4] => Mux35.IN6
SrcBE[1][4] => Mux43.IN6
SrcBE[1][5] => Mux2.IN6
SrcBE[1][5] => mux3:mux3_2.d0[5]
SrcBE[1][5] => Mux10.IN6
SrcBE[1][5] => Mux18.IN6
SrcBE[1][5] => Mux26.IN6
SrcBE[1][5] => Mux34.IN6
SrcBE[1][5] => Mux42.IN6
SrcBE[1][6] => Mux1.IN6
SrcBE[1][6] => mux3:mux3_2.d0[6]
SrcBE[1][6] => Mux9.IN6
SrcBE[1][6] => Mux17.IN6
SrcBE[1][6] => Mux25.IN6
SrcBE[1][6] => Mux33.IN6
SrcBE[1][6] => Mux41.IN6
SrcBE[1][7] => Mux0.IN6
SrcBE[1][7] => mux3:mux3_2.d0[7]
SrcBE[1][7] => Mux8.IN6
SrcBE[1][7] => Mux16.IN6
SrcBE[1][7] => Mux24.IN6
SrcBE[1][7] => Mux32.IN6
SrcBE[1][7] => Mux40.IN6
SrcBE[2][0] => Mux7.IN5
SrcBE[2][0] => Mux15.IN5
SrcBE[2][0] => mux3:mux3_3.d0[0]
SrcBE[2][0] => Mux23.IN5
SrcBE[2][0] => Mux31.IN5
SrcBE[2][0] => Mux39.IN5
SrcBE[2][0] => Mux47.IN5
SrcBE[2][1] => Mux6.IN5
SrcBE[2][1] => Mux14.IN5
SrcBE[2][1] => mux3:mux3_3.d0[1]
SrcBE[2][1] => Mux22.IN5
SrcBE[2][1] => Mux30.IN5
SrcBE[2][1] => Mux38.IN5
SrcBE[2][1] => Mux46.IN5
SrcBE[2][2] => Mux5.IN5
SrcBE[2][2] => Mux13.IN5
SrcBE[2][2] => mux3:mux3_3.d0[2]
SrcBE[2][2] => Mux21.IN5
SrcBE[2][2] => Mux29.IN5
SrcBE[2][2] => Mux37.IN5
SrcBE[2][2] => Mux45.IN5
SrcBE[2][3] => Mux4.IN5
SrcBE[2][3] => Mux12.IN5
SrcBE[2][3] => mux3:mux3_3.d0[3]
SrcBE[2][3] => Mux20.IN5
SrcBE[2][3] => Mux28.IN5
SrcBE[2][3] => Mux36.IN5
SrcBE[2][3] => Mux44.IN5
SrcBE[2][4] => Mux3.IN5
SrcBE[2][4] => Mux11.IN5
SrcBE[2][4] => mux3:mux3_3.d0[4]
SrcBE[2][4] => Mux19.IN5
SrcBE[2][4] => Mux27.IN5
SrcBE[2][4] => Mux35.IN5
SrcBE[2][4] => Mux43.IN5
SrcBE[2][5] => Mux2.IN5
SrcBE[2][5] => Mux10.IN5
SrcBE[2][5] => mux3:mux3_3.d0[5]
SrcBE[2][5] => Mux18.IN5
SrcBE[2][5] => Mux26.IN5
SrcBE[2][5] => Mux34.IN5
SrcBE[2][5] => Mux42.IN5
SrcBE[2][6] => Mux1.IN5
SrcBE[2][6] => Mux9.IN5
SrcBE[2][6] => mux3:mux3_3.d0[6]
SrcBE[2][6] => Mux17.IN5
SrcBE[2][6] => Mux25.IN5
SrcBE[2][6] => Mux33.IN5
SrcBE[2][6] => Mux41.IN5
SrcBE[2][7] => Mux0.IN5
SrcBE[2][7] => Mux8.IN5
SrcBE[2][7] => mux3:mux3_3.d0[7]
SrcBE[2][7] => Mux16.IN5
SrcBE[2][7] => Mux24.IN5
SrcBE[2][7] => Mux32.IN5
SrcBE[2][7] => Mux40.IN5
SrcBE[3][0] => Mux7.IN4
SrcBE[3][0] => Mux15.IN4
SrcBE[3][0] => Mux23.IN4
SrcBE[3][0] => mux3:mux3_4.d0[0]
SrcBE[3][0] => Mux31.IN4
SrcBE[3][0] => Mux39.IN4
SrcBE[3][0] => Mux47.IN4
SrcBE[3][1] => Mux6.IN4
SrcBE[3][1] => Mux14.IN4
SrcBE[3][1] => Mux22.IN4
SrcBE[3][1] => mux3:mux3_4.d0[1]
SrcBE[3][1] => Mux30.IN4
SrcBE[3][1] => Mux38.IN4
SrcBE[3][1] => Mux46.IN4
SrcBE[3][2] => Mux5.IN4
SrcBE[3][2] => Mux13.IN4
SrcBE[3][2] => Mux21.IN4
SrcBE[3][2] => mux3:mux3_4.d0[2]
SrcBE[3][2] => Mux29.IN4
SrcBE[3][2] => Mux37.IN4
SrcBE[3][2] => Mux45.IN4
SrcBE[3][3] => Mux4.IN4
SrcBE[3][3] => Mux12.IN4
SrcBE[3][3] => Mux20.IN4
SrcBE[3][3] => mux3:mux3_4.d0[3]
SrcBE[3][3] => Mux28.IN4
SrcBE[3][3] => Mux36.IN4
SrcBE[3][3] => Mux44.IN4
SrcBE[3][4] => Mux3.IN4
SrcBE[3][4] => Mux11.IN4
SrcBE[3][4] => Mux19.IN4
SrcBE[3][4] => mux3:mux3_4.d0[4]
SrcBE[3][4] => Mux27.IN4
SrcBE[3][4] => Mux35.IN4
SrcBE[3][4] => Mux43.IN4
SrcBE[3][5] => Mux2.IN4
SrcBE[3][5] => Mux10.IN4
SrcBE[3][5] => Mux18.IN4
SrcBE[3][5] => mux3:mux3_4.d0[5]
SrcBE[3][5] => Mux26.IN4
SrcBE[3][5] => Mux34.IN4
SrcBE[3][5] => Mux42.IN4
SrcBE[3][6] => Mux1.IN4
SrcBE[3][6] => Mux9.IN4
SrcBE[3][6] => Mux17.IN4
SrcBE[3][6] => mux3:mux3_4.d0[6]
SrcBE[3][6] => Mux25.IN4
SrcBE[3][6] => Mux33.IN4
SrcBE[3][6] => Mux41.IN4
SrcBE[3][7] => Mux0.IN4
SrcBE[3][7] => Mux8.IN4
SrcBE[3][7] => Mux16.IN4
SrcBE[3][7] => mux3:mux3_4.d0[7]
SrcBE[3][7] => Mux24.IN4
SrcBE[3][7] => Mux32.IN4
SrcBE[3][7] => Mux40.IN4
SrcBE[4][0] => Mux7.IN3
SrcBE[4][0] => Mux15.IN3
SrcBE[4][0] => Mux23.IN3
SrcBE[4][0] => Mux31.IN3
SrcBE[4][0] => mux3:mux3_5.d0[0]
SrcBE[4][0] => Mux39.IN3
SrcBE[4][0] => Mux47.IN3
SrcBE[4][1] => Mux6.IN3
SrcBE[4][1] => Mux14.IN3
SrcBE[4][1] => Mux22.IN3
SrcBE[4][1] => Mux30.IN3
SrcBE[4][1] => mux3:mux3_5.d0[1]
SrcBE[4][1] => Mux38.IN3
SrcBE[4][1] => Mux46.IN3
SrcBE[4][2] => Mux5.IN3
SrcBE[4][2] => Mux13.IN3
SrcBE[4][2] => Mux21.IN3
SrcBE[4][2] => Mux29.IN3
SrcBE[4][2] => mux3:mux3_5.d0[2]
SrcBE[4][2] => Mux37.IN3
SrcBE[4][2] => Mux45.IN3
SrcBE[4][3] => Mux4.IN3
SrcBE[4][3] => Mux12.IN3
SrcBE[4][3] => Mux20.IN3
SrcBE[4][3] => Mux28.IN3
SrcBE[4][3] => mux3:mux3_5.d0[3]
SrcBE[4][3] => Mux36.IN3
SrcBE[4][3] => Mux44.IN3
SrcBE[4][4] => Mux3.IN3
SrcBE[4][4] => Mux11.IN3
SrcBE[4][4] => Mux19.IN3
SrcBE[4][4] => Mux27.IN3
SrcBE[4][4] => mux3:mux3_5.d0[4]
SrcBE[4][4] => Mux35.IN3
SrcBE[4][4] => Mux43.IN3
SrcBE[4][5] => Mux2.IN3
SrcBE[4][5] => Mux10.IN3
SrcBE[4][5] => Mux18.IN3
SrcBE[4][5] => Mux26.IN3
SrcBE[4][5] => mux3:mux3_5.d0[5]
SrcBE[4][5] => Mux34.IN3
SrcBE[4][5] => Mux42.IN3
SrcBE[4][6] => Mux1.IN3
SrcBE[4][6] => Mux9.IN3
SrcBE[4][6] => Mux17.IN3
SrcBE[4][6] => Mux25.IN3
SrcBE[4][6] => mux3:mux3_5.d0[6]
SrcBE[4][6] => Mux33.IN3
SrcBE[4][6] => Mux41.IN3
SrcBE[4][7] => Mux0.IN3
SrcBE[4][7] => Mux8.IN3
SrcBE[4][7] => Mux16.IN3
SrcBE[4][7] => Mux24.IN3
SrcBE[4][7] => mux3:mux3_5.d0[7]
SrcBE[4][7] => Mux32.IN3
SrcBE[4][7] => Mux40.IN3
SrcBE[5][0] => Mux7.IN2
SrcBE[5][0] => Mux15.IN2
SrcBE[5][0] => Mux23.IN2
SrcBE[5][0] => Mux31.IN2
SrcBE[5][0] => Mux39.IN2
SrcBE[5][0] => mux3:mux3_6.d0[0]
SrcBE[5][0] => Mux47.IN2
SrcBE[5][1] => Mux6.IN2
SrcBE[5][1] => Mux14.IN2
SrcBE[5][1] => Mux22.IN2
SrcBE[5][1] => Mux30.IN2
SrcBE[5][1] => Mux38.IN2
SrcBE[5][1] => mux3:mux3_6.d0[1]
SrcBE[5][1] => Mux46.IN2
SrcBE[5][2] => Mux5.IN2
SrcBE[5][2] => Mux13.IN2
SrcBE[5][2] => Mux21.IN2
SrcBE[5][2] => Mux29.IN2
SrcBE[5][2] => Mux37.IN2
SrcBE[5][2] => mux3:mux3_6.d0[2]
SrcBE[5][2] => Mux45.IN2
SrcBE[5][3] => Mux4.IN2
SrcBE[5][3] => Mux12.IN2
SrcBE[5][3] => Mux20.IN2
SrcBE[5][3] => Mux28.IN2
SrcBE[5][3] => Mux36.IN2
SrcBE[5][3] => mux3:mux3_6.d0[3]
SrcBE[5][3] => Mux44.IN2
SrcBE[5][4] => Mux3.IN2
SrcBE[5][4] => Mux11.IN2
SrcBE[5][4] => Mux19.IN2
SrcBE[5][4] => Mux27.IN2
SrcBE[5][4] => Mux35.IN2
SrcBE[5][4] => mux3:mux3_6.d0[4]
SrcBE[5][4] => Mux43.IN2
SrcBE[5][5] => Mux2.IN2
SrcBE[5][5] => Mux10.IN2
SrcBE[5][5] => Mux18.IN2
SrcBE[5][5] => Mux26.IN2
SrcBE[5][5] => Mux34.IN2
SrcBE[5][5] => mux3:mux3_6.d0[5]
SrcBE[5][5] => Mux42.IN2
SrcBE[5][6] => Mux1.IN2
SrcBE[5][6] => Mux9.IN2
SrcBE[5][6] => Mux17.IN2
SrcBE[5][6] => Mux25.IN2
SrcBE[5][6] => Mux33.IN2
SrcBE[5][6] => mux3:mux3_6.d0[6]
SrcBE[5][6] => Mux41.IN2
SrcBE[5][7] => Mux0.IN2
SrcBE[5][7] => Mux8.IN2
SrcBE[5][7] => Mux16.IN2
SrcBE[5][7] => Mux24.IN2
SrcBE[5][7] => Mux32.IN2
SrcBE[5][7] => mux3:mux3_6.d0[7]
SrcBE[5][7] => Mux40.IN2
SrcBiE[0] => Mux0.IN10
SrcBiE[0] => Mux1.IN10
SrcBiE[0] => Mux2.IN10
SrcBiE[0] => Mux3.IN10
SrcBiE[0] => Mux4.IN10
SrcBiE[0] => Mux5.IN10
SrcBiE[0] => Mux6.IN10
SrcBiE[0] => Mux7.IN10
SrcBiE[0] => Mux8.IN10
SrcBiE[0] => Mux9.IN10
SrcBiE[0] => Mux10.IN10
SrcBiE[0] => Mux11.IN10
SrcBiE[0] => Mux12.IN10
SrcBiE[0] => Mux13.IN10
SrcBiE[0] => Mux14.IN10
SrcBiE[0] => Mux15.IN10
SrcBiE[0] => Mux16.IN10
SrcBiE[0] => Mux17.IN10
SrcBiE[0] => Mux18.IN10
SrcBiE[0] => Mux19.IN10
SrcBiE[0] => Mux20.IN10
SrcBiE[0] => Mux21.IN10
SrcBiE[0] => Mux22.IN10
SrcBiE[0] => Mux23.IN10
SrcBiE[0] => Mux24.IN10
SrcBiE[0] => Mux25.IN10
SrcBiE[0] => Mux26.IN10
SrcBiE[0] => Mux27.IN10
SrcBiE[0] => Mux28.IN10
SrcBiE[0] => Mux29.IN10
SrcBiE[0] => Mux30.IN10
SrcBiE[0] => Mux31.IN10
SrcBiE[0] => Mux32.IN10
SrcBiE[0] => Mux33.IN10
SrcBiE[0] => Mux34.IN10
SrcBiE[0] => Mux35.IN10
SrcBiE[0] => Mux36.IN10
SrcBiE[0] => Mux37.IN10
SrcBiE[0] => Mux38.IN10
SrcBiE[0] => Mux39.IN10
SrcBiE[0] => Mux40.IN10
SrcBiE[0] => Mux41.IN10
SrcBiE[0] => Mux42.IN10
SrcBiE[0] => Mux43.IN10
SrcBiE[0] => Mux44.IN10
SrcBiE[0] => Mux45.IN10
SrcBiE[0] => Mux46.IN10
SrcBiE[0] => Mux47.IN10
SrcBiE[1] => Mux0.IN9
SrcBiE[1] => Mux1.IN9
SrcBiE[1] => Mux2.IN9
SrcBiE[1] => Mux3.IN9
SrcBiE[1] => Mux4.IN9
SrcBiE[1] => Mux5.IN9
SrcBiE[1] => Mux6.IN9
SrcBiE[1] => Mux7.IN9
SrcBiE[1] => Mux8.IN9
SrcBiE[1] => Mux9.IN9
SrcBiE[1] => Mux10.IN9
SrcBiE[1] => Mux11.IN9
SrcBiE[1] => Mux12.IN9
SrcBiE[1] => Mux13.IN9
SrcBiE[1] => Mux14.IN9
SrcBiE[1] => Mux15.IN9
SrcBiE[1] => Mux16.IN9
SrcBiE[1] => Mux17.IN9
SrcBiE[1] => Mux18.IN9
SrcBiE[1] => Mux19.IN9
SrcBiE[1] => Mux20.IN9
SrcBiE[1] => Mux21.IN9
SrcBiE[1] => Mux22.IN9
SrcBiE[1] => Mux23.IN9
SrcBiE[1] => Mux24.IN9
SrcBiE[1] => Mux25.IN9
SrcBiE[1] => Mux26.IN9
SrcBiE[1] => Mux27.IN9
SrcBiE[1] => Mux28.IN9
SrcBiE[1] => Mux29.IN9
SrcBiE[1] => Mux30.IN9
SrcBiE[1] => Mux31.IN9
SrcBiE[1] => Mux32.IN9
SrcBiE[1] => Mux33.IN9
SrcBiE[1] => Mux34.IN9
SrcBiE[1] => Mux35.IN9
SrcBiE[1] => Mux36.IN9
SrcBiE[1] => Mux37.IN9
SrcBiE[1] => Mux38.IN9
SrcBiE[1] => Mux39.IN9
SrcBiE[1] => Mux40.IN9
SrcBiE[1] => Mux41.IN9
SrcBiE[1] => Mux42.IN9
SrcBiE[1] => Mux43.IN9
SrcBiE[1] => Mux44.IN9
SrcBiE[1] => Mux45.IN9
SrcBiE[1] => Mux46.IN9
SrcBiE[1] => Mux47.IN9
SrcBiE[2] => Mux0.IN8
SrcBiE[2] => Mux1.IN8
SrcBiE[2] => Mux2.IN8
SrcBiE[2] => Mux3.IN8
SrcBiE[2] => Mux4.IN8
SrcBiE[2] => Mux5.IN8
SrcBiE[2] => Mux6.IN8
SrcBiE[2] => Mux7.IN8
SrcBiE[2] => Mux8.IN8
SrcBiE[2] => Mux9.IN8
SrcBiE[2] => Mux10.IN8
SrcBiE[2] => Mux11.IN8
SrcBiE[2] => Mux12.IN8
SrcBiE[2] => Mux13.IN8
SrcBiE[2] => Mux14.IN8
SrcBiE[2] => Mux15.IN8
SrcBiE[2] => Mux16.IN8
SrcBiE[2] => Mux17.IN8
SrcBiE[2] => Mux18.IN8
SrcBiE[2] => Mux19.IN8
SrcBiE[2] => Mux20.IN8
SrcBiE[2] => Mux21.IN8
SrcBiE[2] => Mux22.IN8
SrcBiE[2] => Mux23.IN8
SrcBiE[2] => Mux24.IN8
SrcBiE[2] => Mux25.IN8
SrcBiE[2] => Mux26.IN8
SrcBiE[2] => Mux27.IN8
SrcBiE[2] => Mux28.IN8
SrcBiE[2] => Mux29.IN8
SrcBiE[2] => Mux30.IN8
SrcBiE[2] => Mux31.IN8
SrcBiE[2] => Mux32.IN8
SrcBiE[2] => Mux33.IN8
SrcBiE[2] => Mux34.IN8
SrcBiE[2] => Mux35.IN8
SrcBiE[2] => Mux36.IN8
SrcBiE[2] => Mux37.IN8
SrcBiE[2] => Mux38.IN8
SrcBiE[2] => Mux39.IN8
SrcBiE[2] => Mux40.IN8
SrcBiE[2] => Mux41.IN8
SrcBiE[2] => Mux42.IN8
SrcBiE[2] => Mux43.IN8
SrcBiE[2] => Mux44.IN8
SrcBiE[2] => Mux45.IN8
SrcBiE[2] => Mux46.IN8
SrcBiE[2] => Mux47.IN8
SrcBiE[3] => ~NO_FANOUT~
ImmE[0] => mux3:mux3_1.d2[0]
ImmE[0] => mux3:mux3_2.d2[0]
ImmE[0] => mux3:mux3_3.d2[0]
ImmE[0] => mux3:mux3_4.d2[0]
ImmE[0] => mux3:mux3_5.d2[0]
ImmE[0] => mux3:mux3_6.d2[0]
ImmE[1] => mux3:mux3_1.d2[1]
ImmE[1] => mux3:mux3_2.d2[1]
ImmE[1] => mux3:mux3_3.d2[1]
ImmE[1] => mux3:mux3_4.d2[1]
ImmE[1] => mux3:mux3_5.d2[1]
ImmE[1] => mux3:mux3_6.d2[1]
ImmE[2] => mux3:mux3_1.d2[2]
ImmE[2] => mux3:mux3_2.d2[2]
ImmE[2] => mux3:mux3_3.d2[2]
ImmE[2] => mux3:mux3_4.d2[2]
ImmE[2] => mux3:mux3_5.d2[2]
ImmE[2] => mux3:mux3_6.d2[2]
ImmE[3] => mux3:mux3_1.d2[3]
ImmE[3] => mux3:mux3_2.d2[3]
ImmE[3] => mux3:mux3_3.d2[3]
ImmE[3] => mux3:mux3_4.d2[3]
ImmE[3] => mux3:mux3_5.d2[3]
ImmE[3] => mux3:mux3_6.d2[3]
ImmE[4] => mux3:mux3_1.d2[4]
ImmE[4] => mux3:mux3_2.d2[4]
ImmE[4] => mux3:mux3_3.d2[4]
ImmE[4] => mux3:mux3_4.d2[4]
ImmE[4] => mux3:mux3_5.d2[4]
ImmE[4] => mux3:mux3_6.d2[4]
ImmE[5] => mux3:mux3_1.d2[5]
ImmE[5] => mux3:mux3_2.d2[5]
ImmE[5] => mux3:mux3_3.d2[5]
ImmE[5] => mux3:mux3_4.d2[5]
ImmE[5] => mux3:mux3_5.d2[5]
ImmE[5] => mux3:mux3_6.d2[5]
ImmE[6] => mux3:mux3_1.d2[6]
ImmE[6] => mux3:mux3_2.d2[6]
ImmE[6] => mux3:mux3_3.d2[6]
ImmE[6] => mux3:mux3_4.d2[6]
ImmE[6] => mux3:mux3_5.d2[6]
ImmE[6] => mux3:mux3_6.d2[6]
ImmE[7] => mux3:mux3_1.d2[7]
ImmE[7] => mux3:mux3_2.d2[7]
ImmE[7] => mux3:mux3_3.d2[7]
ImmE[7] => mux3:mux3_4.d2[7]
ImmE[7] => mux3:mux3_5.d2[7]
ImmE[7] => mux3:mux3_6.d2[7]
ALUControlE[0] => alu:alu1.opcode_i[0]
ALUControlE[0] => alu:alu2.opcode_i[0]
ALUControlE[0] => alu:alu3.opcode_i[0]
ALUControlE[0] => alu:alu4.opcode_i[0]
ALUControlE[0] => alu:alu5.opcode_i[0]
ALUControlE[0] => alu:alu6.opcode_i[0]
ALUControlE[1] => alu:alu1.opcode_i[1]
ALUControlE[1] => alu:alu2.opcode_i[1]
ALUControlE[1] => alu:alu3.opcode_i[1]
ALUControlE[1] => alu:alu4.opcode_i[1]
ALUControlE[1] => alu:alu5.opcode_i[1]
ALUControlE[1] => alu:alu6.opcode_i[1]
ALUControlE[2] => alu:alu1.opcode_i[2]
ALUControlE[2] => alu:alu2.opcode_i[2]
ALUControlE[2] => alu:alu3.opcode_i[2]
ALUControlE[2] => alu:alu4.opcode_i[2]
ALUControlE[2] => alu:alu5.opcode_i[2]
ALUControlE[2] => alu:alu6.opcode_i[2]
VSIFlagE[0] => mux3:mux3_1.sel[0]
VSIFlagE[0] => mux3:mux3_2.sel[0]
VSIFlagE[0] => mux3:mux3_3.sel[0]
VSIFlagE[0] => mux3:mux3_4.sel[0]
VSIFlagE[0] => mux3:mux3_5.sel[0]
VSIFlagE[0] => mux3:mux3_6.sel[0]
VSIFlagE[1] => mux3:mux3_1.sel[1]
VSIFlagE[1] => mux3:mux3_2.sel[1]
VSIFlagE[1] => mux3:mux3_3.sel[1]
VSIFlagE[1] => mux3:mux3_4.sel[1]
VSIFlagE[1] => mux3:mux3_5.sel[1]
VSIFlagE[1] => mux3:mux3_6.sel[1]
ALUFlagsE[0][0] <= alu:alu1.ALUFlags[0]
ALUFlagsE[0][1] <= alu:alu1.ALUFlags[1]
ALUFlagsE[1][0] <= alu:alu2.ALUFlags[0]
ALUFlagsE[1][1] <= alu:alu2.ALUFlags[1]
ALUFlagsE[2][0] <= alu:alu3.ALUFlags[0]
ALUFlagsE[2][1] <= alu:alu3.ALUFlags[1]
ALUFlagsE[3][0] <= alu:alu4.ALUFlags[0]
ALUFlagsE[3][1] <= alu:alu4.ALUFlags[1]
ALUFlagsE[4][0] <= alu:alu5.ALUFlags[0]
ALUFlagsE[4][1] <= alu:alu5.ALUFlags[1]
ALUFlagsE[5][0] <= alu:alu6.ALUFlags[0]
ALUFlagsE[5][1] <= alu:alu6.ALUFlags[1]
ALUOutputE[0][0] <= alu:alu1.result_o[0]
ALUOutputE[0][1] <= alu:alu1.result_o[1]
ALUOutputE[0][2] <= alu:alu1.result_o[2]
ALUOutputE[0][3] <= alu:alu1.result_o[3]
ALUOutputE[0][4] <= alu:alu1.result_o[4]
ALUOutputE[0][5] <= alu:alu1.result_o[5]
ALUOutputE[0][6] <= alu:alu1.result_o[6]
ALUOutputE[0][7] <= alu:alu1.result_o[7]
ALUOutputE[1][0] <= alu:alu2.result_o[0]
ALUOutputE[1][1] <= alu:alu2.result_o[1]
ALUOutputE[1][2] <= alu:alu2.result_o[2]
ALUOutputE[1][3] <= alu:alu2.result_o[3]
ALUOutputE[1][4] <= alu:alu2.result_o[4]
ALUOutputE[1][5] <= alu:alu2.result_o[5]
ALUOutputE[1][6] <= alu:alu2.result_o[6]
ALUOutputE[1][7] <= alu:alu2.result_o[7]
ALUOutputE[2][0] <= alu:alu3.result_o[0]
ALUOutputE[2][1] <= alu:alu3.result_o[1]
ALUOutputE[2][2] <= alu:alu3.result_o[2]
ALUOutputE[2][3] <= alu:alu3.result_o[3]
ALUOutputE[2][4] <= alu:alu3.result_o[4]
ALUOutputE[2][5] <= alu:alu3.result_o[5]
ALUOutputE[2][6] <= alu:alu3.result_o[6]
ALUOutputE[2][7] <= alu:alu3.result_o[7]
ALUOutputE[3][0] <= alu:alu4.result_o[0]
ALUOutputE[3][1] <= alu:alu4.result_o[1]
ALUOutputE[3][2] <= alu:alu4.result_o[2]
ALUOutputE[3][3] <= alu:alu4.result_o[3]
ALUOutputE[3][4] <= alu:alu4.result_o[4]
ALUOutputE[3][5] <= alu:alu4.result_o[5]
ALUOutputE[3][6] <= alu:alu4.result_o[6]
ALUOutputE[3][7] <= alu:alu4.result_o[7]
ALUOutputE[4][0] <= alu:alu5.result_o[0]
ALUOutputE[4][1] <= alu:alu5.result_o[1]
ALUOutputE[4][2] <= alu:alu5.result_o[2]
ALUOutputE[4][3] <= alu:alu5.result_o[3]
ALUOutputE[4][4] <= alu:alu5.result_o[4]
ALUOutputE[4][5] <= alu:alu5.result_o[5]
ALUOutputE[4][6] <= alu:alu5.result_o[6]
ALUOutputE[4][7] <= alu:alu5.result_o[7]
ALUOutputE[5][0] <= alu:alu6.result_o[0]
ALUOutputE[5][1] <= alu:alu6.result_o[1]
ALUOutputE[5][2] <= alu:alu6.result_o[2]
ALUOutputE[5][3] <= alu:alu6.result_o[3]
ALUOutputE[5][4] <= alu:alu6.result_o[4]
ALUOutputE[5][5] <= alu:alu6.result_o[5]
ALUOutputE[5][6] <= alu:alu6.result_o[6]
ALUOutputE[5][7] <= alu:alu6.result_o[7]


|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_1
sel[0] => Equal0.IN1
sel[0] => Equal1.IN0
sel[0] => Equal2.IN1
sel[1] => Equal0.IN0
sel[1] => Equal1.IN1
sel[1] => Equal2.IN0
d0[0] => y[0].DATAB
d0[1] => y[1].DATAB
d0[2] => y[2].DATAB
d0[3] => y[3].DATAB
d0[4] => y[4].DATAB
d0[5] => y[5].DATAB
d0[6] => y[6].DATAB
d0[7] => y[7].DATAB
d1[0] => y[0].DATAB
d1[1] => y[1].DATAB
d1[2] => y[2].DATAB
d1[3] => y[3].DATAB
d1[4] => y[4].DATAB
d1[5] => y[5].DATAB
d1[6] => y[6].DATAB
d1[7] => y[7].DATAB
d2[0] => y[0].DATAA
d2[1] => y[1].DATAA
d2[2] => y[2].DATAA
d2[3] => y[3].DATAA
d2[4] => y[4].DATAA
d2[5] => y[5].DATAA
d2[6] => y[6].DATAA
d2[7] => y[7].DATAA
y[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7].DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_2
sel[0] => Equal0.IN1
sel[0] => Equal1.IN0
sel[0] => Equal2.IN1
sel[1] => Equal0.IN0
sel[1] => Equal1.IN1
sel[1] => Equal2.IN0
d0[0] => y[0].DATAB
d0[1] => y[1].DATAB
d0[2] => y[2].DATAB
d0[3] => y[3].DATAB
d0[4] => y[4].DATAB
d0[5] => y[5].DATAB
d0[6] => y[6].DATAB
d0[7] => y[7].DATAB
d1[0] => y[0].DATAB
d1[1] => y[1].DATAB
d1[2] => y[2].DATAB
d1[3] => y[3].DATAB
d1[4] => y[4].DATAB
d1[5] => y[5].DATAB
d1[6] => y[6].DATAB
d1[7] => y[7].DATAB
d2[0] => y[0].DATAA
d2[1] => y[1].DATAA
d2[2] => y[2].DATAA
d2[3] => y[3].DATAA
d2[4] => y[4].DATAA
d2[5] => y[5].DATAA
d2[6] => y[6].DATAA
d2[7] => y[7].DATAA
y[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7].DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_3
sel[0] => Equal0.IN1
sel[0] => Equal1.IN0
sel[0] => Equal2.IN1
sel[1] => Equal0.IN0
sel[1] => Equal1.IN1
sel[1] => Equal2.IN0
d0[0] => y[0].DATAB
d0[1] => y[1].DATAB
d0[2] => y[2].DATAB
d0[3] => y[3].DATAB
d0[4] => y[4].DATAB
d0[5] => y[5].DATAB
d0[6] => y[6].DATAB
d0[7] => y[7].DATAB
d1[0] => y[0].DATAB
d1[1] => y[1].DATAB
d1[2] => y[2].DATAB
d1[3] => y[3].DATAB
d1[4] => y[4].DATAB
d1[5] => y[5].DATAB
d1[6] => y[6].DATAB
d1[7] => y[7].DATAB
d2[0] => y[0].DATAA
d2[1] => y[1].DATAA
d2[2] => y[2].DATAA
d2[3] => y[3].DATAA
d2[4] => y[4].DATAA
d2[5] => y[5].DATAA
d2[6] => y[6].DATAA
d2[7] => y[7].DATAA
y[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7].DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_4
sel[0] => Equal0.IN1
sel[0] => Equal1.IN0
sel[0] => Equal2.IN1
sel[1] => Equal0.IN0
sel[1] => Equal1.IN1
sel[1] => Equal2.IN0
d0[0] => y[0].DATAB
d0[1] => y[1].DATAB
d0[2] => y[2].DATAB
d0[3] => y[3].DATAB
d0[4] => y[4].DATAB
d0[5] => y[5].DATAB
d0[6] => y[6].DATAB
d0[7] => y[7].DATAB
d1[0] => y[0].DATAB
d1[1] => y[1].DATAB
d1[2] => y[2].DATAB
d1[3] => y[3].DATAB
d1[4] => y[4].DATAB
d1[5] => y[5].DATAB
d1[6] => y[6].DATAB
d1[7] => y[7].DATAB
d2[0] => y[0].DATAA
d2[1] => y[1].DATAA
d2[2] => y[2].DATAA
d2[3] => y[3].DATAA
d2[4] => y[4].DATAA
d2[5] => y[5].DATAA
d2[6] => y[6].DATAA
d2[7] => y[7].DATAA
y[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7].DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_5
sel[0] => Equal0.IN1
sel[0] => Equal1.IN0
sel[0] => Equal2.IN1
sel[1] => Equal0.IN0
sel[1] => Equal1.IN1
sel[1] => Equal2.IN0
d0[0] => y[0].DATAB
d0[1] => y[1].DATAB
d0[2] => y[2].DATAB
d0[3] => y[3].DATAB
d0[4] => y[4].DATAB
d0[5] => y[5].DATAB
d0[6] => y[6].DATAB
d0[7] => y[7].DATAB
d1[0] => y[0].DATAB
d1[1] => y[1].DATAB
d1[2] => y[2].DATAB
d1[3] => y[3].DATAB
d1[4] => y[4].DATAB
d1[5] => y[5].DATAB
d1[6] => y[6].DATAB
d1[7] => y[7].DATAB
d2[0] => y[0].DATAA
d2[1] => y[1].DATAA
d2[2] => y[2].DATAA
d2[3] => y[3].DATAA
d2[4] => y[4].DATAA
d2[5] => y[5].DATAA
d2[6] => y[6].DATAA
d2[7] => y[7].DATAA
y[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7].DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|mux3:mux3_6
sel[0] => Equal0.IN1
sel[0] => Equal1.IN0
sel[0] => Equal2.IN1
sel[1] => Equal0.IN0
sel[1] => Equal1.IN1
sel[1] => Equal2.IN0
d0[0] => y[0].DATAB
d0[1] => y[1].DATAB
d0[2] => y[2].DATAB
d0[3] => y[3].DATAB
d0[4] => y[4].DATAB
d0[5] => y[5].DATAB
d0[6] => y[6].DATAB
d0[7] => y[7].DATAB
d1[0] => y[0].DATAB
d1[1] => y[1].DATAB
d1[2] => y[2].DATAB
d1[3] => y[3].DATAB
d1[4] => y[4].DATAB
d1[5] => y[5].DATAB
d1[6] => y[6].DATAB
d1[7] => y[7].DATAB
d2[0] => y[0].DATAA
d2[1] => y[1].DATAA
d2[2] => y[2].DATAA
d2[3] => y[3].DATAA
d2[4] => y[4].DATAA
d2[5] => y[5].DATAA
d2[6] => y[6].DATAA
d2[7] => y[7].DATAA
y[0] <= y[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6].DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7].DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu1
a_i[0] => Add0.IN8
a_i[0] => result_r.IN0
a_i[0] => result_r.IN0
a_i[0] => ShiftRight0.IN9
a_i[0] => ShiftLeft0.IN9
a_i[0] => Add1.IN16
a_i[1] => Add0.IN7
a_i[1] => result_r.IN0
a_i[1] => result_r.IN0
a_i[1] => ShiftRight0.IN8
a_i[1] => ShiftLeft0.IN8
a_i[1] => Add1.IN15
a_i[2] => Add0.IN6
a_i[2] => result_r.IN0
a_i[2] => result_r.IN0
a_i[2] => ShiftRight0.IN7
a_i[2] => ShiftLeft0.IN7
a_i[2] => Add1.IN14
a_i[3] => Add0.IN5
a_i[3] => result_r.IN0
a_i[3] => result_r.IN0
a_i[3] => ShiftRight0.IN6
a_i[3] => ShiftLeft0.IN6
a_i[3] => Add1.IN13
a_i[4] => Add0.IN4
a_i[4] => result_r.IN0
a_i[4] => result_r.IN0
a_i[4] => ShiftRight0.IN5
a_i[4] => ShiftLeft0.IN5
a_i[4] => Add1.IN12
a_i[5] => Add0.IN3
a_i[5] => result_r.IN0
a_i[5] => result_r.IN0
a_i[5] => ShiftRight0.IN4
a_i[5] => ShiftLeft0.IN4
a_i[5] => Add1.IN11
a_i[6] => Add0.IN2
a_i[6] => result_r.IN0
a_i[6] => result_r.IN0
a_i[6] => ShiftRight0.IN3
a_i[6] => ShiftLeft0.IN3
a_i[6] => Add1.IN10
a_i[7] => Add0.IN1
a_i[7] => result_r.IN0
a_i[7] => result_r.IN0
a_i[7] => ShiftRight0.IN2
a_i[7] => ShiftLeft0.IN2
a_i[7] => Add1.IN9
b_i[0] => Add0.IN16
b_i[0] => result_r.IN1
b_i[0] => result_r.IN1
b_i[0] => ShiftRight0.IN17
b_i[0] => ShiftLeft0.IN17
b_i[0] => Mux0.IN7
b_i[0] => Add1.IN8
b_i[1] => Add0.IN15
b_i[1] => result_r.IN1
b_i[1] => result_r.IN1
b_i[1] => ShiftRight0.IN16
b_i[1] => ShiftLeft0.IN16
b_i[1] => Mux1.IN7
b_i[1] => Add1.IN7
b_i[2] => Add0.IN14
b_i[2] => result_r.IN1
b_i[2] => result_r.IN1
b_i[2] => ShiftRight0.IN15
b_i[2] => ShiftLeft0.IN15
b_i[2] => Mux2.IN7
b_i[2] => Add1.IN6
b_i[3] => Add0.IN13
b_i[3] => result_r.IN1
b_i[3] => result_r.IN1
b_i[3] => ShiftRight0.IN14
b_i[3] => ShiftLeft0.IN14
b_i[3] => Mux3.IN7
b_i[3] => Add1.IN5
b_i[4] => Add0.IN12
b_i[4] => result_r.IN1
b_i[4] => result_r.IN1
b_i[4] => ShiftRight0.IN13
b_i[4] => ShiftLeft0.IN13
b_i[4] => Mux4.IN7
b_i[4] => Add1.IN4
b_i[5] => Add0.IN11
b_i[5] => result_r.IN1
b_i[5] => result_r.IN1
b_i[5] => ShiftRight0.IN12
b_i[5] => ShiftLeft0.IN12
b_i[5] => Mux5.IN7
b_i[5] => Add1.IN3
b_i[6] => Add0.IN10
b_i[6] => result_r.IN1
b_i[6] => result_r.IN1
b_i[6] => ShiftRight0.IN11
b_i[6] => ShiftLeft0.IN11
b_i[6] => Mux6.IN7
b_i[6] => Add1.IN2
b_i[7] => Add0.IN9
b_i[7] => result_r.IN1
b_i[7] => result_r.IN1
b_i[7] => ShiftRight0.IN10
b_i[7] => ShiftLeft0.IN10
b_i[7] => Mux7.IN7
b_i[7] => Add1.IN1
opcode_i[0] => Mux0.IN10
opcode_i[0] => Mux1.IN10
opcode_i[0] => Mux2.IN10
opcode_i[0] => Mux3.IN10
opcode_i[0] => Mux4.IN10
opcode_i[0] => Mux5.IN10
opcode_i[0] => Mux6.IN10
opcode_i[0] => Mux7.IN10
opcode_i[0] => Mux8.IN10
opcode_i[0] => Mux9.IN10
opcode_i[0] => Equal1.IN0
opcode_i[1] => Mux0.IN9
opcode_i[1] => Mux1.IN9
opcode_i[1] => Mux2.IN9
opcode_i[1] => Mux3.IN9
opcode_i[1] => Mux4.IN9
opcode_i[1] => Mux5.IN9
opcode_i[1] => Mux6.IN9
opcode_i[1] => Mux7.IN9
opcode_i[1] => Mux8.IN9
opcode_i[1] => Mux9.IN9
opcode_i[1] => Equal1.IN2
opcode_i[2] => Mux0.IN8
opcode_i[2] => Mux1.IN8
opcode_i[2] => Mux2.IN8
opcode_i[2] => Mux3.IN8
opcode_i[2] => Mux4.IN8
opcode_i[2] => Mux5.IN8
opcode_i[2] => Mux6.IN8
opcode_i[2] => Mux7.IN8
opcode_i[2] => Mux8.IN8
opcode_i[2] => Mux9.IN8
opcode_i[2] => Equal1.IN1
result_o[0] <= result_r[0].DB_MAX_OUTPUT_PORT_TYPE
result_o[1] <= result_r[1].DB_MAX_OUTPUT_PORT_TYPE
result_o[2] <= result_r[2].DB_MAX_OUTPUT_PORT_TYPE
result_o[3] <= result_r[3].DB_MAX_OUTPUT_PORT_TYPE
result_o[4] <= result_r[4].DB_MAX_OUTPUT_PORT_TYPE
result_o[5] <= result_r[5].DB_MAX_OUTPUT_PORT_TYPE
result_o[6] <= result_r[6].DB_MAX_OUTPUT_PORT_TYPE
result_o[7] <= result_r[7].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[0] <= ALUFlags[0].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[1] <= ALUFlags[1].DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu2
a_i[0] => Add0.IN8
a_i[0] => result_r.IN0
a_i[0] => result_r.IN0
a_i[0] => ShiftRight0.IN9
a_i[0] => ShiftLeft0.IN9
a_i[0] => Add1.IN16
a_i[1] => Add0.IN7
a_i[1] => result_r.IN0
a_i[1] => result_r.IN0
a_i[1] => ShiftRight0.IN8
a_i[1] => ShiftLeft0.IN8
a_i[1] => Add1.IN15
a_i[2] => Add0.IN6
a_i[2] => result_r.IN0
a_i[2] => result_r.IN0
a_i[2] => ShiftRight0.IN7
a_i[2] => ShiftLeft0.IN7
a_i[2] => Add1.IN14
a_i[3] => Add0.IN5
a_i[3] => result_r.IN0
a_i[3] => result_r.IN0
a_i[3] => ShiftRight0.IN6
a_i[3] => ShiftLeft0.IN6
a_i[3] => Add1.IN13
a_i[4] => Add0.IN4
a_i[4] => result_r.IN0
a_i[4] => result_r.IN0
a_i[4] => ShiftRight0.IN5
a_i[4] => ShiftLeft0.IN5
a_i[4] => Add1.IN12
a_i[5] => Add0.IN3
a_i[5] => result_r.IN0
a_i[5] => result_r.IN0
a_i[5] => ShiftRight0.IN4
a_i[5] => ShiftLeft0.IN4
a_i[5] => Add1.IN11
a_i[6] => Add0.IN2
a_i[6] => result_r.IN0
a_i[6] => result_r.IN0
a_i[6] => ShiftRight0.IN3
a_i[6] => ShiftLeft0.IN3
a_i[6] => Add1.IN10
a_i[7] => Add0.IN1
a_i[7] => result_r.IN0
a_i[7] => result_r.IN0
a_i[7] => ShiftRight0.IN2
a_i[7] => ShiftLeft0.IN2
a_i[7] => Add1.IN9
b_i[0] => Add0.IN16
b_i[0] => result_r.IN1
b_i[0] => result_r.IN1
b_i[0] => ShiftRight0.IN17
b_i[0] => ShiftLeft0.IN17
b_i[0] => Mux0.IN7
b_i[0] => Add1.IN8
b_i[1] => Add0.IN15
b_i[1] => result_r.IN1
b_i[1] => result_r.IN1
b_i[1] => ShiftRight0.IN16
b_i[1] => ShiftLeft0.IN16
b_i[1] => Mux1.IN7
b_i[1] => Add1.IN7
b_i[2] => Add0.IN14
b_i[2] => result_r.IN1
b_i[2] => result_r.IN1
b_i[2] => ShiftRight0.IN15
b_i[2] => ShiftLeft0.IN15
b_i[2] => Mux2.IN7
b_i[2] => Add1.IN6
b_i[3] => Add0.IN13
b_i[3] => result_r.IN1
b_i[3] => result_r.IN1
b_i[3] => ShiftRight0.IN14
b_i[3] => ShiftLeft0.IN14
b_i[3] => Mux3.IN7
b_i[3] => Add1.IN5
b_i[4] => Add0.IN12
b_i[4] => result_r.IN1
b_i[4] => result_r.IN1
b_i[4] => ShiftRight0.IN13
b_i[4] => ShiftLeft0.IN13
b_i[4] => Mux4.IN7
b_i[4] => Add1.IN4
b_i[5] => Add0.IN11
b_i[5] => result_r.IN1
b_i[5] => result_r.IN1
b_i[5] => ShiftRight0.IN12
b_i[5] => ShiftLeft0.IN12
b_i[5] => Mux5.IN7
b_i[5] => Add1.IN3
b_i[6] => Add0.IN10
b_i[6] => result_r.IN1
b_i[6] => result_r.IN1
b_i[6] => ShiftRight0.IN11
b_i[6] => ShiftLeft0.IN11
b_i[6] => Mux6.IN7
b_i[6] => Add1.IN2
b_i[7] => Add0.IN9
b_i[7] => result_r.IN1
b_i[7] => result_r.IN1
b_i[7] => ShiftRight0.IN10
b_i[7] => ShiftLeft0.IN10
b_i[7] => Mux7.IN7
b_i[7] => Add1.IN1
opcode_i[0] => Mux0.IN10
opcode_i[0] => Mux1.IN10
opcode_i[0] => Mux2.IN10
opcode_i[0] => Mux3.IN10
opcode_i[0] => Mux4.IN10
opcode_i[0] => Mux5.IN10
opcode_i[0] => Mux6.IN10
opcode_i[0] => Mux7.IN10
opcode_i[0] => Mux8.IN10
opcode_i[0] => Mux9.IN10
opcode_i[0] => Equal1.IN0
opcode_i[1] => Mux0.IN9
opcode_i[1] => Mux1.IN9
opcode_i[1] => Mux2.IN9
opcode_i[1] => Mux3.IN9
opcode_i[1] => Mux4.IN9
opcode_i[1] => Mux5.IN9
opcode_i[1] => Mux6.IN9
opcode_i[1] => Mux7.IN9
opcode_i[1] => Mux8.IN9
opcode_i[1] => Mux9.IN9
opcode_i[1] => Equal1.IN2
opcode_i[2] => Mux0.IN8
opcode_i[2] => Mux1.IN8
opcode_i[2] => Mux2.IN8
opcode_i[2] => Mux3.IN8
opcode_i[2] => Mux4.IN8
opcode_i[2] => Mux5.IN8
opcode_i[2] => Mux6.IN8
opcode_i[2] => Mux7.IN8
opcode_i[2] => Mux8.IN8
opcode_i[2] => Mux9.IN8
opcode_i[2] => Equal1.IN1
result_o[0] <= result_r[0].DB_MAX_OUTPUT_PORT_TYPE
result_o[1] <= result_r[1].DB_MAX_OUTPUT_PORT_TYPE
result_o[2] <= result_r[2].DB_MAX_OUTPUT_PORT_TYPE
result_o[3] <= result_r[3].DB_MAX_OUTPUT_PORT_TYPE
result_o[4] <= result_r[4].DB_MAX_OUTPUT_PORT_TYPE
result_o[5] <= result_r[5].DB_MAX_OUTPUT_PORT_TYPE
result_o[6] <= result_r[6].DB_MAX_OUTPUT_PORT_TYPE
result_o[7] <= result_r[7].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[0] <= ALUFlags[0].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[1] <= ALUFlags[1].DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu3
a_i[0] => Add0.IN8
a_i[0] => result_r.IN0
a_i[0] => result_r.IN0
a_i[0] => ShiftRight0.IN9
a_i[0] => ShiftLeft0.IN9
a_i[0] => Add1.IN16
a_i[1] => Add0.IN7
a_i[1] => result_r.IN0
a_i[1] => result_r.IN0
a_i[1] => ShiftRight0.IN8
a_i[1] => ShiftLeft0.IN8
a_i[1] => Add1.IN15
a_i[2] => Add0.IN6
a_i[2] => result_r.IN0
a_i[2] => result_r.IN0
a_i[2] => ShiftRight0.IN7
a_i[2] => ShiftLeft0.IN7
a_i[2] => Add1.IN14
a_i[3] => Add0.IN5
a_i[3] => result_r.IN0
a_i[3] => result_r.IN0
a_i[3] => ShiftRight0.IN6
a_i[3] => ShiftLeft0.IN6
a_i[3] => Add1.IN13
a_i[4] => Add0.IN4
a_i[4] => result_r.IN0
a_i[4] => result_r.IN0
a_i[4] => ShiftRight0.IN5
a_i[4] => ShiftLeft0.IN5
a_i[4] => Add1.IN12
a_i[5] => Add0.IN3
a_i[5] => result_r.IN0
a_i[5] => result_r.IN0
a_i[5] => ShiftRight0.IN4
a_i[5] => ShiftLeft0.IN4
a_i[5] => Add1.IN11
a_i[6] => Add0.IN2
a_i[6] => result_r.IN0
a_i[6] => result_r.IN0
a_i[6] => ShiftRight0.IN3
a_i[6] => ShiftLeft0.IN3
a_i[6] => Add1.IN10
a_i[7] => Add0.IN1
a_i[7] => result_r.IN0
a_i[7] => result_r.IN0
a_i[7] => ShiftRight0.IN2
a_i[7] => ShiftLeft0.IN2
a_i[7] => Add1.IN9
b_i[0] => Add0.IN16
b_i[0] => result_r.IN1
b_i[0] => result_r.IN1
b_i[0] => ShiftRight0.IN17
b_i[0] => ShiftLeft0.IN17
b_i[0] => Mux0.IN7
b_i[0] => Add1.IN8
b_i[1] => Add0.IN15
b_i[1] => result_r.IN1
b_i[1] => result_r.IN1
b_i[1] => ShiftRight0.IN16
b_i[1] => ShiftLeft0.IN16
b_i[1] => Mux1.IN7
b_i[1] => Add1.IN7
b_i[2] => Add0.IN14
b_i[2] => result_r.IN1
b_i[2] => result_r.IN1
b_i[2] => ShiftRight0.IN15
b_i[2] => ShiftLeft0.IN15
b_i[2] => Mux2.IN7
b_i[2] => Add1.IN6
b_i[3] => Add0.IN13
b_i[3] => result_r.IN1
b_i[3] => result_r.IN1
b_i[3] => ShiftRight0.IN14
b_i[3] => ShiftLeft0.IN14
b_i[3] => Mux3.IN7
b_i[3] => Add1.IN5
b_i[4] => Add0.IN12
b_i[4] => result_r.IN1
b_i[4] => result_r.IN1
b_i[4] => ShiftRight0.IN13
b_i[4] => ShiftLeft0.IN13
b_i[4] => Mux4.IN7
b_i[4] => Add1.IN4
b_i[5] => Add0.IN11
b_i[5] => result_r.IN1
b_i[5] => result_r.IN1
b_i[5] => ShiftRight0.IN12
b_i[5] => ShiftLeft0.IN12
b_i[5] => Mux5.IN7
b_i[5] => Add1.IN3
b_i[6] => Add0.IN10
b_i[6] => result_r.IN1
b_i[6] => result_r.IN1
b_i[6] => ShiftRight0.IN11
b_i[6] => ShiftLeft0.IN11
b_i[6] => Mux6.IN7
b_i[6] => Add1.IN2
b_i[7] => Add0.IN9
b_i[7] => result_r.IN1
b_i[7] => result_r.IN1
b_i[7] => ShiftRight0.IN10
b_i[7] => ShiftLeft0.IN10
b_i[7] => Mux7.IN7
b_i[7] => Add1.IN1
opcode_i[0] => Mux0.IN10
opcode_i[0] => Mux1.IN10
opcode_i[0] => Mux2.IN10
opcode_i[0] => Mux3.IN10
opcode_i[0] => Mux4.IN10
opcode_i[0] => Mux5.IN10
opcode_i[0] => Mux6.IN10
opcode_i[0] => Mux7.IN10
opcode_i[0] => Mux8.IN10
opcode_i[0] => Mux9.IN10
opcode_i[0] => Equal1.IN0
opcode_i[1] => Mux0.IN9
opcode_i[1] => Mux1.IN9
opcode_i[1] => Mux2.IN9
opcode_i[1] => Mux3.IN9
opcode_i[1] => Mux4.IN9
opcode_i[1] => Mux5.IN9
opcode_i[1] => Mux6.IN9
opcode_i[1] => Mux7.IN9
opcode_i[1] => Mux8.IN9
opcode_i[1] => Mux9.IN9
opcode_i[1] => Equal1.IN2
opcode_i[2] => Mux0.IN8
opcode_i[2] => Mux1.IN8
opcode_i[2] => Mux2.IN8
opcode_i[2] => Mux3.IN8
opcode_i[2] => Mux4.IN8
opcode_i[2] => Mux5.IN8
opcode_i[2] => Mux6.IN8
opcode_i[2] => Mux7.IN8
opcode_i[2] => Mux8.IN8
opcode_i[2] => Mux9.IN8
opcode_i[2] => Equal1.IN1
result_o[0] <= result_r[0].DB_MAX_OUTPUT_PORT_TYPE
result_o[1] <= result_r[1].DB_MAX_OUTPUT_PORT_TYPE
result_o[2] <= result_r[2].DB_MAX_OUTPUT_PORT_TYPE
result_o[3] <= result_r[3].DB_MAX_OUTPUT_PORT_TYPE
result_o[4] <= result_r[4].DB_MAX_OUTPUT_PORT_TYPE
result_o[5] <= result_r[5].DB_MAX_OUTPUT_PORT_TYPE
result_o[6] <= result_r[6].DB_MAX_OUTPUT_PORT_TYPE
result_o[7] <= result_r[7].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[0] <= ALUFlags[0].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[1] <= ALUFlags[1].DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu4
a_i[0] => Add0.IN8
a_i[0] => result_r.IN0
a_i[0] => result_r.IN0
a_i[0] => ShiftRight0.IN9
a_i[0] => ShiftLeft0.IN9
a_i[0] => Add1.IN16
a_i[1] => Add0.IN7
a_i[1] => result_r.IN0
a_i[1] => result_r.IN0
a_i[1] => ShiftRight0.IN8
a_i[1] => ShiftLeft0.IN8
a_i[1] => Add1.IN15
a_i[2] => Add0.IN6
a_i[2] => result_r.IN0
a_i[2] => result_r.IN0
a_i[2] => ShiftRight0.IN7
a_i[2] => ShiftLeft0.IN7
a_i[2] => Add1.IN14
a_i[3] => Add0.IN5
a_i[3] => result_r.IN0
a_i[3] => result_r.IN0
a_i[3] => ShiftRight0.IN6
a_i[3] => ShiftLeft0.IN6
a_i[3] => Add1.IN13
a_i[4] => Add0.IN4
a_i[4] => result_r.IN0
a_i[4] => result_r.IN0
a_i[4] => ShiftRight0.IN5
a_i[4] => ShiftLeft0.IN5
a_i[4] => Add1.IN12
a_i[5] => Add0.IN3
a_i[5] => result_r.IN0
a_i[5] => result_r.IN0
a_i[5] => ShiftRight0.IN4
a_i[5] => ShiftLeft0.IN4
a_i[5] => Add1.IN11
a_i[6] => Add0.IN2
a_i[6] => result_r.IN0
a_i[6] => result_r.IN0
a_i[6] => ShiftRight0.IN3
a_i[6] => ShiftLeft0.IN3
a_i[6] => Add1.IN10
a_i[7] => Add0.IN1
a_i[7] => result_r.IN0
a_i[7] => result_r.IN0
a_i[7] => ShiftRight0.IN2
a_i[7] => ShiftLeft0.IN2
a_i[7] => Add1.IN9
b_i[0] => Add0.IN16
b_i[0] => result_r.IN1
b_i[0] => result_r.IN1
b_i[0] => ShiftRight0.IN17
b_i[0] => ShiftLeft0.IN17
b_i[0] => Mux0.IN7
b_i[0] => Add1.IN8
b_i[1] => Add0.IN15
b_i[1] => result_r.IN1
b_i[1] => result_r.IN1
b_i[1] => ShiftRight0.IN16
b_i[1] => ShiftLeft0.IN16
b_i[1] => Mux1.IN7
b_i[1] => Add1.IN7
b_i[2] => Add0.IN14
b_i[2] => result_r.IN1
b_i[2] => result_r.IN1
b_i[2] => ShiftRight0.IN15
b_i[2] => ShiftLeft0.IN15
b_i[2] => Mux2.IN7
b_i[2] => Add1.IN6
b_i[3] => Add0.IN13
b_i[3] => result_r.IN1
b_i[3] => result_r.IN1
b_i[3] => ShiftRight0.IN14
b_i[3] => ShiftLeft0.IN14
b_i[3] => Mux3.IN7
b_i[3] => Add1.IN5
b_i[4] => Add0.IN12
b_i[4] => result_r.IN1
b_i[4] => result_r.IN1
b_i[4] => ShiftRight0.IN13
b_i[4] => ShiftLeft0.IN13
b_i[4] => Mux4.IN7
b_i[4] => Add1.IN4
b_i[5] => Add0.IN11
b_i[5] => result_r.IN1
b_i[5] => result_r.IN1
b_i[5] => ShiftRight0.IN12
b_i[5] => ShiftLeft0.IN12
b_i[5] => Mux5.IN7
b_i[5] => Add1.IN3
b_i[6] => Add0.IN10
b_i[6] => result_r.IN1
b_i[6] => result_r.IN1
b_i[6] => ShiftRight0.IN11
b_i[6] => ShiftLeft0.IN11
b_i[6] => Mux6.IN7
b_i[6] => Add1.IN2
b_i[7] => Add0.IN9
b_i[7] => result_r.IN1
b_i[7] => result_r.IN1
b_i[7] => ShiftRight0.IN10
b_i[7] => ShiftLeft0.IN10
b_i[7] => Mux7.IN7
b_i[7] => Add1.IN1
opcode_i[0] => Mux0.IN10
opcode_i[0] => Mux1.IN10
opcode_i[0] => Mux2.IN10
opcode_i[0] => Mux3.IN10
opcode_i[0] => Mux4.IN10
opcode_i[0] => Mux5.IN10
opcode_i[0] => Mux6.IN10
opcode_i[0] => Mux7.IN10
opcode_i[0] => Mux8.IN10
opcode_i[0] => Mux9.IN10
opcode_i[0] => Equal1.IN0
opcode_i[1] => Mux0.IN9
opcode_i[1] => Mux1.IN9
opcode_i[1] => Mux2.IN9
opcode_i[1] => Mux3.IN9
opcode_i[1] => Mux4.IN9
opcode_i[1] => Mux5.IN9
opcode_i[1] => Mux6.IN9
opcode_i[1] => Mux7.IN9
opcode_i[1] => Mux8.IN9
opcode_i[1] => Mux9.IN9
opcode_i[1] => Equal1.IN2
opcode_i[2] => Mux0.IN8
opcode_i[2] => Mux1.IN8
opcode_i[2] => Mux2.IN8
opcode_i[2] => Mux3.IN8
opcode_i[2] => Mux4.IN8
opcode_i[2] => Mux5.IN8
opcode_i[2] => Mux6.IN8
opcode_i[2] => Mux7.IN8
opcode_i[2] => Mux8.IN8
opcode_i[2] => Mux9.IN8
opcode_i[2] => Equal1.IN1
result_o[0] <= result_r[0].DB_MAX_OUTPUT_PORT_TYPE
result_o[1] <= result_r[1].DB_MAX_OUTPUT_PORT_TYPE
result_o[2] <= result_r[2].DB_MAX_OUTPUT_PORT_TYPE
result_o[3] <= result_r[3].DB_MAX_OUTPUT_PORT_TYPE
result_o[4] <= result_r[4].DB_MAX_OUTPUT_PORT_TYPE
result_o[5] <= result_r[5].DB_MAX_OUTPUT_PORT_TYPE
result_o[6] <= result_r[6].DB_MAX_OUTPUT_PORT_TYPE
result_o[7] <= result_r[7].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[0] <= ALUFlags[0].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[1] <= ALUFlags[1].DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu5
a_i[0] => Add0.IN8
a_i[0] => result_r.IN0
a_i[0] => result_r.IN0
a_i[0] => ShiftRight0.IN9
a_i[0] => ShiftLeft0.IN9
a_i[0] => Add1.IN16
a_i[1] => Add0.IN7
a_i[1] => result_r.IN0
a_i[1] => result_r.IN0
a_i[1] => ShiftRight0.IN8
a_i[1] => ShiftLeft0.IN8
a_i[1] => Add1.IN15
a_i[2] => Add0.IN6
a_i[2] => result_r.IN0
a_i[2] => result_r.IN0
a_i[2] => ShiftRight0.IN7
a_i[2] => ShiftLeft0.IN7
a_i[2] => Add1.IN14
a_i[3] => Add0.IN5
a_i[3] => result_r.IN0
a_i[3] => result_r.IN0
a_i[3] => ShiftRight0.IN6
a_i[3] => ShiftLeft0.IN6
a_i[3] => Add1.IN13
a_i[4] => Add0.IN4
a_i[4] => result_r.IN0
a_i[4] => result_r.IN0
a_i[4] => ShiftRight0.IN5
a_i[4] => ShiftLeft0.IN5
a_i[4] => Add1.IN12
a_i[5] => Add0.IN3
a_i[5] => result_r.IN0
a_i[5] => result_r.IN0
a_i[5] => ShiftRight0.IN4
a_i[5] => ShiftLeft0.IN4
a_i[5] => Add1.IN11
a_i[6] => Add0.IN2
a_i[6] => result_r.IN0
a_i[6] => result_r.IN0
a_i[6] => ShiftRight0.IN3
a_i[6] => ShiftLeft0.IN3
a_i[6] => Add1.IN10
a_i[7] => Add0.IN1
a_i[7] => result_r.IN0
a_i[7] => result_r.IN0
a_i[7] => ShiftRight0.IN2
a_i[7] => ShiftLeft0.IN2
a_i[7] => Add1.IN9
b_i[0] => Add0.IN16
b_i[0] => result_r.IN1
b_i[0] => result_r.IN1
b_i[0] => ShiftRight0.IN17
b_i[0] => ShiftLeft0.IN17
b_i[0] => Mux0.IN7
b_i[0] => Add1.IN8
b_i[1] => Add0.IN15
b_i[1] => result_r.IN1
b_i[1] => result_r.IN1
b_i[1] => ShiftRight0.IN16
b_i[1] => ShiftLeft0.IN16
b_i[1] => Mux1.IN7
b_i[1] => Add1.IN7
b_i[2] => Add0.IN14
b_i[2] => result_r.IN1
b_i[2] => result_r.IN1
b_i[2] => ShiftRight0.IN15
b_i[2] => ShiftLeft0.IN15
b_i[2] => Mux2.IN7
b_i[2] => Add1.IN6
b_i[3] => Add0.IN13
b_i[3] => result_r.IN1
b_i[3] => result_r.IN1
b_i[3] => ShiftRight0.IN14
b_i[3] => ShiftLeft0.IN14
b_i[3] => Mux3.IN7
b_i[3] => Add1.IN5
b_i[4] => Add0.IN12
b_i[4] => result_r.IN1
b_i[4] => result_r.IN1
b_i[4] => ShiftRight0.IN13
b_i[4] => ShiftLeft0.IN13
b_i[4] => Mux4.IN7
b_i[4] => Add1.IN4
b_i[5] => Add0.IN11
b_i[5] => result_r.IN1
b_i[5] => result_r.IN1
b_i[5] => ShiftRight0.IN12
b_i[5] => ShiftLeft0.IN12
b_i[5] => Mux5.IN7
b_i[5] => Add1.IN3
b_i[6] => Add0.IN10
b_i[6] => result_r.IN1
b_i[6] => result_r.IN1
b_i[6] => ShiftRight0.IN11
b_i[6] => ShiftLeft0.IN11
b_i[6] => Mux6.IN7
b_i[6] => Add1.IN2
b_i[7] => Add0.IN9
b_i[7] => result_r.IN1
b_i[7] => result_r.IN1
b_i[7] => ShiftRight0.IN10
b_i[7] => ShiftLeft0.IN10
b_i[7] => Mux7.IN7
b_i[7] => Add1.IN1
opcode_i[0] => Mux0.IN10
opcode_i[0] => Mux1.IN10
opcode_i[0] => Mux2.IN10
opcode_i[0] => Mux3.IN10
opcode_i[0] => Mux4.IN10
opcode_i[0] => Mux5.IN10
opcode_i[0] => Mux6.IN10
opcode_i[0] => Mux7.IN10
opcode_i[0] => Mux8.IN10
opcode_i[0] => Mux9.IN10
opcode_i[0] => Equal1.IN0
opcode_i[1] => Mux0.IN9
opcode_i[1] => Mux1.IN9
opcode_i[1] => Mux2.IN9
opcode_i[1] => Mux3.IN9
opcode_i[1] => Mux4.IN9
opcode_i[1] => Mux5.IN9
opcode_i[1] => Mux6.IN9
opcode_i[1] => Mux7.IN9
opcode_i[1] => Mux8.IN9
opcode_i[1] => Mux9.IN9
opcode_i[1] => Equal1.IN2
opcode_i[2] => Mux0.IN8
opcode_i[2] => Mux1.IN8
opcode_i[2] => Mux2.IN8
opcode_i[2] => Mux3.IN8
opcode_i[2] => Mux4.IN8
opcode_i[2] => Mux5.IN8
opcode_i[2] => Mux6.IN8
opcode_i[2] => Mux7.IN8
opcode_i[2] => Mux8.IN8
opcode_i[2] => Mux9.IN8
opcode_i[2] => Equal1.IN1
result_o[0] <= result_r[0].DB_MAX_OUTPUT_PORT_TYPE
result_o[1] <= result_r[1].DB_MAX_OUTPUT_PORT_TYPE
result_o[2] <= result_r[2].DB_MAX_OUTPUT_PORT_TYPE
result_o[3] <= result_r[3].DB_MAX_OUTPUT_PORT_TYPE
result_o[4] <= result_r[4].DB_MAX_OUTPUT_PORT_TYPE
result_o[5] <= result_r[5].DB_MAX_OUTPUT_PORT_TYPE
result_o[6] <= result_r[6].DB_MAX_OUTPUT_PORT_TYPE
result_o[7] <= result_r[7].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[0] <= ALUFlags[0].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[1] <= ALUFlags[1].DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|alu_lanes:alu_lanes|alu:alu6
a_i[0] => Add0.IN8
a_i[0] => result_r.IN0
a_i[0] => result_r.IN0
a_i[0] => ShiftRight0.IN9
a_i[0] => ShiftLeft0.IN9
a_i[0] => Add1.IN16
a_i[1] => Add0.IN7
a_i[1] => result_r.IN0
a_i[1] => result_r.IN0
a_i[1] => ShiftRight0.IN8
a_i[1] => ShiftLeft0.IN8
a_i[1] => Add1.IN15
a_i[2] => Add0.IN6
a_i[2] => result_r.IN0
a_i[2] => result_r.IN0
a_i[2] => ShiftRight0.IN7
a_i[2] => ShiftLeft0.IN7
a_i[2] => Add1.IN14
a_i[3] => Add0.IN5
a_i[3] => result_r.IN0
a_i[3] => result_r.IN0
a_i[3] => ShiftRight0.IN6
a_i[3] => ShiftLeft0.IN6
a_i[3] => Add1.IN13
a_i[4] => Add0.IN4
a_i[4] => result_r.IN0
a_i[4] => result_r.IN0
a_i[4] => ShiftRight0.IN5
a_i[4] => ShiftLeft0.IN5
a_i[4] => Add1.IN12
a_i[5] => Add0.IN3
a_i[5] => result_r.IN0
a_i[5] => result_r.IN0
a_i[5] => ShiftRight0.IN4
a_i[5] => ShiftLeft0.IN4
a_i[5] => Add1.IN11
a_i[6] => Add0.IN2
a_i[6] => result_r.IN0
a_i[6] => result_r.IN0
a_i[6] => ShiftRight0.IN3
a_i[6] => ShiftLeft0.IN3
a_i[6] => Add1.IN10
a_i[7] => Add0.IN1
a_i[7] => result_r.IN0
a_i[7] => result_r.IN0
a_i[7] => ShiftRight0.IN2
a_i[7] => ShiftLeft0.IN2
a_i[7] => Add1.IN9
b_i[0] => Add0.IN16
b_i[0] => result_r.IN1
b_i[0] => result_r.IN1
b_i[0] => ShiftRight0.IN17
b_i[0] => ShiftLeft0.IN17
b_i[0] => Mux0.IN7
b_i[0] => Add1.IN8
b_i[1] => Add0.IN15
b_i[1] => result_r.IN1
b_i[1] => result_r.IN1
b_i[1] => ShiftRight0.IN16
b_i[1] => ShiftLeft0.IN16
b_i[1] => Mux1.IN7
b_i[1] => Add1.IN7
b_i[2] => Add0.IN14
b_i[2] => result_r.IN1
b_i[2] => result_r.IN1
b_i[2] => ShiftRight0.IN15
b_i[2] => ShiftLeft0.IN15
b_i[2] => Mux2.IN7
b_i[2] => Add1.IN6
b_i[3] => Add0.IN13
b_i[3] => result_r.IN1
b_i[3] => result_r.IN1
b_i[3] => ShiftRight0.IN14
b_i[3] => ShiftLeft0.IN14
b_i[3] => Mux3.IN7
b_i[3] => Add1.IN5
b_i[4] => Add0.IN12
b_i[4] => result_r.IN1
b_i[4] => result_r.IN1
b_i[4] => ShiftRight0.IN13
b_i[4] => ShiftLeft0.IN13
b_i[4] => Mux4.IN7
b_i[4] => Add1.IN4
b_i[5] => Add0.IN11
b_i[5] => result_r.IN1
b_i[5] => result_r.IN1
b_i[5] => ShiftRight0.IN12
b_i[5] => ShiftLeft0.IN12
b_i[5] => Mux5.IN7
b_i[5] => Add1.IN3
b_i[6] => Add0.IN10
b_i[6] => result_r.IN1
b_i[6] => result_r.IN1
b_i[6] => ShiftRight0.IN11
b_i[6] => ShiftLeft0.IN11
b_i[6] => Mux6.IN7
b_i[6] => Add1.IN2
b_i[7] => Add0.IN9
b_i[7] => result_r.IN1
b_i[7] => result_r.IN1
b_i[7] => ShiftRight0.IN10
b_i[7] => ShiftLeft0.IN10
b_i[7] => Mux7.IN7
b_i[7] => Add1.IN1
opcode_i[0] => Mux0.IN10
opcode_i[0] => Mux1.IN10
opcode_i[0] => Mux2.IN10
opcode_i[0] => Mux3.IN10
opcode_i[0] => Mux4.IN10
opcode_i[0] => Mux5.IN10
opcode_i[0] => Mux6.IN10
opcode_i[0] => Mux7.IN10
opcode_i[0] => Mux8.IN10
opcode_i[0] => Mux9.IN10
opcode_i[0] => Equal1.IN0
opcode_i[1] => Mux0.IN9
opcode_i[1] => Mux1.IN9
opcode_i[1] => Mux2.IN9
opcode_i[1] => Mux3.IN9
opcode_i[1] => Mux4.IN9
opcode_i[1] => Mux5.IN9
opcode_i[1] => Mux6.IN9
opcode_i[1] => Mux7.IN9
opcode_i[1] => Mux8.IN9
opcode_i[1] => Mux9.IN9
opcode_i[1] => Equal1.IN2
opcode_i[2] => Mux0.IN8
opcode_i[2] => Mux1.IN8
opcode_i[2] => Mux2.IN8
opcode_i[2] => Mux3.IN8
opcode_i[2] => Mux4.IN8
opcode_i[2] => Mux5.IN8
opcode_i[2] => Mux6.IN8
opcode_i[2] => Mux7.IN8
opcode_i[2] => Mux8.IN8
opcode_i[2] => Mux9.IN8
opcode_i[2] => Equal1.IN1
result_o[0] <= result_r[0].DB_MAX_OUTPUT_PORT_TYPE
result_o[1] <= result_r[1].DB_MAX_OUTPUT_PORT_TYPE
result_o[2] <= result_r[2].DB_MAX_OUTPUT_PORT_TYPE
result_o[3] <= result_r[3].DB_MAX_OUTPUT_PORT_TYPE
result_o[4] <= result_r[4].DB_MAX_OUTPUT_PORT_TYPE
result_o[5] <= result_r[5].DB_MAX_OUTPUT_PORT_TYPE
result_o[6] <= result_r[6].DB_MAX_OUTPUT_PORT_TYPE
result_o[7] <= result_r[7].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[0] <= ALUFlags[0].DB_MAX_OUTPUT_PORT_TYPE
ALUFlags[1] <= ALUFlags[1].DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|segment_ex_mem:seg_ex_mem
clk => ALUFlagsM[0]~reg0.CLK
clk => ALUFlagsM[1]~reg0.CLK
clk => FlagsWriteM~reg0.CLK
clk => AddressM[0]~reg0.CLK
clk => AddressM[1]~reg0.CLK
clk => AddressM[2]~reg0.CLK
clk => AddressM[3]~reg0.CLK
clk => AddressM[4]~reg0.CLK
clk => AddressM[5]~reg0.CLK
clk => AddressM[6]~reg0.CLK
clk => AddressM[7]~reg0.CLK
clk => AddressM[8]~reg0.CLK
clk => AddressM[9]~reg0.CLK
clk => AddressM[10]~reg0.CLK
clk => AddressM[11]~reg0.CLK
clk => AddressM[12]~reg0.CLK
clk => AddressM[13]~reg0.CLK
clk => AddressM[14]~reg0.CLK
clk => AddressM[15]~reg0.CLK
clk => AddressM[16]~reg0.CLK
clk => AddressM[17]~reg0.CLK
clk => AddressM[18]~reg0.CLK
clk => AddressM[19]~reg0.CLK
clk => AddressM[20]~reg0.CLK
clk => AddressM[21]~reg0.CLK
clk => AddressM[22]~reg0.CLK
clk => AddressM[23]~reg0.CLK
clk => AddressM[24]~reg0.CLK
clk => AddressM[25]~reg0.CLK
clk => AddressM[26]~reg0.CLK
clk => AddressM[27]~reg0.CLK
clk => AddressM[28]~reg0.CLK
clk => AddressM[29]~reg0.CLK
clk => AddressM[30]~reg0.CLK
clk => AddressM[31]~reg0.CLK
clk => WA3M[0]~reg0.CLK
clk => WA3M[1]~reg0.CLK
clk => WA3M[2]~reg0.CLK
clk => WA3M[3]~reg0.CLK
clk => VSIFlagM[0]~reg0.CLK
clk => VSIFlagM[1]~reg0.CLK
clk => WriteDataM[0][0]~reg0.CLK
clk => WriteDataM[0][1]~reg0.CLK
clk => WriteDataM[0][2]~reg0.CLK
clk => WriteDataM[0][3]~reg0.CLK
clk => WriteDataM[0][4]~reg0.CLK
clk => WriteDataM[0][5]~reg0.CLK
clk => WriteDataM[0][6]~reg0.CLK
clk => WriteDataM[0][7]~reg0.CLK
clk => WriteDataM[1][0]~reg0.CLK
clk => WriteDataM[1][1]~reg0.CLK
clk => WriteDataM[1][2]~reg0.CLK
clk => WriteDataM[1][3]~reg0.CLK
clk => WriteDataM[1][4]~reg0.CLK
clk => WriteDataM[1][5]~reg0.CLK
clk => WriteDataM[1][6]~reg0.CLK
clk => WriteDataM[1][7]~reg0.CLK
clk => WriteDataM[2][0]~reg0.CLK
clk => WriteDataM[2][1]~reg0.CLK
clk => WriteDataM[2][2]~reg0.CLK
clk => WriteDataM[2][3]~reg0.CLK
clk => WriteDataM[2][4]~reg0.CLK
clk => WriteDataM[2][5]~reg0.CLK
clk => WriteDataM[2][6]~reg0.CLK
clk => WriteDataM[2][7]~reg0.CLK
clk => WriteDataM[3][0]~reg0.CLK
clk => WriteDataM[3][1]~reg0.CLK
clk => WriteDataM[3][2]~reg0.CLK
clk => WriteDataM[3][3]~reg0.CLK
clk => WriteDataM[3][4]~reg0.CLK
clk => WriteDataM[3][5]~reg0.CLK
clk => WriteDataM[3][6]~reg0.CLK
clk => WriteDataM[3][7]~reg0.CLK
clk => WriteDataM[4][0]~reg0.CLK
clk => WriteDataM[4][1]~reg0.CLK
clk => WriteDataM[4][2]~reg0.CLK
clk => WriteDataM[4][3]~reg0.CLK
clk => WriteDataM[4][4]~reg0.CLK
clk => WriteDataM[4][5]~reg0.CLK
clk => WriteDataM[4][6]~reg0.CLK
clk => WriteDataM[4][7]~reg0.CLK
clk => WriteDataM[5][0]~reg0.CLK
clk => WriteDataM[5][1]~reg0.CLK
clk => WriteDataM[5][2]~reg0.CLK
clk => WriteDataM[5][3]~reg0.CLK
clk => WriteDataM[5][4]~reg0.CLK
clk => WriteDataM[5][5]~reg0.CLK
clk => WriteDataM[5][6]~reg0.CLK
clk => WriteDataM[5][7]~reg0.CLK
clk => ALUOutputM[0][0]~reg0.CLK
clk => ALUOutputM[0][1]~reg0.CLK
clk => ALUOutputM[0][2]~reg0.CLK
clk => ALUOutputM[0][3]~reg0.CLK
clk => ALUOutputM[0][4]~reg0.CLK
clk => ALUOutputM[0][5]~reg0.CLK
clk => ALUOutputM[0][6]~reg0.CLK
clk => ALUOutputM[0][7]~reg0.CLK
clk => ALUOutputM[1][0]~reg0.CLK
clk => ALUOutputM[1][1]~reg0.CLK
clk => ALUOutputM[1][2]~reg0.CLK
clk => ALUOutputM[1][3]~reg0.CLK
clk => ALUOutputM[1][4]~reg0.CLK
clk => ALUOutputM[1][5]~reg0.CLK
clk => ALUOutputM[1][6]~reg0.CLK
clk => ALUOutputM[1][7]~reg0.CLK
clk => ALUOutputM[2][0]~reg0.CLK
clk => ALUOutputM[2][1]~reg0.CLK
clk => ALUOutputM[2][2]~reg0.CLK
clk => ALUOutputM[2][3]~reg0.CLK
clk => ALUOutputM[2][4]~reg0.CLK
clk => ALUOutputM[2][5]~reg0.CLK
clk => ALUOutputM[2][6]~reg0.CLK
clk => ALUOutputM[2][7]~reg0.CLK
clk => ALUOutputM[3][0]~reg0.CLK
clk => ALUOutputM[3][1]~reg0.CLK
clk => ALUOutputM[3][2]~reg0.CLK
clk => ALUOutputM[3][3]~reg0.CLK
clk => ALUOutputM[3][4]~reg0.CLK
clk => ALUOutputM[3][5]~reg0.CLK
clk => ALUOutputM[3][6]~reg0.CLK
clk => ALUOutputM[3][7]~reg0.CLK
clk => ALUOutputM[4][0]~reg0.CLK
clk => ALUOutputM[4][1]~reg0.CLK
clk => ALUOutputM[4][2]~reg0.CLK
clk => ALUOutputM[4][3]~reg0.CLK
clk => ALUOutputM[4][4]~reg0.CLK
clk => ALUOutputM[4][5]~reg0.CLK
clk => ALUOutputM[4][6]~reg0.CLK
clk => ALUOutputM[4][7]~reg0.CLK
clk => ALUOutputM[5][0]~reg0.CLK
clk => ALUOutputM[5][1]~reg0.CLK
clk => ALUOutputM[5][2]~reg0.CLK
clk => ALUOutputM[5][3]~reg0.CLK
clk => ALUOutputM[5][4]~reg0.CLK
clk => ALUOutputM[5][5]~reg0.CLK
clk => ALUOutputM[5][6]~reg0.CLK
clk => ALUOutputM[5][7]~reg0.CLK
clk => MemWriteM~reg0.CLK
clk => MemtoRegM~reg0.CLK
clk => RegWriteM~reg0.CLK
reset => ALUFlagsM[0]~reg0.ACLR
reset => ALUFlagsM[1]~reg0.ACLR
reset => FlagsWriteM~reg0.ACLR
reset => AddressM[0]~reg0.ACLR
reset => AddressM[1]~reg0.ACLR
reset => AddressM[2]~reg0.ACLR
reset => AddressM[3]~reg0.ACLR
reset => AddressM[4]~reg0.ACLR
reset => AddressM[5]~reg0.ACLR
reset => AddressM[6]~reg0.ACLR
reset => AddressM[7]~reg0.ACLR
reset => AddressM[8]~reg0.ACLR
reset => AddressM[9]~reg0.ACLR
reset => AddressM[10]~reg0.ACLR
reset => AddressM[11]~reg0.ACLR
reset => AddressM[12]~reg0.ACLR
reset => AddressM[13]~reg0.ACLR
reset => AddressM[14]~reg0.ACLR
reset => AddressM[15]~reg0.ACLR
reset => AddressM[16]~reg0.ACLR
reset => AddressM[17]~reg0.ACLR
reset => AddressM[18]~reg0.ACLR
reset => AddressM[19]~reg0.ACLR
reset => AddressM[20]~reg0.ACLR
reset => AddressM[21]~reg0.ACLR
reset => AddressM[22]~reg0.ACLR
reset => AddressM[23]~reg0.ACLR
reset => AddressM[24]~reg0.ACLR
reset => AddressM[25]~reg0.ACLR
reset => AddressM[26]~reg0.ACLR
reset => AddressM[27]~reg0.ACLR
reset => AddressM[28]~reg0.ACLR
reset => AddressM[29]~reg0.ACLR
reset => AddressM[30]~reg0.ACLR
reset => AddressM[31]~reg0.ACLR
reset => WA3M[0]~reg0.ACLR
reset => WA3M[1]~reg0.ACLR
reset => WA3M[2]~reg0.ACLR
reset => WA3M[3]~reg0.ACLR
reset => VSIFlagM[0]~reg0.ACLR
reset => VSIFlagM[1]~reg0.ACLR
reset => WriteDataM[0][0]~reg0.ACLR
reset => WriteDataM[0][1]~reg0.ACLR
reset => WriteDataM[0][2]~reg0.ACLR
reset => WriteDataM[0][3]~reg0.ACLR
reset => WriteDataM[0][4]~reg0.ACLR
reset => WriteDataM[0][5]~reg0.ACLR
reset => WriteDataM[0][6]~reg0.ACLR
reset => WriteDataM[0][7]~reg0.ACLR
reset => WriteDataM[1][0]~reg0.ACLR
reset => WriteDataM[1][1]~reg0.ACLR
reset => WriteDataM[1][2]~reg0.ACLR
reset => WriteDataM[1][3]~reg0.ACLR
reset => WriteDataM[1][4]~reg0.ACLR
reset => WriteDataM[1][5]~reg0.ACLR
reset => WriteDataM[1][6]~reg0.ACLR
reset => WriteDataM[1][7]~reg0.ACLR
reset => WriteDataM[2][0]~reg0.ACLR
reset => WriteDataM[2][1]~reg0.ACLR
reset => WriteDataM[2][2]~reg0.ACLR
reset => WriteDataM[2][3]~reg0.ACLR
reset => WriteDataM[2][4]~reg0.ACLR
reset => WriteDataM[2][5]~reg0.ACLR
reset => WriteDataM[2][6]~reg0.ACLR
reset => WriteDataM[2][7]~reg0.ACLR
reset => WriteDataM[3][0]~reg0.ACLR
reset => WriteDataM[3][1]~reg0.ACLR
reset => WriteDataM[3][2]~reg0.ACLR
reset => WriteDataM[3][3]~reg0.ACLR
reset => WriteDataM[3][4]~reg0.ACLR
reset => WriteDataM[3][5]~reg0.ACLR
reset => WriteDataM[3][6]~reg0.ACLR
reset => WriteDataM[3][7]~reg0.ACLR
reset => WriteDataM[4][0]~reg0.ACLR
reset => WriteDataM[4][1]~reg0.ACLR
reset => WriteDataM[4][2]~reg0.ACLR
reset => WriteDataM[4][3]~reg0.ACLR
reset => WriteDataM[4][4]~reg0.ACLR
reset => WriteDataM[4][5]~reg0.ACLR
reset => WriteDataM[4][6]~reg0.ACLR
reset => WriteDataM[4][7]~reg0.ACLR
reset => WriteDataM[5][0]~reg0.ACLR
reset => WriteDataM[5][1]~reg0.ACLR
reset => WriteDataM[5][2]~reg0.ACLR
reset => WriteDataM[5][3]~reg0.ACLR
reset => WriteDataM[5][4]~reg0.ACLR
reset => WriteDataM[5][5]~reg0.ACLR
reset => WriteDataM[5][6]~reg0.ACLR
reset => WriteDataM[5][7]~reg0.ACLR
reset => ALUOutputM[0][0]~reg0.ACLR
reset => ALUOutputM[0][1]~reg0.ACLR
reset => ALUOutputM[0][2]~reg0.ACLR
reset => ALUOutputM[0][3]~reg0.ACLR
reset => ALUOutputM[0][4]~reg0.ACLR
reset => ALUOutputM[0][5]~reg0.ACLR
reset => ALUOutputM[0][6]~reg0.ACLR
reset => ALUOutputM[0][7]~reg0.ACLR
reset => ALUOutputM[1][0]~reg0.ACLR
reset => ALUOutputM[1][1]~reg0.ACLR
reset => ALUOutputM[1][2]~reg0.ACLR
reset => ALUOutputM[1][3]~reg0.ACLR
reset => ALUOutputM[1][4]~reg0.ACLR
reset => ALUOutputM[1][5]~reg0.ACLR
reset => ALUOutputM[1][6]~reg0.ACLR
reset => ALUOutputM[1][7]~reg0.ACLR
reset => ALUOutputM[2][0]~reg0.ACLR
reset => ALUOutputM[2][1]~reg0.ACLR
reset => ALUOutputM[2][2]~reg0.ACLR
reset => ALUOutputM[2][3]~reg0.ACLR
reset => ALUOutputM[2][4]~reg0.ACLR
reset => ALUOutputM[2][5]~reg0.ACLR
reset => ALUOutputM[2][6]~reg0.ACLR
reset => ALUOutputM[2][7]~reg0.ACLR
reset => ALUOutputM[3][0]~reg0.ACLR
reset => ALUOutputM[3][1]~reg0.ACLR
reset => ALUOutputM[3][2]~reg0.ACLR
reset => ALUOutputM[3][3]~reg0.ACLR
reset => ALUOutputM[3][4]~reg0.ACLR
reset => ALUOutputM[3][5]~reg0.ACLR
reset => ALUOutputM[3][6]~reg0.ACLR
reset => ALUOutputM[3][7]~reg0.ACLR
reset => ALUOutputM[4][0]~reg0.ACLR
reset => ALUOutputM[4][1]~reg0.ACLR
reset => ALUOutputM[4][2]~reg0.ACLR
reset => ALUOutputM[4][3]~reg0.ACLR
reset => ALUOutputM[4][4]~reg0.ACLR
reset => ALUOutputM[4][5]~reg0.ACLR
reset => ALUOutputM[4][6]~reg0.ACLR
reset => ALUOutputM[4][7]~reg0.ACLR
reset => ALUOutputM[5][0]~reg0.ACLR
reset => ALUOutputM[5][1]~reg0.ACLR
reset => ALUOutputM[5][2]~reg0.ACLR
reset => ALUOutputM[5][3]~reg0.ACLR
reset => ALUOutputM[5][4]~reg0.ACLR
reset => ALUOutputM[5][5]~reg0.ACLR
reset => ALUOutputM[5][6]~reg0.ACLR
reset => ALUOutputM[5][7]~reg0.ACLR
reset => MemWriteM~reg0.ACLR
reset => MemtoRegM~reg0.ACLR
reset => RegWriteM~reg0.ACLR
RegWriteE => RegWriteM~reg0.DATAIN
MemtoRegE => MemtoRegM~reg0.DATAIN
MemWriteE => MemWriteM~reg0.DATAIN
FlagsWriteE => FlagsWriteM~reg0.DATAIN
ALUFlagsE[0] => ALUFlagsM[0]~reg0.DATAIN
ALUFlagsE[1] => ALUFlagsM[1]~reg0.DATAIN
WA3E[0] => WA3M[0]~reg0.DATAIN
WA3E[1] => WA3M[1]~reg0.DATAIN
WA3E[2] => WA3M[2]~reg0.DATAIN
WA3E[3] => WA3M[3]~reg0.DATAIN
AddressE[0] => AddressM[0]~reg0.DATAIN
AddressE[1] => AddressM[1]~reg0.DATAIN
AddressE[2] => AddressM[2]~reg0.DATAIN
AddressE[3] => AddressM[3]~reg0.DATAIN
AddressE[4] => AddressM[4]~reg0.DATAIN
AddressE[5] => AddressM[5]~reg0.DATAIN
AddressE[6] => AddressM[6]~reg0.DATAIN
AddressE[7] => AddressM[7]~reg0.DATAIN
AddressE[8] => AddressM[8]~reg0.DATAIN
AddressE[9] => AddressM[9]~reg0.DATAIN
AddressE[10] => AddressM[10]~reg0.DATAIN
AddressE[11] => AddressM[11]~reg0.DATAIN
AddressE[12] => AddressM[12]~reg0.DATAIN
AddressE[13] => AddressM[13]~reg0.DATAIN
AddressE[14] => AddressM[14]~reg0.DATAIN
AddressE[15] => AddressM[15]~reg0.DATAIN
AddressE[16] => AddressM[16]~reg0.DATAIN
AddressE[17] => AddressM[17]~reg0.DATAIN
AddressE[18] => AddressM[18]~reg0.DATAIN
AddressE[19] => AddressM[19]~reg0.DATAIN
AddressE[20] => AddressM[20]~reg0.DATAIN
AddressE[21] => AddressM[21]~reg0.DATAIN
AddressE[22] => AddressM[22]~reg0.DATAIN
AddressE[23] => AddressM[23]~reg0.DATAIN
AddressE[24] => AddressM[24]~reg0.DATAIN
AddressE[25] => AddressM[25]~reg0.DATAIN
AddressE[26] => AddressM[26]~reg0.DATAIN
AddressE[27] => AddressM[27]~reg0.DATAIN
AddressE[28] => AddressM[28]~reg0.DATAIN
AddressE[29] => AddressM[29]~reg0.DATAIN
AddressE[30] => AddressM[30]~reg0.DATAIN
AddressE[31] => AddressM[31]~reg0.DATAIN
VSIFlagE[0] => VSIFlagM[0]~reg0.DATAIN
VSIFlagE[1] => VSIFlagM[1]~reg0.DATAIN
ALUOutputE[0][0] => ALUOutputM[0][0]~reg0.DATAIN
ALUOutputE[0][1] => ALUOutputM[0][1]~reg0.DATAIN
ALUOutputE[0][2] => ALUOutputM[0][2]~reg0.DATAIN
ALUOutputE[0][3] => ALUOutputM[0][3]~reg0.DATAIN
ALUOutputE[0][4] => ALUOutputM[0][4]~reg0.DATAIN
ALUOutputE[0][5] => ALUOutputM[0][5]~reg0.DATAIN
ALUOutputE[0][6] => ALUOutputM[0][6]~reg0.DATAIN
ALUOutputE[0][7] => ALUOutputM[0][7]~reg0.DATAIN
ALUOutputE[1][0] => ALUOutputM[1][0]~reg0.DATAIN
ALUOutputE[1][1] => ALUOutputM[1][1]~reg0.DATAIN
ALUOutputE[1][2] => ALUOutputM[1][2]~reg0.DATAIN
ALUOutputE[1][3] => ALUOutputM[1][3]~reg0.DATAIN
ALUOutputE[1][4] => ALUOutputM[1][4]~reg0.DATAIN
ALUOutputE[1][5] => ALUOutputM[1][5]~reg0.DATAIN
ALUOutputE[1][6] => ALUOutputM[1][6]~reg0.DATAIN
ALUOutputE[1][7] => ALUOutputM[1][7]~reg0.DATAIN
ALUOutputE[2][0] => ALUOutputM[2][0]~reg0.DATAIN
ALUOutputE[2][1] => ALUOutputM[2][1]~reg0.DATAIN
ALUOutputE[2][2] => ALUOutputM[2][2]~reg0.DATAIN
ALUOutputE[2][3] => ALUOutputM[2][3]~reg0.DATAIN
ALUOutputE[2][4] => ALUOutputM[2][4]~reg0.DATAIN
ALUOutputE[2][5] => ALUOutputM[2][5]~reg0.DATAIN
ALUOutputE[2][6] => ALUOutputM[2][6]~reg0.DATAIN
ALUOutputE[2][7] => ALUOutputM[2][7]~reg0.DATAIN
ALUOutputE[3][0] => ALUOutputM[3][0]~reg0.DATAIN
ALUOutputE[3][1] => ALUOutputM[3][1]~reg0.DATAIN
ALUOutputE[3][2] => ALUOutputM[3][2]~reg0.DATAIN
ALUOutputE[3][3] => ALUOutputM[3][3]~reg0.DATAIN
ALUOutputE[3][4] => ALUOutputM[3][4]~reg0.DATAIN
ALUOutputE[3][5] => ALUOutputM[3][5]~reg0.DATAIN
ALUOutputE[3][6] => ALUOutputM[3][6]~reg0.DATAIN
ALUOutputE[3][7] => ALUOutputM[3][7]~reg0.DATAIN
ALUOutputE[4][0] => ALUOutputM[4][0]~reg0.DATAIN
ALUOutputE[4][1] => ALUOutputM[4][1]~reg0.DATAIN
ALUOutputE[4][2] => ALUOutputM[4][2]~reg0.DATAIN
ALUOutputE[4][3] => ALUOutputM[4][3]~reg0.DATAIN
ALUOutputE[4][4] => ALUOutputM[4][4]~reg0.DATAIN
ALUOutputE[4][5] => ALUOutputM[4][5]~reg0.DATAIN
ALUOutputE[4][6] => ALUOutputM[4][6]~reg0.DATAIN
ALUOutputE[4][7] => ALUOutputM[4][7]~reg0.DATAIN
ALUOutputE[5][0] => ALUOutputM[5][0]~reg0.DATAIN
ALUOutputE[5][1] => ALUOutputM[5][1]~reg0.DATAIN
ALUOutputE[5][2] => ALUOutputM[5][2]~reg0.DATAIN
ALUOutputE[5][3] => ALUOutputM[5][3]~reg0.DATAIN
ALUOutputE[5][4] => ALUOutputM[5][4]~reg0.DATAIN
ALUOutputE[5][5] => ALUOutputM[5][5]~reg0.DATAIN
ALUOutputE[5][6] => ALUOutputM[5][6]~reg0.DATAIN
ALUOutputE[5][7] => ALUOutputM[5][7]~reg0.DATAIN
WriteDataE[0][0] => WriteDataM[0][0]~reg0.DATAIN
WriteDataE[0][1] => WriteDataM[0][1]~reg0.DATAIN
WriteDataE[0][2] => WriteDataM[0][2]~reg0.DATAIN
WriteDataE[0][3] => WriteDataM[0][3]~reg0.DATAIN
WriteDataE[0][4] => WriteDataM[0][4]~reg0.DATAIN
WriteDataE[0][5] => WriteDataM[0][5]~reg0.DATAIN
WriteDataE[0][6] => WriteDataM[0][6]~reg0.DATAIN
WriteDataE[0][7] => WriteDataM[0][7]~reg0.DATAIN
WriteDataE[1][0] => WriteDataM[1][0]~reg0.DATAIN
WriteDataE[1][1] => WriteDataM[1][1]~reg0.DATAIN
WriteDataE[1][2] => WriteDataM[1][2]~reg0.DATAIN
WriteDataE[1][3] => WriteDataM[1][3]~reg0.DATAIN
WriteDataE[1][4] => WriteDataM[1][4]~reg0.DATAIN
WriteDataE[1][5] => WriteDataM[1][5]~reg0.DATAIN
WriteDataE[1][6] => WriteDataM[1][6]~reg0.DATAIN
WriteDataE[1][7] => WriteDataM[1][7]~reg0.DATAIN
WriteDataE[2][0] => WriteDataM[2][0]~reg0.DATAIN
WriteDataE[2][1] => WriteDataM[2][1]~reg0.DATAIN
WriteDataE[2][2] => WriteDataM[2][2]~reg0.DATAIN
WriteDataE[2][3] => WriteDataM[2][3]~reg0.DATAIN
WriteDataE[2][4] => WriteDataM[2][4]~reg0.DATAIN
WriteDataE[2][5] => WriteDataM[2][5]~reg0.DATAIN
WriteDataE[2][6] => WriteDataM[2][6]~reg0.DATAIN
WriteDataE[2][7] => WriteDataM[2][7]~reg0.DATAIN
WriteDataE[3][0] => WriteDataM[3][0]~reg0.DATAIN
WriteDataE[3][1] => WriteDataM[3][1]~reg0.DATAIN
WriteDataE[3][2] => WriteDataM[3][2]~reg0.DATAIN
WriteDataE[3][3] => WriteDataM[3][3]~reg0.DATAIN
WriteDataE[3][4] => WriteDataM[3][4]~reg0.DATAIN
WriteDataE[3][5] => WriteDataM[3][5]~reg0.DATAIN
WriteDataE[3][6] => WriteDataM[3][6]~reg0.DATAIN
WriteDataE[3][7] => WriteDataM[3][7]~reg0.DATAIN
WriteDataE[4][0] => WriteDataM[4][0]~reg0.DATAIN
WriteDataE[4][1] => WriteDataM[4][1]~reg0.DATAIN
WriteDataE[4][2] => WriteDataM[4][2]~reg0.DATAIN
WriteDataE[4][3] => WriteDataM[4][3]~reg0.DATAIN
WriteDataE[4][4] => WriteDataM[4][4]~reg0.DATAIN
WriteDataE[4][5] => WriteDataM[4][5]~reg0.DATAIN
WriteDataE[4][6] => WriteDataM[4][6]~reg0.DATAIN
WriteDataE[4][7] => WriteDataM[4][7]~reg0.DATAIN
WriteDataE[5][0] => WriteDataM[5][0]~reg0.DATAIN
WriteDataE[5][1] => WriteDataM[5][1]~reg0.DATAIN
WriteDataE[5][2] => WriteDataM[5][2]~reg0.DATAIN
WriteDataE[5][3] => WriteDataM[5][3]~reg0.DATAIN
WriteDataE[5][4] => WriteDataM[5][4]~reg0.DATAIN
WriteDataE[5][5] => WriteDataM[5][5]~reg0.DATAIN
WriteDataE[5][6] => WriteDataM[5][6]~reg0.DATAIN
WriteDataE[5][7] => WriteDataM[5][7]~reg0.DATAIN
RegWriteM <= RegWriteM~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegM <= MemtoRegM~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWriteM <= MemWriteM~reg0.DB_MAX_OUTPUT_PORT_TYPE
FlagsWriteM <= FlagsWriteM~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUFlagsM[0] <= ALUFlagsM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUFlagsM[1] <= ALUFlagsM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3M[0] <= WA3M[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3M[1] <= WA3M[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3M[2] <= WA3M[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3M[3] <= WA3M[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[0] <= AddressM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[1] <= AddressM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[2] <= AddressM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[3] <= AddressM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[4] <= AddressM[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[5] <= AddressM[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[6] <= AddressM[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[7] <= AddressM[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[8] <= AddressM[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[9] <= AddressM[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[10] <= AddressM[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[11] <= AddressM[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[12] <= AddressM[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[13] <= AddressM[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[14] <= AddressM[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[15] <= AddressM[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[16] <= AddressM[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[17] <= AddressM[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[18] <= AddressM[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[19] <= AddressM[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[20] <= AddressM[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[21] <= AddressM[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[22] <= AddressM[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[23] <= AddressM[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[24] <= AddressM[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[25] <= AddressM[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[26] <= AddressM[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[27] <= AddressM[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[28] <= AddressM[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[29] <= AddressM[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[30] <= AddressM[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AddressM[31] <= AddressM[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSIFlagM[0] <= VSIFlagM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSIFlagM[1] <= VSIFlagM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[0][0] <= ALUOutputM[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[0][1] <= ALUOutputM[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[0][2] <= ALUOutputM[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[0][3] <= ALUOutputM[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[0][4] <= ALUOutputM[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[0][5] <= ALUOutputM[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[0][6] <= ALUOutputM[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[0][7] <= ALUOutputM[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[1][0] <= ALUOutputM[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[1][1] <= ALUOutputM[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[1][2] <= ALUOutputM[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[1][3] <= ALUOutputM[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[1][4] <= ALUOutputM[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[1][5] <= ALUOutputM[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[1][6] <= ALUOutputM[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[1][7] <= ALUOutputM[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[2][0] <= ALUOutputM[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[2][1] <= ALUOutputM[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[2][2] <= ALUOutputM[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[2][3] <= ALUOutputM[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[2][4] <= ALUOutputM[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[2][5] <= ALUOutputM[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[2][6] <= ALUOutputM[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[2][7] <= ALUOutputM[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[3][0] <= ALUOutputM[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[3][1] <= ALUOutputM[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[3][2] <= ALUOutputM[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[3][3] <= ALUOutputM[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[3][4] <= ALUOutputM[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[3][5] <= ALUOutputM[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[3][6] <= ALUOutputM[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[3][7] <= ALUOutputM[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[4][0] <= ALUOutputM[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[4][1] <= ALUOutputM[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[4][2] <= ALUOutputM[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[4][3] <= ALUOutputM[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[4][4] <= ALUOutputM[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[4][5] <= ALUOutputM[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[4][6] <= ALUOutputM[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[4][7] <= ALUOutputM[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[5][0] <= ALUOutputM[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[5][1] <= ALUOutputM[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[5][2] <= ALUOutputM[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[5][3] <= ALUOutputM[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[5][4] <= ALUOutputM[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[5][5] <= ALUOutputM[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[5][6] <= ALUOutputM[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputM[5][7] <= ALUOutputM[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[0][0] <= WriteDataM[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[0][1] <= WriteDataM[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[0][2] <= WriteDataM[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[0][3] <= WriteDataM[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[0][4] <= WriteDataM[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[0][5] <= WriteDataM[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[0][6] <= WriteDataM[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[0][7] <= WriteDataM[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[1][0] <= WriteDataM[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[1][1] <= WriteDataM[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[1][2] <= WriteDataM[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[1][3] <= WriteDataM[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[1][4] <= WriteDataM[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[1][5] <= WriteDataM[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[1][6] <= WriteDataM[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[1][7] <= WriteDataM[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[2][0] <= WriteDataM[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[2][1] <= WriteDataM[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[2][2] <= WriteDataM[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[2][3] <= WriteDataM[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[2][4] <= WriteDataM[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[2][5] <= WriteDataM[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[2][6] <= WriteDataM[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[2][7] <= WriteDataM[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[3][0] <= WriteDataM[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[3][1] <= WriteDataM[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[3][2] <= WriteDataM[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[3][3] <= WriteDataM[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[3][4] <= WriteDataM[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[3][5] <= WriteDataM[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[3][6] <= WriteDataM[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[3][7] <= WriteDataM[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[4][0] <= WriteDataM[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[4][1] <= WriteDataM[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[4][2] <= WriteDataM[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[4][3] <= WriteDataM[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[4][4] <= WriteDataM[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[4][5] <= WriteDataM[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[4][6] <= WriteDataM[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[4][7] <= WriteDataM[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[5][0] <= WriteDataM[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[5][1] <= WriteDataM[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[5][2] <= WriteDataM[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[5][3] <= WriteDataM[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[5][4] <= WriteDataM[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[5][5] <= WriteDataM[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[5][6] <= WriteDataM[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteDataM[5][7] <= WriteDataM[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|segment_mem_wb:seg_mem_wb
clk => ALUFlagsW[0]~reg0.CLK
clk => ALUFlagsW[1]~reg0.CLK
clk => FlagsWriteW~reg0.CLK
clk => WA3W[0]~reg0.CLK
clk => WA3W[1]~reg0.CLK
clk => WA3W[2]~reg0.CLK
clk => WA3W[3]~reg0.CLK
clk => VSIFlagW[0]~reg0.CLK
clk => VSIFlagW[1]~reg0.CLK
clk => ALUOutputW[0][0]~reg0.CLK
clk => ALUOutputW[0][1]~reg0.CLK
clk => ALUOutputW[0][2]~reg0.CLK
clk => ALUOutputW[0][3]~reg0.CLK
clk => ALUOutputW[0][4]~reg0.CLK
clk => ALUOutputW[0][5]~reg0.CLK
clk => ALUOutputW[0][6]~reg0.CLK
clk => ALUOutputW[0][7]~reg0.CLK
clk => ALUOutputW[1][0]~reg0.CLK
clk => ALUOutputW[1][1]~reg0.CLK
clk => ALUOutputW[1][2]~reg0.CLK
clk => ALUOutputW[1][3]~reg0.CLK
clk => ALUOutputW[1][4]~reg0.CLK
clk => ALUOutputW[1][5]~reg0.CLK
clk => ALUOutputW[1][6]~reg0.CLK
clk => ALUOutputW[1][7]~reg0.CLK
clk => ALUOutputW[2][0]~reg0.CLK
clk => ALUOutputW[2][1]~reg0.CLK
clk => ALUOutputW[2][2]~reg0.CLK
clk => ALUOutputW[2][3]~reg0.CLK
clk => ALUOutputW[2][4]~reg0.CLK
clk => ALUOutputW[2][5]~reg0.CLK
clk => ALUOutputW[2][6]~reg0.CLK
clk => ALUOutputW[2][7]~reg0.CLK
clk => ALUOutputW[3][0]~reg0.CLK
clk => ALUOutputW[3][1]~reg0.CLK
clk => ALUOutputW[3][2]~reg0.CLK
clk => ALUOutputW[3][3]~reg0.CLK
clk => ALUOutputW[3][4]~reg0.CLK
clk => ALUOutputW[3][5]~reg0.CLK
clk => ALUOutputW[3][6]~reg0.CLK
clk => ALUOutputW[3][7]~reg0.CLK
clk => ALUOutputW[4][0]~reg0.CLK
clk => ALUOutputW[4][1]~reg0.CLK
clk => ALUOutputW[4][2]~reg0.CLK
clk => ALUOutputW[4][3]~reg0.CLK
clk => ALUOutputW[4][4]~reg0.CLK
clk => ALUOutputW[4][5]~reg0.CLK
clk => ALUOutputW[4][6]~reg0.CLK
clk => ALUOutputW[4][7]~reg0.CLK
clk => ALUOutputW[5][0]~reg0.CLK
clk => ALUOutputW[5][1]~reg0.CLK
clk => ALUOutputW[5][2]~reg0.CLK
clk => ALUOutputW[5][3]~reg0.CLK
clk => ALUOutputW[5][4]~reg0.CLK
clk => ALUOutputW[5][5]~reg0.CLK
clk => ALUOutputW[5][6]~reg0.CLK
clk => ALUOutputW[5][7]~reg0.CLK
clk => ReadDataW[0][0]~reg0.CLK
clk => ReadDataW[0][1]~reg0.CLK
clk => ReadDataW[0][2]~reg0.CLK
clk => ReadDataW[0][3]~reg0.CLK
clk => ReadDataW[0][4]~reg0.CLK
clk => ReadDataW[0][5]~reg0.CLK
clk => ReadDataW[0][6]~reg0.CLK
clk => ReadDataW[0][7]~reg0.CLK
clk => ReadDataW[1][0]~reg0.CLK
clk => ReadDataW[1][1]~reg0.CLK
clk => ReadDataW[1][2]~reg0.CLK
clk => ReadDataW[1][3]~reg0.CLK
clk => ReadDataW[1][4]~reg0.CLK
clk => ReadDataW[1][5]~reg0.CLK
clk => ReadDataW[1][6]~reg0.CLK
clk => ReadDataW[1][7]~reg0.CLK
clk => ReadDataW[2][0]~reg0.CLK
clk => ReadDataW[2][1]~reg0.CLK
clk => ReadDataW[2][2]~reg0.CLK
clk => ReadDataW[2][3]~reg0.CLK
clk => ReadDataW[2][4]~reg0.CLK
clk => ReadDataW[2][5]~reg0.CLK
clk => ReadDataW[2][6]~reg0.CLK
clk => ReadDataW[2][7]~reg0.CLK
clk => ReadDataW[3][0]~reg0.CLK
clk => ReadDataW[3][1]~reg0.CLK
clk => ReadDataW[3][2]~reg0.CLK
clk => ReadDataW[3][3]~reg0.CLK
clk => ReadDataW[3][4]~reg0.CLK
clk => ReadDataW[3][5]~reg0.CLK
clk => ReadDataW[3][6]~reg0.CLK
clk => ReadDataW[3][7]~reg0.CLK
clk => ReadDataW[4][0]~reg0.CLK
clk => ReadDataW[4][1]~reg0.CLK
clk => ReadDataW[4][2]~reg0.CLK
clk => ReadDataW[4][3]~reg0.CLK
clk => ReadDataW[4][4]~reg0.CLK
clk => ReadDataW[4][5]~reg0.CLK
clk => ReadDataW[4][6]~reg0.CLK
clk => ReadDataW[4][7]~reg0.CLK
clk => ReadDataW[5][0]~reg0.CLK
clk => ReadDataW[5][1]~reg0.CLK
clk => ReadDataW[5][2]~reg0.CLK
clk => ReadDataW[5][3]~reg0.CLK
clk => ReadDataW[5][4]~reg0.CLK
clk => ReadDataW[5][5]~reg0.CLK
clk => ReadDataW[5][6]~reg0.CLK
clk => ReadDataW[5][7]~reg0.CLK
clk => MemtoRegW~reg0.CLK
clk => RegWriteW~reg0.CLK
reset => ALUFlagsW[0]~reg0.ACLR
reset => ALUFlagsW[1]~reg0.ACLR
reset => FlagsWriteW~reg0.ACLR
reset => WA3W[0]~reg0.ACLR
reset => WA3W[1]~reg0.ACLR
reset => WA3W[2]~reg0.ACLR
reset => WA3W[3]~reg0.ACLR
reset => VSIFlagW[0]~reg0.ACLR
reset => VSIFlagW[1]~reg0.ACLR
reset => ALUOutputW[0][0]~reg0.ACLR
reset => ALUOutputW[0][1]~reg0.ACLR
reset => ALUOutputW[0][2]~reg0.ACLR
reset => ALUOutputW[0][3]~reg0.ACLR
reset => ALUOutputW[0][4]~reg0.ACLR
reset => ALUOutputW[0][5]~reg0.ACLR
reset => ALUOutputW[0][6]~reg0.ACLR
reset => ALUOutputW[0][7]~reg0.ACLR
reset => ALUOutputW[1][0]~reg0.ACLR
reset => ALUOutputW[1][1]~reg0.ACLR
reset => ALUOutputW[1][2]~reg0.ACLR
reset => ALUOutputW[1][3]~reg0.ACLR
reset => ALUOutputW[1][4]~reg0.ACLR
reset => ALUOutputW[1][5]~reg0.ACLR
reset => ALUOutputW[1][6]~reg0.ACLR
reset => ALUOutputW[1][7]~reg0.ACLR
reset => ALUOutputW[2][0]~reg0.ACLR
reset => ALUOutputW[2][1]~reg0.ACLR
reset => ALUOutputW[2][2]~reg0.ACLR
reset => ALUOutputW[2][3]~reg0.ACLR
reset => ALUOutputW[2][4]~reg0.ACLR
reset => ALUOutputW[2][5]~reg0.ACLR
reset => ALUOutputW[2][6]~reg0.ACLR
reset => ALUOutputW[2][7]~reg0.ACLR
reset => ALUOutputW[3][0]~reg0.ACLR
reset => ALUOutputW[3][1]~reg0.ACLR
reset => ALUOutputW[3][2]~reg0.ACLR
reset => ALUOutputW[3][3]~reg0.ACLR
reset => ALUOutputW[3][4]~reg0.ACLR
reset => ALUOutputW[3][5]~reg0.ACLR
reset => ALUOutputW[3][6]~reg0.ACLR
reset => ALUOutputW[3][7]~reg0.ACLR
reset => ALUOutputW[4][0]~reg0.ACLR
reset => ALUOutputW[4][1]~reg0.ACLR
reset => ALUOutputW[4][2]~reg0.ACLR
reset => ALUOutputW[4][3]~reg0.ACLR
reset => ALUOutputW[4][4]~reg0.ACLR
reset => ALUOutputW[4][5]~reg0.ACLR
reset => ALUOutputW[4][6]~reg0.ACLR
reset => ALUOutputW[4][7]~reg0.ACLR
reset => ALUOutputW[5][0]~reg0.ACLR
reset => ALUOutputW[5][1]~reg0.ACLR
reset => ALUOutputW[5][2]~reg0.ACLR
reset => ALUOutputW[5][3]~reg0.ACLR
reset => ALUOutputW[5][4]~reg0.ACLR
reset => ALUOutputW[5][5]~reg0.ACLR
reset => ALUOutputW[5][6]~reg0.ACLR
reset => ALUOutputW[5][7]~reg0.ACLR
reset => ReadDataW[0][0]~reg0.ACLR
reset => ReadDataW[0][1]~reg0.ACLR
reset => ReadDataW[0][2]~reg0.ACLR
reset => ReadDataW[0][3]~reg0.ACLR
reset => ReadDataW[0][4]~reg0.ACLR
reset => ReadDataW[0][5]~reg0.ACLR
reset => ReadDataW[0][6]~reg0.ACLR
reset => ReadDataW[0][7]~reg0.ACLR
reset => ReadDataW[1][0]~reg0.ACLR
reset => ReadDataW[1][1]~reg0.ACLR
reset => ReadDataW[1][2]~reg0.ACLR
reset => ReadDataW[1][3]~reg0.ACLR
reset => ReadDataW[1][4]~reg0.ACLR
reset => ReadDataW[1][5]~reg0.ACLR
reset => ReadDataW[1][6]~reg0.ACLR
reset => ReadDataW[1][7]~reg0.ACLR
reset => ReadDataW[2][0]~reg0.ACLR
reset => ReadDataW[2][1]~reg0.ACLR
reset => ReadDataW[2][2]~reg0.ACLR
reset => ReadDataW[2][3]~reg0.ACLR
reset => ReadDataW[2][4]~reg0.ACLR
reset => ReadDataW[2][5]~reg0.ACLR
reset => ReadDataW[2][6]~reg0.ACLR
reset => ReadDataW[2][7]~reg0.ACLR
reset => ReadDataW[3][0]~reg0.ACLR
reset => ReadDataW[3][1]~reg0.ACLR
reset => ReadDataW[3][2]~reg0.ACLR
reset => ReadDataW[3][3]~reg0.ACLR
reset => ReadDataW[3][4]~reg0.ACLR
reset => ReadDataW[3][5]~reg0.ACLR
reset => ReadDataW[3][6]~reg0.ACLR
reset => ReadDataW[3][7]~reg0.ACLR
reset => ReadDataW[4][0]~reg0.ACLR
reset => ReadDataW[4][1]~reg0.ACLR
reset => ReadDataW[4][2]~reg0.ACLR
reset => ReadDataW[4][3]~reg0.ACLR
reset => ReadDataW[4][4]~reg0.ACLR
reset => ReadDataW[4][5]~reg0.ACLR
reset => ReadDataW[4][6]~reg0.ACLR
reset => ReadDataW[4][7]~reg0.ACLR
reset => ReadDataW[5][0]~reg0.ACLR
reset => ReadDataW[5][1]~reg0.ACLR
reset => ReadDataW[5][2]~reg0.ACLR
reset => ReadDataW[5][3]~reg0.ACLR
reset => ReadDataW[5][4]~reg0.ACLR
reset => ReadDataW[5][5]~reg0.ACLR
reset => ReadDataW[5][6]~reg0.ACLR
reset => ReadDataW[5][7]~reg0.ACLR
reset => MemtoRegW~reg0.ACLR
reset => RegWriteW~reg0.ACLR
RegWriteM => RegWriteW~reg0.DATAIN
MemtoRegM => MemtoRegW~reg0.DATAIN
FlagsWriteM => FlagsWriteW~reg0.DATAIN
ALUFlagsM[0] => ALUFlagsW[0]~reg0.DATAIN
ALUFlagsM[1] => ALUFlagsW[1]~reg0.DATAIN
VSIFlagM[0] => VSIFlagW[0]~reg0.DATAIN
VSIFlagM[1] => VSIFlagW[1]~reg0.DATAIN
WA3M[0] => WA3W[0]~reg0.DATAIN
WA3M[1] => WA3W[1]~reg0.DATAIN
WA3M[2] => WA3W[2]~reg0.DATAIN
WA3M[3] => WA3W[3]~reg0.DATAIN
ReadDataM[0][0] => ReadDataW[0][0]~reg0.DATAIN
ReadDataM[0][1] => ReadDataW[0][1]~reg0.DATAIN
ReadDataM[0][2] => ReadDataW[0][2]~reg0.DATAIN
ReadDataM[0][3] => ReadDataW[0][3]~reg0.DATAIN
ReadDataM[0][4] => ReadDataW[0][4]~reg0.DATAIN
ReadDataM[0][5] => ReadDataW[0][5]~reg0.DATAIN
ReadDataM[0][6] => ReadDataW[0][6]~reg0.DATAIN
ReadDataM[0][7] => ReadDataW[0][7]~reg0.DATAIN
ReadDataM[1][0] => ReadDataW[1][0]~reg0.DATAIN
ReadDataM[1][1] => ReadDataW[1][1]~reg0.DATAIN
ReadDataM[1][2] => ReadDataW[1][2]~reg0.DATAIN
ReadDataM[1][3] => ReadDataW[1][3]~reg0.DATAIN
ReadDataM[1][4] => ReadDataW[1][4]~reg0.DATAIN
ReadDataM[1][5] => ReadDataW[1][5]~reg0.DATAIN
ReadDataM[1][6] => ReadDataW[1][6]~reg0.DATAIN
ReadDataM[1][7] => ReadDataW[1][7]~reg0.DATAIN
ReadDataM[2][0] => ReadDataW[2][0]~reg0.DATAIN
ReadDataM[2][1] => ReadDataW[2][1]~reg0.DATAIN
ReadDataM[2][2] => ReadDataW[2][2]~reg0.DATAIN
ReadDataM[2][3] => ReadDataW[2][3]~reg0.DATAIN
ReadDataM[2][4] => ReadDataW[2][4]~reg0.DATAIN
ReadDataM[2][5] => ReadDataW[2][5]~reg0.DATAIN
ReadDataM[2][6] => ReadDataW[2][6]~reg0.DATAIN
ReadDataM[2][7] => ReadDataW[2][7]~reg0.DATAIN
ReadDataM[3][0] => ReadDataW[3][0]~reg0.DATAIN
ReadDataM[3][1] => ReadDataW[3][1]~reg0.DATAIN
ReadDataM[3][2] => ReadDataW[3][2]~reg0.DATAIN
ReadDataM[3][3] => ReadDataW[3][3]~reg0.DATAIN
ReadDataM[3][4] => ReadDataW[3][4]~reg0.DATAIN
ReadDataM[3][5] => ReadDataW[3][5]~reg0.DATAIN
ReadDataM[3][6] => ReadDataW[3][6]~reg0.DATAIN
ReadDataM[3][7] => ReadDataW[3][7]~reg0.DATAIN
ReadDataM[4][0] => ReadDataW[4][0]~reg0.DATAIN
ReadDataM[4][1] => ReadDataW[4][1]~reg0.DATAIN
ReadDataM[4][2] => ReadDataW[4][2]~reg0.DATAIN
ReadDataM[4][3] => ReadDataW[4][3]~reg0.DATAIN
ReadDataM[4][4] => ReadDataW[4][4]~reg0.DATAIN
ReadDataM[4][5] => ReadDataW[4][5]~reg0.DATAIN
ReadDataM[4][6] => ReadDataW[4][6]~reg0.DATAIN
ReadDataM[4][7] => ReadDataW[4][7]~reg0.DATAIN
ReadDataM[5][0] => ReadDataW[5][0]~reg0.DATAIN
ReadDataM[5][1] => ReadDataW[5][1]~reg0.DATAIN
ReadDataM[5][2] => ReadDataW[5][2]~reg0.DATAIN
ReadDataM[5][3] => ReadDataW[5][3]~reg0.DATAIN
ReadDataM[5][4] => ReadDataW[5][4]~reg0.DATAIN
ReadDataM[5][5] => ReadDataW[5][5]~reg0.DATAIN
ReadDataM[5][6] => ReadDataW[5][6]~reg0.DATAIN
ReadDataM[5][7] => ReadDataW[5][7]~reg0.DATAIN
ALUOutputM[0][0] => ALUOutputW[0][0]~reg0.DATAIN
ALUOutputM[0][1] => ALUOutputW[0][1]~reg0.DATAIN
ALUOutputM[0][2] => ALUOutputW[0][2]~reg0.DATAIN
ALUOutputM[0][3] => ALUOutputW[0][3]~reg0.DATAIN
ALUOutputM[0][4] => ALUOutputW[0][4]~reg0.DATAIN
ALUOutputM[0][5] => ALUOutputW[0][5]~reg0.DATAIN
ALUOutputM[0][6] => ALUOutputW[0][6]~reg0.DATAIN
ALUOutputM[0][7] => ALUOutputW[0][7]~reg0.DATAIN
ALUOutputM[1][0] => ALUOutputW[1][0]~reg0.DATAIN
ALUOutputM[1][1] => ALUOutputW[1][1]~reg0.DATAIN
ALUOutputM[1][2] => ALUOutputW[1][2]~reg0.DATAIN
ALUOutputM[1][3] => ALUOutputW[1][3]~reg0.DATAIN
ALUOutputM[1][4] => ALUOutputW[1][4]~reg0.DATAIN
ALUOutputM[1][5] => ALUOutputW[1][5]~reg0.DATAIN
ALUOutputM[1][6] => ALUOutputW[1][6]~reg0.DATAIN
ALUOutputM[1][7] => ALUOutputW[1][7]~reg0.DATAIN
ALUOutputM[2][0] => ALUOutputW[2][0]~reg0.DATAIN
ALUOutputM[2][1] => ALUOutputW[2][1]~reg0.DATAIN
ALUOutputM[2][2] => ALUOutputW[2][2]~reg0.DATAIN
ALUOutputM[2][3] => ALUOutputW[2][3]~reg0.DATAIN
ALUOutputM[2][4] => ALUOutputW[2][4]~reg0.DATAIN
ALUOutputM[2][5] => ALUOutputW[2][5]~reg0.DATAIN
ALUOutputM[2][6] => ALUOutputW[2][6]~reg0.DATAIN
ALUOutputM[2][7] => ALUOutputW[2][7]~reg0.DATAIN
ALUOutputM[3][0] => ALUOutputW[3][0]~reg0.DATAIN
ALUOutputM[3][1] => ALUOutputW[3][1]~reg0.DATAIN
ALUOutputM[3][2] => ALUOutputW[3][2]~reg0.DATAIN
ALUOutputM[3][3] => ALUOutputW[3][3]~reg0.DATAIN
ALUOutputM[3][4] => ALUOutputW[3][4]~reg0.DATAIN
ALUOutputM[3][5] => ALUOutputW[3][5]~reg0.DATAIN
ALUOutputM[3][6] => ALUOutputW[3][6]~reg0.DATAIN
ALUOutputM[3][7] => ALUOutputW[3][7]~reg0.DATAIN
ALUOutputM[4][0] => ALUOutputW[4][0]~reg0.DATAIN
ALUOutputM[4][1] => ALUOutputW[4][1]~reg0.DATAIN
ALUOutputM[4][2] => ALUOutputW[4][2]~reg0.DATAIN
ALUOutputM[4][3] => ALUOutputW[4][3]~reg0.DATAIN
ALUOutputM[4][4] => ALUOutputW[4][4]~reg0.DATAIN
ALUOutputM[4][5] => ALUOutputW[4][5]~reg0.DATAIN
ALUOutputM[4][6] => ALUOutputW[4][6]~reg0.DATAIN
ALUOutputM[4][7] => ALUOutputW[4][7]~reg0.DATAIN
ALUOutputM[5][0] => ALUOutputW[5][0]~reg0.DATAIN
ALUOutputM[5][1] => ALUOutputW[5][1]~reg0.DATAIN
ALUOutputM[5][2] => ALUOutputW[5][2]~reg0.DATAIN
ALUOutputM[5][3] => ALUOutputW[5][3]~reg0.DATAIN
ALUOutputM[5][4] => ALUOutputW[5][4]~reg0.DATAIN
ALUOutputM[5][5] => ALUOutputW[5][5]~reg0.DATAIN
ALUOutputM[5][6] => ALUOutputW[5][6]~reg0.DATAIN
ALUOutputM[5][7] => ALUOutputW[5][7]~reg0.DATAIN
RegWriteW <= RegWriteW~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoRegW <= MemtoRegW~reg0.DB_MAX_OUTPUT_PORT_TYPE
FlagsWriteW <= FlagsWriteW~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUFlagsW[0] <= ALUFlagsW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUFlagsW[1] <= ALUFlagsW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSIFlagW[0] <= VSIFlagW[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VSIFlagW[1] <= VSIFlagW[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3W[0] <= WA3W[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3W[1] <= WA3W[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3W[2] <= WA3W[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WA3W[3] <= WA3W[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[0][0] <= ReadDataW[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[0][1] <= ReadDataW[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[0][2] <= ReadDataW[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[0][3] <= ReadDataW[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[0][4] <= ReadDataW[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[0][5] <= ReadDataW[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[0][6] <= ReadDataW[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[0][7] <= ReadDataW[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[1][0] <= ReadDataW[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[1][1] <= ReadDataW[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[1][2] <= ReadDataW[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[1][3] <= ReadDataW[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[1][4] <= ReadDataW[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[1][5] <= ReadDataW[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[1][6] <= ReadDataW[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[1][7] <= ReadDataW[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[2][0] <= ReadDataW[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[2][1] <= ReadDataW[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[2][2] <= ReadDataW[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[2][3] <= ReadDataW[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[2][4] <= ReadDataW[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[2][5] <= ReadDataW[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[2][6] <= ReadDataW[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[2][7] <= ReadDataW[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[3][0] <= ReadDataW[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[3][1] <= ReadDataW[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[3][2] <= ReadDataW[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[3][3] <= ReadDataW[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[3][4] <= ReadDataW[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[3][5] <= ReadDataW[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[3][6] <= ReadDataW[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[3][7] <= ReadDataW[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[4][0] <= ReadDataW[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[4][1] <= ReadDataW[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[4][2] <= ReadDataW[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[4][3] <= ReadDataW[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[4][4] <= ReadDataW[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[4][5] <= ReadDataW[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[4][6] <= ReadDataW[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[4][7] <= ReadDataW[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[5][0] <= ReadDataW[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[5][1] <= ReadDataW[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[5][2] <= ReadDataW[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[5][3] <= ReadDataW[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[5][4] <= ReadDataW[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[5][5] <= ReadDataW[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[5][6] <= ReadDataW[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadDataW[5][7] <= ReadDataW[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[0][0] <= ALUOutputW[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[0][1] <= ALUOutputW[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[0][2] <= ALUOutputW[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[0][3] <= ALUOutputW[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[0][4] <= ALUOutputW[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[0][5] <= ALUOutputW[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[0][6] <= ALUOutputW[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[0][7] <= ALUOutputW[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[1][0] <= ALUOutputW[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[1][1] <= ALUOutputW[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[1][2] <= ALUOutputW[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[1][3] <= ALUOutputW[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[1][4] <= ALUOutputW[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[1][5] <= ALUOutputW[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[1][6] <= ALUOutputW[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[1][7] <= ALUOutputW[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[2][0] <= ALUOutputW[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[2][1] <= ALUOutputW[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[2][2] <= ALUOutputW[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[2][3] <= ALUOutputW[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[2][4] <= ALUOutputW[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[2][5] <= ALUOutputW[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[2][6] <= ALUOutputW[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[2][7] <= ALUOutputW[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[3][0] <= ALUOutputW[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[3][1] <= ALUOutputW[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[3][2] <= ALUOutputW[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[3][3] <= ALUOutputW[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[3][4] <= ALUOutputW[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[3][5] <= ALUOutputW[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[3][6] <= ALUOutputW[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[3][7] <= ALUOutputW[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[4][0] <= ALUOutputW[4][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[4][1] <= ALUOutputW[4][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[4][2] <= ALUOutputW[4][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[4][3] <= ALUOutputW[4][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[4][4] <= ALUOutputW[4][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[4][5] <= ALUOutputW[4][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[4][6] <= ALUOutputW[4][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[4][7] <= ALUOutputW[4][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[5][0] <= ALUOutputW[5][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[5][1] <= ALUOutputW[5][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[5][2] <= ALUOutputW[5][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[5][3] <= ALUOutputW[5][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[5][4] <= ALUOutputW[5][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[5][5] <= ALUOutputW[5][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[5][6] <= ALUOutputW[5][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOutputW[5][7] <= ALUOutputW[5][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|cpu:cpu|datapath:dp|mux2_vec:res_mux
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
s => y.OUTPUTSELECT
d0[0][0] => y.DATAA
d0[0][1] => y.DATAA
d0[0][2] => y.DATAA
d0[0][3] => y.DATAA
d0[0][4] => y.DATAA
d0[0][5] => y.DATAA
d0[0][6] => y.DATAA
d0[0][7] => y.DATAA
d0[1][0] => y.DATAA
d0[1][1] => y.DATAA
d0[1][2] => y.DATAA
d0[1][3] => y.DATAA
d0[1][4] => y.DATAA
d0[1][5] => y.DATAA
d0[1][6] => y.DATAA
d0[1][7] => y.DATAA
d0[2][0] => y.DATAA
d0[2][1] => y.DATAA
d0[2][2] => y.DATAA
d0[2][3] => y.DATAA
d0[2][4] => y.DATAA
d0[2][5] => y.DATAA
d0[2][6] => y.DATAA
d0[2][7] => y.DATAA
d0[3][0] => y.DATAA
d0[3][1] => y.DATAA
d0[3][2] => y.DATAA
d0[3][3] => y.DATAA
d0[3][4] => y.DATAA
d0[3][5] => y.DATAA
d0[3][6] => y.DATAA
d0[3][7] => y.DATAA
d0[4][0] => y.DATAA
d0[4][1] => y.DATAA
d0[4][2] => y.DATAA
d0[4][3] => y.DATAA
d0[4][4] => y.DATAA
d0[4][5] => y.DATAA
d0[4][6] => y.DATAA
d0[4][7] => y.DATAA
d0[5][0] => y.DATAA
d0[5][1] => y.DATAA
d0[5][2] => y.DATAA
d0[5][3] => y.DATAA
d0[5][4] => y.DATAA
d0[5][5] => y.DATAA
d0[5][6] => y.DATAA
d0[5][7] => y.DATAA
d1[0][0] => y.DATAB
d1[0][1] => y.DATAB
d1[0][2] => y.DATAB
d1[0][3] => y.DATAB
d1[0][4] => y.DATAB
d1[0][5] => y.DATAB
d1[0][6] => y.DATAB
d1[0][7] => y.DATAB
d1[1][0] => y.DATAB
d1[1][1] => y.DATAB
d1[1][2] => y.DATAB
d1[1][3] => y.DATAB
d1[1][4] => y.DATAB
d1[1][5] => y.DATAB
d1[1][6] => y.DATAB
d1[1][7] => y.DATAB
d1[2][0] => y.DATAB
d1[2][1] => y.DATAB
d1[2][2] => y.DATAB
d1[2][3] => y.DATAB
d1[2][4] => y.DATAB
d1[2][5] => y.DATAB
d1[2][6] => y.DATAB
d1[2][7] => y.DATAB
d1[3][0] => y.DATAB
d1[3][1] => y.DATAB
d1[3][2] => y.DATAB
d1[3][3] => y.DATAB
d1[3][4] => y.DATAB
d1[3][5] => y.DATAB
d1[3][6] => y.DATAB
d1[3][7] => y.DATAB
d1[4][0] => y.DATAB
d1[4][1] => y.DATAB
d1[4][2] => y.DATAB
d1[4][3] => y.DATAB
d1[4][4] => y.DATAB
d1[4][5] => y.DATAB
d1[4][6] => y.DATAB
d1[4][7] => y.DATAB
d1[5][0] => y.DATAB
d1[5][1] => y.DATAB
d1[5][2] => y.DATAB
d1[5][3] => y.DATAB
d1[5][4] => y.DATAB
d1[5][5] => y.DATAB
d1[5][6] => y.DATAB
d1[5][7] => y.DATAB
y[0][0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[0][1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[0][2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[0][3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[0][4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[0][5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[0][6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[0][7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1][0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1][1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1][2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1][3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1][4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1][5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1][6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1][7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2][0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2][1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2][2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2][3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2][4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2][5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2][6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2][7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3][0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3][1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3][2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3][3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3][4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3][5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3][6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3][7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4][0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4][1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4][2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4][3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4][4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4][5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4][6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4][7] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5][0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5][1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5][2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5][3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5][4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5][5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5][6] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5][7] <= y.DB_MAX_OUTPUT_PORT_TYPE


|top|instr_mem:instr_mem
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => RAM.RADDR
A[3] => RAM.RADDR1
A[4] => RAM.RADDR2
A[5] => RAM.RADDR3
A[6] => RAM.RADDR4
A[7] => RAM.RADDR5
A[8] => RAM.RADDR6
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
RD[0] <= RAM.DATAOUT
RD[1] <= RAM.DATAOUT1
RD[2] <= RAM.DATAOUT2
RD[3] <= RAM.DATAOUT3
RD[4] <= RAM.DATAOUT4
RD[5] <= RAM.DATAOUT5
RD[6] <= RAM.DATAOUT6
RD[7] <= RAM.DATAOUT7
RD[8] <= RAM.DATAOUT8
RD[9] <= RAM.DATAOUT9
RD[10] <= RAM.DATAOUT10
RD[11] <= RAM.DATAOUT11
RD[12] <= RAM.DATAOUT12
RD[13] <= RAM.DATAOUT13
RD[14] <= RAM.DATAOUT14
RD[15] <= RAM.DATAOUT15
RD[16] <= RAM.DATAOUT16
RD[17] <= RAM.DATAOUT17
RD[18] <= RAM.DATAOUT18
RD[19] <= RAM.DATAOUT19
RD[20] <= RAM.DATAOUT20
RD[21] <= RAM.DATAOUT21
RD[22] <= RAM.DATAOUT22
RD[23] <= RAM.DATAOUT23
RD[24] <= RAM.DATAOUT24
RD[25] <= RAM.DATAOUT25
RD[26] <= RAM.DATAOUT26
RD[27] <= RAM.DATAOUT27
RD[28] <= RAM.DATAOUT28
RD[29] <= RAM.DATAOUT29
RD[30] <= RAM.DATAOUT30
RD[31] <= RAM.DATAOUT31


|top|data_mem:data_mem
clk => RAM.we_a.CLK
clk => RAM.waddr_a[6].CLK
clk => RAM.waddr_a[5].CLK
clk => RAM.waddr_a[4].CLK
clk => RAM.waddr_a[3].CLK
clk => RAM.waddr_a[2].CLK
clk => RAM.waddr_a[1].CLK
clk => RAM.waddr_a[0].CLK
clk => RAM.data_a[5][7].CLK
clk => RAM.data_a[5][6].CLK
clk => RAM.data_a[5][5].CLK
clk => RAM.data_a[5][4].CLK
clk => RAM.data_a[5][3].CLK
clk => RAM.data_a[5][2].CLK
clk => RAM.data_a[5][1].CLK
clk => RAM.data_a[5][0].CLK
clk => RAM.data_a[4][7].CLK
clk => RAM.data_a[4][6].CLK
clk => RAM.data_a[4][5].CLK
clk => RAM.data_a[4][4].CLK
clk => RAM.data_a[4][3].CLK
clk => RAM.data_a[4][2].CLK
clk => RAM.data_a[4][1].CLK
clk => RAM.data_a[4][0].CLK
clk => RAM.data_a[3][7].CLK
clk => RAM.data_a[3][6].CLK
clk => RAM.data_a[3][5].CLK
clk => RAM.data_a[3][4].CLK
clk => RAM.data_a[3][3].CLK
clk => RAM.data_a[3][2].CLK
clk => RAM.data_a[3][1].CLK
clk => RAM.data_a[3][0].CLK
clk => RAM.data_a[2][7].CLK
clk => RAM.data_a[2][6].CLK
clk => RAM.data_a[2][5].CLK
clk => RAM.data_a[2][4].CLK
clk => RAM.data_a[2][3].CLK
clk => RAM.data_a[2][2].CLK
clk => RAM.data_a[2][1].CLK
clk => RAM.data_a[2][0].CLK
clk => RAM.data_a[1][7].CLK
clk => RAM.data_a[1][6].CLK
clk => RAM.data_a[1][5].CLK
clk => RAM.data_a[1][4].CLK
clk => RAM.data_a[1][3].CLK
clk => RAM.data_a[1][2].CLK
clk => RAM.data_a[1][1].CLK
clk => RAM.data_a[1][0].CLK
clk => RAM.data_a[0][7].CLK
clk => RAM.data_a[0][6].CLK
clk => RAM.data_a[0][5].CLK
clk => RAM.data_a[0][4].CLK
clk => RAM.data_a[0][3].CLK
clk => RAM.data_a[0][2].CLK
clk => RAM.data_a[0][1].CLK
clk => RAM.data_a[0][0].CLK
clk => RAM.CLK0
WE => RAM.we_a.DATAIN
WE => RAM.WE
A[0] => ~NO_FANOUT~
A[1] => ~NO_FANOUT~
A[2] => RAM.waddr_a[0].DATAIN
A[2] => RAM.WADDR
A[2] => RAM.RADDR
A[3] => RAM.waddr_a[1].DATAIN
A[3] => RAM.WADDR1
A[3] => RAM.RADDR1
A[4] => RAM.waddr_a[2].DATAIN
A[4] => RAM.WADDR2
A[4] => RAM.RADDR2
A[5] => RAM.waddr_a[3].DATAIN
A[5] => RAM.WADDR3
A[5] => RAM.RADDR3
A[6] => RAM.waddr_a[4].DATAIN
A[6] => RAM.WADDR4
A[6] => RAM.RADDR4
A[7] => RAM.waddr_a[5].DATAIN
A[7] => RAM.WADDR5
A[7] => RAM.RADDR5
A[8] => RAM.waddr_a[6].DATAIN
A[8] => RAM.WADDR6
A[8] => RAM.RADDR6
A[9] => ~NO_FANOUT~
A[10] => ~NO_FANOUT~
A[11] => ~NO_FANOUT~
A[12] => ~NO_FANOUT~
A[13] => ~NO_FANOUT~
A[14] => ~NO_FANOUT~
A[15] => ~NO_FANOUT~
A[16] => ~NO_FANOUT~
A[17] => ~NO_FANOUT~
A[18] => ~NO_FANOUT~
A[19] => ~NO_FANOUT~
A[20] => ~NO_FANOUT~
A[21] => ~NO_FANOUT~
A[22] => ~NO_FANOUT~
A[23] => ~NO_FANOUT~
A[24] => ~NO_FANOUT~
A[25] => ~NO_FANOUT~
A[26] => ~NO_FANOUT~
A[27] => ~NO_FANOUT~
A[28] => ~NO_FANOUT~
A[29] => ~NO_FANOUT~
A[30] => ~NO_FANOUT~
A[31] => ~NO_FANOUT~
WD[0][0] => RAM.data_a[0][0].DATAIN
WD[0][0] => RAM.DATAIN
WD[0][1] => RAM.data_a[0][1].DATAIN
WD[0][1] => RAM.DATAIN1
WD[0][2] => RAM.data_a[0][2].DATAIN
WD[0][2] => RAM.DATAIN2
WD[0][3] => RAM.data_a[0][3].DATAIN
WD[0][3] => RAM.DATAIN3
WD[0][4] => RAM.data_a[0][4].DATAIN
WD[0][4] => RAM.DATAIN4
WD[0][5] => RAM.data_a[0][5].DATAIN
WD[0][5] => RAM.DATAIN5
WD[0][6] => RAM.data_a[0][6].DATAIN
WD[0][6] => RAM.DATAIN6
WD[0][7] => RAM.data_a[0][7].DATAIN
WD[0][7] => RAM.DATAIN7
WD[1][0] => RAM.data_a[1][0].DATAIN
WD[1][0] => RAM.DATAIN8
WD[1][1] => RAM.data_a[1][1].DATAIN
WD[1][1] => RAM.DATAIN9
WD[1][2] => RAM.data_a[1][2].DATAIN
WD[1][2] => RAM.DATAIN10
WD[1][3] => RAM.data_a[1][3].DATAIN
WD[1][3] => RAM.DATAIN11
WD[1][4] => RAM.data_a[1][4].DATAIN
WD[1][4] => RAM.DATAIN12
WD[1][5] => RAM.data_a[1][5].DATAIN
WD[1][5] => RAM.DATAIN13
WD[1][6] => RAM.data_a[1][6].DATAIN
WD[1][6] => RAM.DATAIN14
WD[1][7] => RAM.data_a[1][7].DATAIN
WD[1][7] => RAM.DATAIN15
WD[2][0] => RAM.data_a[2][0].DATAIN
WD[2][0] => RAM.DATAIN16
WD[2][1] => RAM.data_a[2][1].DATAIN
WD[2][1] => RAM.DATAIN17
WD[2][2] => RAM.data_a[2][2].DATAIN
WD[2][2] => RAM.DATAIN18
WD[2][3] => RAM.data_a[2][3].DATAIN
WD[2][3] => RAM.DATAIN19
WD[2][4] => RAM.data_a[2][4].DATAIN
WD[2][4] => RAM.DATAIN20
WD[2][5] => RAM.data_a[2][5].DATAIN
WD[2][5] => RAM.DATAIN21
WD[2][6] => RAM.data_a[2][6].DATAIN
WD[2][6] => RAM.DATAIN22
WD[2][7] => RAM.data_a[2][7].DATAIN
WD[2][7] => RAM.DATAIN23
WD[3][0] => RAM.data_a[3][0].DATAIN
WD[3][0] => RAM.DATAIN24
WD[3][1] => RAM.data_a[3][1].DATAIN
WD[3][1] => RAM.DATAIN25
WD[3][2] => RAM.data_a[3][2].DATAIN
WD[3][2] => RAM.DATAIN26
WD[3][3] => RAM.data_a[3][3].DATAIN
WD[3][3] => RAM.DATAIN27
WD[3][4] => RAM.data_a[3][4].DATAIN
WD[3][4] => RAM.DATAIN28
WD[3][5] => RAM.data_a[3][5].DATAIN
WD[3][5] => RAM.DATAIN29
WD[3][6] => RAM.data_a[3][6].DATAIN
WD[3][6] => RAM.DATAIN30
WD[3][7] => RAM.data_a[3][7].DATAIN
WD[3][7] => RAM.DATAIN31
WD[4][0] => RAM.data_a[4][0].DATAIN
WD[4][0] => RAM.DATAIN32
WD[4][1] => RAM.data_a[4][1].DATAIN
WD[4][1] => RAM.DATAIN33
WD[4][2] => RAM.data_a[4][2].DATAIN
WD[4][2] => RAM.DATAIN34
WD[4][3] => RAM.data_a[4][3].DATAIN
WD[4][3] => RAM.DATAIN35
WD[4][4] => RAM.data_a[4][4].DATAIN
WD[4][4] => RAM.DATAIN36
WD[4][5] => RAM.data_a[4][5].DATAIN
WD[4][5] => RAM.DATAIN37
WD[4][6] => RAM.data_a[4][6].DATAIN
WD[4][6] => RAM.DATAIN38
WD[4][7] => RAM.data_a[4][7].DATAIN
WD[4][7] => RAM.DATAIN39
WD[5][0] => RAM.data_a[5][0].DATAIN
WD[5][0] => RAM.DATAIN40
WD[5][1] => RAM.data_a[5][1].DATAIN
WD[5][1] => RAM.DATAIN41
WD[5][2] => RAM.data_a[5][2].DATAIN
WD[5][2] => RAM.DATAIN42
WD[5][3] => RAM.data_a[5][3].DATAIN
WD[5][3] => RAM.DATAIN43
WD[5][4] => RAM.data_a[5][4].DATAIN
WD[5][4] => RAM.DATAIN44
WD[5][5] => RAM.data_a[5][5].DATAIN
WD[5][5] => RAM.DATAIN45
WD[5][6] => RAM.data_a[5][6].DATAIN
WD[5][6] => RAM.DATAIN46
WD[5][7] => RAM.data_a[5][7].DATAIN
WD[5][7] => RAM.DATAIN47
RD[0][0] <= RAM.DATAOUT
RD[0][1] <= RAM.DATAOUT1
RD[0][2] <= RAM.DATAOUT2
RD[0][3] <= RAM.DATAOUT3
RD[0][4] <= RAM.DATAOUT4
RD[0][5] <= RAM.DATAOUT5
RD[0][6] <= RAM.DATAOUT6
RD[0][7] <= RAM.DATAOUT7
RD[1][0] <= RAM.DATAOUT8
RD[1][1] <= RAM.DATAOUT9
RD[1][2] <= RAM.DATAOUT10
RD[1][3] <= RAM.DATAOUT11
RD[1][4] <= RAM.DATAOUT12
RD[1][5] <= RAM.DATAOUT13
RD[1][6] <= RAM.DATAOUT14
RD[1][7] <= RAM.DATAOUT15
RD[2][0] <= RAM.DATAOUT16
RD[2][1] <= RAM.DATAOUT17
RD[2][2] <= RAM.DATAOUT18
RD[2][3] <= RAM.DATAOUT19
RD[2][4] <= RAM.DATAOUT20
RD[2][5] <= RAM.DATAOUT21
RD[2][6] <= RAM.DATAOUT22
RD[2][7] <= RAM.DATAOUT23
RD[3][0] <= RAM.DATAOUT24
RD[3][1] <= RAM.DATAOUT25
RD[3][2] <= RAM.DATAOUT26
RD[3][3] <= RAM.DATAOUT27
RD[3][4] <= RAM.DATAOUT28
RD[3][5] <= RAM.DATAOUT29
RD[3][6] <= RAM.DATAOUT30
RD[3][7] <= RAM.DATAOUT31
RD[4][0] <= RAM.DATAOUT32
RD[4][1] <= RAM.DATAOUT33
RD[4][2] <= RAM.DATAOUT34
RD[4][3] <= RAM.DATAOUT35
RD[4][4] <= RAM.DATAOUT36
RD[4][5] <= RAM.DATAOUT37
RD[4][6] <= RAM.DATAOUT38
RD[4][7] <= RAM.DATAOUT39
RD[5][0] <= RAM.DATAOUT40
RD[5][1] <= RAM.DATAOUT41
RD[5][2] <= RAM.DATAOUT42
RD[5][3] <= RAM.DATAOUT43
RD[5][4] <= RAM.DATAOUT44
RD[5][5] <= RAM.DATAOUT45
RD[5][6] <= RAM.DATAOUT46
RD[5][7] <= RAM.DATAOUT47


