module alu(
    input      [31:0] a,
    input      [31:0] b,
    input      [3:0]  alu_op,
    output reg [31:0] result,
    output            zero,
    output            less   // âœ¨ æ–°å¢è¼¸å‡ºï¼šç”¨ä¾†åˆ¤æ–·æ¯”è¼ƒçµæœ    
);

    // ğŸ† çµ±ä¸€é‹ç®—ç¢¼å®šç¾© (å»ºè­°èˆ‡ decoder.v ä¿æŒçµ•å°ä¸€è‡´)
    localparam ALU_ADD  = 4'b0000;
    localparam ALU_SUB  = 4'b1000;
    localparam ALU_AND  = 4'b0111;
    localparam ALU_OR   = 4'b0110;
    localparam ALU_XOR  = 4'b0100;
    localparam ALU_SLL  = 4'b0001; 
    localparam ALU_SRL  = 4'b0101; 
    localparam ALU_SRA  = 4'b1101; 
    localparam ALU_SLT  = 4'b0010; // RISC-V æ¨™æº–ç¢¼
    localparam ALU_SLTU = 4'b0011; // RISC-V æ¨™æº–ç¢¼
    localparam ALU_MUL  = 4'b1001; // ğŸ† é¸ä¸€å€‹æ²’ç”¨éçš„ç·¨ç¢¼    
    localparam ALU_DIV  = 4'b1010; 
    localparam ALU_REM  = 4'b1011;
    localparam ALU_CSR  = 4'b1110; // ğŸ† æ–°å¢ï¼šCSR æ“ä½œ
    localparam ALU_SYS  = 4'b1111; // ğŸ† æ–°å¢ï¼šç³»çµ±èª¿ç”¨

    integer i; 

    // å»ºç«‹æœ‰ç¬¦è™Ÿå½±å­è®Šæ•¸ï¼Œç¢ºä¿æ¯”è¼ƒé‚è¼¯æ­£ç¢º
    wire signed [31:0] s_a = a;
    wire signed [31:0] s_b = b;

    always @(*) begin
        case (alu_op)
            ALU_ADD:  result = a + b;
            ALU_SUB:  result = a - b;
            ALU_AND:  result = a & b;
            ALU_OR:   result = a | b;
            ALU_XOR:  result = a ^ b;
            ALU_SLL:  result = a << b[4:0];
            ALU_SRL:  result = a >> b[4:0];
            ALU_SRA:  result = s_a >>> b[4:0]; // ç›´æ¥ç”¨ s_a å³å¯
            ALU_MUL:  result = a * b; // ğŸ† ç¡¬é«”ä¹˜æ³•

            // ğŸ† ä¿®æ­£å¾Œçš„æ¯”è¼ƒé‚è¼¯
            ALU_SLT:  result = (s_a < s_b) ? 32'd1 : 32'd0;
            ALU_SLTU: result = (a < b)     ? 32'd1 : 32'd0;
            ALU_DIV:  result = (b == 32'd0) ? 32'hFFFFFFFF : (a / b);
            ALU_REM:  result = (b == 32'd0) ? a : (a % b);
            
            default: begin
                result = 32'd0;
                // èª¿è©¦è¼¸å‡ºï¼šå¦‚æœåŸ·è¡Œåˆ°é€™è£¡ï¼Œèªªæ˜ alu_op ä¸æ˜¯é æœŸçš„å€¼
            end
        endcase
    end

// --- ä¿®æ”¹ alu.v æœ€å¾Œå…©è¡Œ ---
    assign zero = (a == b);
    // ğŸ† ç¢ºä¿ SLTU (0011) èµ°ç„¡ç¬¦è™Ÿæ¯”è¼ƒï¼Œå…¶ä»–èµ°æœ‰ç¬¦è™Ÿæ¯”è¼ƒ
    assign less = (alu_op == 4'b0011) ? (a < b) : ($signed(a) < $signed(b));

endmodule