#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 11 14:31:27 2024
# Process ID: 11284
# Current directory: C:/Users/CST/Desktop/lab6/DispNumber_sch/DispNumber_sch.runs/synth_1
# Command line: vivado.exe -log DispNum.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DispNum.tcl
# Log file: C:/Users/CST/Desktop/lab6/DispNumber_sch/DispNumber_sch.runs/synth_1/DispNum.vds
# Journal file: C:/Users/CST/Desktop/lab6/DispNumber_sch/DispNumber_sch.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DispNum.tcl -notrace
Command: synth_design -top DispNum -part xc7k160tffg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12732
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1127.984 ; gain = 39.043
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DispNum' [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/circuit/DispNum.v:9]
INFO: [Synth 8-6157] synthesizing module 'MyMC14495' [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/circuit/MyMC14495.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_3_INPUTS' [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/gates/AND_GATE_3_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_3_INPUTS' (1#1) [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/gates/AND_GATE_3_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE' [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/gates/OR_GATE.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE' (2#1) [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/gates/OR_GATE.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_4_INPUTS' [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/gates/AND_GATE_4_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_4_INPUTS' (3#1) [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/gates/AND_GATE_4_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_3_INPUTS' [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/gates/OR_GATE_3_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_3_INPUTS' (4#1) [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/gates/OR_GATE_3_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_4_INPUTS' [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/gates/OR_GATE_4_INPUTS.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_4_INPUTS' (5#1) [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/gates/OR_GATE_4_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE' [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/gates/AND_GATE.v:9]
	Parameter BubblesMask bound to: 65'b00000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE' (6#1) [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/gates/AND_GATE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'MyMC14495' (7#1) [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/circuit/MyMC14495.v:9]
INFO: [Synth 8-6155] done synthesizing module 'DispNum' (8#1) [C:/Users/CST/Desktop/lab6/lab6/DispNum/verilog/circuit/DispNum.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1180.820 ; gain = 91.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1180.820 ; gain = 91.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1180.820 ; gain = 91.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1180.820 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/CST/Desktop/lab6/DispNumber_sch/DispNumber_sch.srcs/constrs_1/new/MC14495_XDC.xdc]
Finished Parsing XDC File [C:/Users/CST/Desktop/lab6/DispNumber_sch/DispNumber_sch.srcs/constrs_1/new/MC14495_XDC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/CST/Desktop/lab6/DispNumber_sch/DispNumber_sch.srcs/constrs_1/new/MC14495_XDC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DispNum_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DispNum_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1292.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.207 ; gain = 203.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.207 ; gain = 203.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.207 ; gain = 203.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1292.207 ; gain = 203.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1292.207 ; gain = 203.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1292.207 ; gain = 203.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1292.207 ; gain = 203.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1292.207 ; gain = 203.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1298.664 ; gain = 209.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1298.664 ; gain = 209.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1298.664 ; gain = 209.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1298.664 ; gain = 209.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1298.664 ; gain = 209.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1298.664 ; gain = 209.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     5|
|2     |LUT5 |     7|
|3     |IBUF |    10|
|4     |OBUF |    13|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1298.664 ; gain = 209.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1298.664 ; gain = 98.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1298.664 ; gain = 209.723
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1310.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1317.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1317.203 ; gain = 228.262
INFO: [Common 17-1381] The checkpoint 'C:/Users/CST/Desktop/lab6/DispNumber_sch/DispNumber_sch.runs/synth_1/DispNum.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DispNum_utilization_synth.rpt -pb DispNum_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 14:31:53 2024...
