
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003775                       # Number of seconds simulated
sim_ticks                                  3774576831                       # Number of ticks simulated
final_tick                               533384095767                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 153268                       # Simulator instruction rate (inst/s)
host_op_rate                                   203424                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 299372                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892716                       # Number of bytes of host memory used
host_seconds                                 12608.33                       # Real time elapsed on the host
sim_insts                                  1932457114                       # Number of instructions simulated
sim_ops                                    2564836541                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       570368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       364160                       # Number of bytes read from this memory
system.physmem.bytes_read::total               945920                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11392                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       129280                       # Number of bytes written to this memory
system.physmem.bytes_written::total            129280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4456                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2845                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7390                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1010                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1010                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1492088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    151107800                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1525999                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     96477040                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               250602926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1492088                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1525999                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3018087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34250197                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34250197                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34250197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1492088                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    151107800                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1525999                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     96477040                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              284853123                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus0.numCycles                 9051744                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086741                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534110                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207238                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1310721                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195941                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300768                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8893                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3328276                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16810697                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086741                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1496709                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3597225                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1042216                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        895550                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1637337                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91850                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8652673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.382564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.303875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5055448     58.43%     58.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354386      4.10%     62.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          334823      3.87%     66.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316601      3.66%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259219      3.00%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188335      2.18%     75.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          138360      1.60%     76.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          211009      2.44%     79.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1794492     20.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8652673                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.341011                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.857178                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3484298                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       862092                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3437878                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40738                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        827660                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496294                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3963                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19970911                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10808                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        827660                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3666287                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         471045                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       108474                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289829                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       289372                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19377804                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          225                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        154366                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83920                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26861500                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90272350                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90272350                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16788552                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10072916                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3741                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2020                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           708594                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1902998                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1022146                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23203                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       438999                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18061669                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3654                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14621388                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23067                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5724960                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17488736                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          338                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8652673                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.689812                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.836033                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3161996     36.54%     36.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1709649     19.76%     56.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1369567     15.83%     72.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       820529      9.48%     81.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       830295      9.60%     91.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379424      4.39%     95.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244925      2.83%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67136      0.78%     99.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69152      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8652673                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63378     58.06%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.06% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20976     19.22%     77.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24800     22.72%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12014104     82.17%     82.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200046      1.37%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1554564     10.63%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       851083      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14621388                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.615312                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109154                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007465                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38027669                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23790546                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14248453                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14730542                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46655                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       667796                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          432                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          277                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238444                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        827660                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         378663                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15715                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18065325                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        80481                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1902998                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1022146                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2005                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10441                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1499                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          277                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123251                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115020                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238271                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14379980                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1474880                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241407                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2312314                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020284                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            837434                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.588642                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14259179                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14248453                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9199923                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24870812                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.574111                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369908                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12240054                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5826150                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206464                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7825013                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.564222                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.105058                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3237178     41.37%     41.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2045992     26.15%     67.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849975     10.86%     78.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       432085      5.52%     83.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       448921      5.74%     89.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       228040      2.91%     92.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155471      1.99%     94.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89661      1.15%     95.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337690      4.32%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7825013                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12240054                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2018901                       # Number of memory references committed
system.switch_cpus0.commit.loads              1235199                       # Number of loads committed
system.switch_cpus0.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1758292                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009302                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337690                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25553202                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36960670                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5712                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 399071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12240054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.905174                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.905174                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.104760                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.104760                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65015315                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19484093                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18758698                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3298                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  17                       # Number of system calls
system.switch_cpus1.numCycles                 9051734                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3135554                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2730763                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205579                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1579877                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1517672                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          221289                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6370                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3826331                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17394341                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3135554                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1738961                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3687094                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         953698                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        421031                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1881651                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        98052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8681263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.311342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.289285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4994169     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          657321      7.57%     65.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          325705      3.75%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          241923      2.79%     71.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          201266      2.32%     73.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          174489      2.01%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           60737      0.70%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          216287      2.49%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1809366     20.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8681263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.346404                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.921658                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3962567                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       394670                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3562484                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17932                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        743605                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       346996                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3186                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19463749                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4953                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        743605                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4127225                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         187601                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47570                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3414224                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       161033                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18854413                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         78131                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        69128                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24987666                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85872537                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85872537                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16452034                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8535542                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2431                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1320                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           407261                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2869631                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       660415                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8462                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       166730                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17743397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2442                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15151737                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20423                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5075238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13807782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          145                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8681263                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.745338                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.860405                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3111336     35.84%     35.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1863653     21.47%     57.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       915558     10.55%     67.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1092139     12.58%     80.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       829811      9.56%     89.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       522948      6.02%     96.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       226589      2.61%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66799      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        52430      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8681263                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          64411     72.99%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.99% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13458     15.25%     88.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10372     11.75%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11894989     78.51%     78.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       121018      0.80%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1103      0.01%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2582957     17.05%     96.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       551670      3.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15151737                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.673904                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              88241                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005824                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39093401                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22821197                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14632716                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15239978                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25216                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       792977                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       173063                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        743605                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         112832                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8694                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17745843                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        68568                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2869631                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       660415                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1301                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4583                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           60                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       104770                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120393                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225163                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14826537                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2472928                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       325200                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3009439                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2222018                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            536511                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.637978                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14659929                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14632716                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8809774                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21731446                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.616565                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.405393                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11026104                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12546386                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5199553                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2297                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       203653                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7937658                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.580616                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.294194                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3707635     46.71%     46.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1693166     21.33%     68.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       920255     11.59%     79.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       337436      4.25%     83.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       286539      3.61%     87.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       127766      1.61%     89.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       310298      3.91%     93.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        82876      1.04%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       471687      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7937658                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11026104                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12546386                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2563984                       # Number of memory references committed
system.switch_cpus1.commit.loads              2076639                       # Number of loads committed
system.switch_cpus1.commit.membars               1136                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1962345                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10957580                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170904                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       471687                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25211689                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36236528                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4884                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 370471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11026104                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12546386                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11026104                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.820937                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.820937                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.218121                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.218121                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68635427                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19207872                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20065069                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2288                       # number of misc regfile writes
system.l20.replacements                          4500                       # number of replacements
system.l20.tagsinuse                      1022.731493                       # Cycle average of tags in use
system.l20.total_refs                           51827                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5520                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.388949                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.094479                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.307115                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   728.872552                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           276.457347                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.009858                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007136                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.711790                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.269978                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.998761                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         6341                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6342                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1032                       # number of Writeback hits
system.l20.Writeback_hits::total                 1032                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          100                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  100                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         6441                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6442                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         6441                       # number of overall hits
system.l20.overall_hits::total                   6442                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4456                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4500                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4456                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4500                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4456                       # number of overall misses
system.l20.overall_misses::total                 4500                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5571780                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    440651710                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      446223490                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5571780                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    440651710                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       446223490                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5571780                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    440651710                       # number of overall miss cycles
system.l20.overall_miss_latency::total      446223490                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10797                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10842                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1032                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1032                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          100                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              100                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10897                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10942                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10897                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10942                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.412707                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.415053                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.408920                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.411259                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.408920                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.411259                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 126631.363636                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 98889.521993                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99160.775556                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 126631.363636                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 98889.521993                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99160.775556                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 126631.363636                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 98889.521993                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99160.775556                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 642                       # number of writebacks
system.l20.writebacks::total                      642                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4456                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4500                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4456                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4500                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4456                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4500                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5247022                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    407587771                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    412834793                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5247022                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    407587771                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    412834793                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5247022                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    407587771                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    412834793                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.412707                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.415053                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.408920                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.411259                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.408920                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.411259                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 119250.500000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91469.427962                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 91741.065111                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 119250.500000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91469.427962                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 91741.065111                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 119250.500000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91469.427962                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 91741.065111                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2895                       # number of replacements
system.l21.tagsinuse                      1023.257705                       # Cycle average of tags in use
system.l21.total_refs                           33694                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3917                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.601991                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.875239                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.256245                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   731.743805                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           270.382416                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010620                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.010016                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.714594                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.264045                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999275                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3239                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3243                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             746                       # number of Writeback hits
system.l21.Writeback_hits::total                  746                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   51                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3290                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3294                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3290                       # number of overall hits
system.l21.overall_hits::total                   3294                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2845                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2890                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2845                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2890                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2845                       # number of overall misses
system.l21.overall_misses::total                 2890                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4647581                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    232316279                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      236963860                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4647581                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    232316279                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       236963860                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4647581                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    232316279                       # number of overall miss cycles
system.l21.overall_miss_latency::total      236963860                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           49                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6084                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6133                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          746                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              746                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               51                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6135                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6184                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6135                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6184                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.467620                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.471221                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.463733                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.467335                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.918367                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.463733                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.467335                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 103279.577778                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 81657.743058                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 81994.415225                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 103279.577778                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 81657.743058                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 81994.415225                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 103279.577778                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 81657.743058                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 81994.415225                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 368                       # number of writebacks
system.l21.writebacks::total                      368                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2845                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2890                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2845                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2890                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2845                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2890                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4301790                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    210079749                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    214381539                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4301790                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    210079749                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    214381539                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4301790                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    210079749                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    214381539                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.467620                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.471221                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.463733                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.467335                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.918367                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.463733                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.467335                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95595.333333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73841.739543                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 74180.463322                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 95595.333333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 73841.739543                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 74180.463322                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 95595.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 73841.739543                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 74180.463322                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               580.257180                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001646953                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709295.141638                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.044079                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.213101                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067378                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862521                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.929899                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1637276                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1637276                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1637276                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1637276                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1637276                       # number of overall hits
system.cpu0.icache.overall_hits::total        1637276                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7800510                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7800510                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7800510                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7800510                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7800510                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7800510                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1637337                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1637337                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1637337                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1637337                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1637337                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1637337                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 127877.213115                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 127877.213115                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 127877.213115                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 127877.213115                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 127877.213115                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 127877.213115                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5772688                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5772688                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5772688                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5772688                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5772688                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5772688                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 128281.955556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 128281.955556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 128281.955556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 128281.955556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 128281.955556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 128281.955556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10897                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174238669                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 11153                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              15622.583072                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.230908                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.769092                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903246                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096754                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1136344                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1136344                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       779900                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779900                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1836                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1836                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1649                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1649                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1916244                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1916244                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1916244                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1916244                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38331                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38331                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          350                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          350                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38681                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38681                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38681                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38681                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2059108953                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2059108953                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10613025                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10613025                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2069721978                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2069721978                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2069721978                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2069721978                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1174675                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1174675                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1649                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1954925                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1954925                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1954925                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1954925                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032631                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032631                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000449                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000449                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019786                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019786                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019786                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019786                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 53719.155592                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 53719.155592                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30322.928571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30322.928571                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 53507.457873                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53507.457873                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 53507.457873                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53507.457873                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1032                       # number of writebacks
system.cpu0.dcache.writebacks::total             1032                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27534                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27534                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          250                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          250                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27784                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27784                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27784                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27784                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10797                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10797                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          100                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10897                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10897                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10897                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10897                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    502436845                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    502436845                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2013774                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2013774                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    504450619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    504450619                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    504450619                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    504450619                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009191                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009191                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000128                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005574                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005574                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005574                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005574                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 46534.856442                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 46534.856442                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20137.740000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20137.740000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 46292.614389                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 46292.614389                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 46292.614389                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 46292.614389                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               559.777915                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913345382                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1610838.416226                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    45.350641                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.427273                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.072677                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.824403                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.897080                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1881591                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1881591                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1881591                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1881591                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1881591                       # number of overall hits
system.cpu1.icache.overall_hits::total        1881591                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total           60                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5797695                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5797695                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5797695                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5797695                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5797695                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5797695                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1881651                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1881651                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1881651                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1881651                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1881651                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1881651                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 96628.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96628.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 96628.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96628.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 96628.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96628.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4962939                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4962939                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4962939                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4962939                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4962939                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4962939                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101284.469388                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 101284.469388                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 101284.469388                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 101284.469388                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 101284.469388                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 101284.469388                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6134                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206783002                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6390                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32360.407199                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.706561                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.293439                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.819166                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.180834                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2247918                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2247918                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       484758                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        484758                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1265                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1265                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1144                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1144                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2732676                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2732676                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2732676                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2732676                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20767                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20767                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          153                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20920                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20920                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20920                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20920                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1379495590                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1379495590                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5327729                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5327729                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1384823319                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1384823319                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1384823319                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1384823319                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2268685                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2268685                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       484911                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       484911                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1144                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1144                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2753596                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2753596                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2753596                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2753596                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009154                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009154                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000316                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000316                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007597                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007597                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007597                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007597                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 66427.292820                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66427.292820                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34821.758170                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34821.758170                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 66196.143356                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66196.143356                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 66196.143356                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66196.143356                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          746                       # number of writebacks
system.cpu1.dcache.writebacks::total              746                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14683                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14683                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14785                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14785                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14785                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14785                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6084                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6084                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6135                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6135                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6135                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6135                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    264417613                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    264417613                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1227144                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1227144                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    265644757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    265644757                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    265644757                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    265644757                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002682                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002682                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000105                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000105                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002228                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002228                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002228                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002228                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 43461.146121                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43461.146121                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24061.647059                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24061.647059                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 43299.878892                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 43299.878892                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 43299.878892                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 43299.878892                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
