`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 03/26/2026 10:39:10 AM
// Design Name: 
// Module Name: ALUControl
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module ALUControl(
    input [1:0] ALUOp,
    input [2:0] funct3,
    input [6:0] funct7,
    output reg [3:0] ALUControl
);

always @(*) begin
    case(ALUOp)

    2'b00: ALUControl = 4'b0010; // ADD (load/store)

    2'b01: ALUControl = 4'b0110; // SUB (branch)

    2'b10: begin
        case({funct7, funct3})

        10'b0000000_000: ALUControl = 4'b0010; // ADD
        10'b0100000_000: ALUControl = 4'b0110; // SUB
        10'b0000000_111: ALUControl = 4'b0000; // AND
        10'b0000000_110: ALUControl = 4'b0001; // OR
        10'b0000000_100: ALUControl = 4'b0011; // XOR
        10'b0000000_001: ALUControl = 4'b0100; // SLL
        10'b0000000_101: ALUControl = 4'b0101; // SRL

        default: ALUControl = 4'b0000;

        endcase
    end

    default: ALUControl = 4'b0000;

    endcase
end

endmodule
