Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:03:59
gem5 executing on mnemosyne.ecn.purdue.edu, pid 9065
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/fluidanimate/lpbt_s_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec fluidanimate -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/fluidanimate --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b19ffe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1a03ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1a10ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1a19ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1a22ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b19abef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b19b4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b19beef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b19c7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b19cfef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b19d9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b19e1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b196bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1973ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b197cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1986ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b198fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1998ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b19a0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b192bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1933ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b193def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1945ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1950ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1958ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1961ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b18eaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b18f2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b18fcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1905ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b190fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1918ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1922ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b18aaef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b18b3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b18bcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b18c4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b18ceef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b18d6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b18e0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b18e8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1872ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b187aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1885ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b188eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1897ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b18a0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b18a8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1834ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b183cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1846ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b184eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1857ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1860ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1869ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b17f3ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b17fcef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1806ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b180eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1817ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b181fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b1828ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b17b1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f09b17baef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b17c3be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b17cb668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b17d50f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b17d5b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b17dd5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b17e7048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b17e7a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b176f518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b176ff60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b17789e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b1781470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b1781eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b1789940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b17933c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b1793e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b179c898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b17a4320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b17a4d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b172e7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b1737278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b1737cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b1741748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b174a1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b174ac18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b17526a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b175c128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b175cb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b17645f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16ed080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16edac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16f7550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16f7f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16ffa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b17094a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b1709ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b1712978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b1719400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b1719e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b17238d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16ab358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16abda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16b6828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16c02b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16c0cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16c7780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16d1208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16d1c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16d96d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16e2160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16e2ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b166b630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16730b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b1673b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b167c588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b167cfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b1686a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b168e4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b168ef28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16989b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16a1438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b16a1e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b162a908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b1633390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f09b1633dd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b163b748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b163b978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b163bba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b163bdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1647048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1647278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b16474a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b16476d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1647908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1647b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1647d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1647f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1651208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1651438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1651668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1651898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1651ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1651cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1651f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b165d198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b165d3c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b165d5f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b165d828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b165da58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b165dc88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b165deb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1669128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1669358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1669588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b16697b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b16699e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f09b1669c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f09b15cd5f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f09b15cdc18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_fluidanimate
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/fluidanimate/cpt.644489072977500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/fluidanimate/cpt.644489072977500
Real time: 195.07s
Total real time: 195.07s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/fluidanimate/lpbt_s_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 644491405652000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 644491406299231.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 644491406299231 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  644.491406299231  simulated seconds
Real time: 0.83s
Total real time: 195.90s
Dumping and resetting stats...
Switched CPUS @ tick 644491406299231
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 644491406396804.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 644491411817234 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  644.491411817234  simulated seconds
Real time: 6.90s
Total real time: 209.25s
Dumping and resetting stats...
Done with simulation! Completely exiting...
