# ðŸ§ª Topic 2: Verilog Overview

Verilog is a hardware description language (HDL) used to model digital systems.

### ðŸ§¾ Example

```verilog
module and_gate (input A, input B, output Y);
  assign Y = A & B;
endmodule
