/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [18:0] celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [7:0] celloutsig_0_29z;
  wire [41:0] celloutsig_0_2z;
  reg [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [15:0] celloutsig_0_35z;
  wire [14:0] celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire [26:0] celloutsig_0_40z;
  wire [7:0] celloutsig_0_41z;
  reg [8:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [3:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  reg [3:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  reg [3:0] celloutsig_0_64z;
  wire [7:0] celloutsig_0_65z;
  wire celloutsig_0_67z;
  wire [20:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_70z;
  wire celloutsig_0_72z;
  wire celloutsig_0_74z;
  wire [3:0] celloutsig_0_79z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_81z;
  wire [26:0] celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [9:0] celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~(celloutsig_0_0z[2] | celloutsig_0_6z[6]);
  assign celloutsig_1_18z = ~(celloutsig_1_10z | celloutsig_1_9z[2]);
  assign celloutsig_0_31z = ~(celloutsig_0_9z | celloutsig_0_30z[1]);
  assign celloutsig_0_43z = celloutsig_0_34z | celloutsig_0_10z[2];
  assign celloutsig_0_60z = ~(celloutsig_0_39z ^ celloutsig_0_19z[1]);
  assign celloutsig_0_11z = ~(celloutsig_0_2z[29] ^ celloutsig_0_5z);
  assign celloutsig_0_81z = celloutsig_0_79z + { celloutsig_0_35z[4], celloutsig_0_46z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_8z = { celloutsig_0_6z[20:15], celloutsig_0_4z } + { celloutsig_0_6z[10:9], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_19z = { in_data[144:142], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_10z } + { in_data[186:182], celloutsig_1_9z[3:1], 1'h1 };
  assign celloutsig_0_19z = { celloutsig_0_2z[17:5], celloutsig_0_0z } + { celloutsig_0_6z[20:8], celloutsig_0_16z, celloutsig_0_18z };
  assign celloutsig_0_82z = { celloutsig_0_36z[11:1], celloutsig_0_18z, celloutsig_0_70z } & { celloutsig_0_2z[18:0], celloutsig_0_81z, celloutsig_0_44z };
  assign celloutsig_0_1z = { in_data[75:67], celloutsig_0_0z } & { celloutsig_0_0z[2:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[36:1], celloutsig_0_0z } & { in_data[94:68], celloutsig_0_1z };
  assign celloutsig_0_39z = { celloutsig_0_35z[4:1], celloutsig_0_9z } === celloutsig_0_6z[11:7];
  assign celloutsig_0_46z = celloutsig_0_40z[11:7] === { celloutsig_0_2z[39:38], celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_23z };
  assign celloutsig_1_7z = celloutsig_1_6z[4:1] === { in_data[130:129], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_2z[25:21], celloutsig_0_9z } === { celloutsig_0_3z[4], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_16z = in_data[85:79] === { celloutsig_0_6z[7:2], celloutsig_0_11z };
  assign celloutsig_0_72z = { celloutsig_0_2z[34:21], celloutsig_0_20z, celloutsig_0_56z, celloutsig_0_46z } || { celloutsig_0_17z, celloutsig_0_36z, celloutsig_0_46z };
  assign celloutsig_0_7z = in_data[92:86] || celloutsig_0_1z[9:3];
  assign celloutsig_1_0z = in_data[162:132] || in_data[180:150];
  assign celloutsig_0_20z = { celloutsig_0_4z, celloutsig_0_5z } || { celloutsig_0_6z[14:11], celloutsig_0_17z };
  assign celloutsig_0_28z = { celloutsig_0_2z[28], celloutsig_0_11z, celloutsig_0_18z, celloutsig_0_7z } || celloutsig_0_8z[8:1];
  assign celloutsig_0_5z = celloutsig_0_2z[15] & ~(celloutsig_0_1z[8]);
  assign celloutsig_0_17z = celloutsig_0_10z[5] & ~(celloutsig_0_1z[4]);
  assign celloutsig_0_40z = in_data[52:26] % { 1'h1, celloutsig_0_27z[5:1], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_65z = { celloutsig_0_42z[4:1], celloutsig_0_25z } % { 1'h1, celloutsig_0_3z[4:0], celloutsig_0_9z, celloutsig_0_62z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_1z } % { 1'h1, celloutsig_0_3z[3:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_1z[13:9], celloutsig_0_10z } % { 1'h1, in_data[13:3] };
  assign celloutsig_0_32z = { celloutsig_0_0z[5:2], celloutsig_0_13z } % { 1'h1, celloutsig_0_25z[2:0], celloutsig_0_22z };
  assign celloutsig_0_3z = celloutsig_0_0z % { 1'h1, celloutsig_0_1z[7:3] };
  assign celloutsig_1_3z = { in_data[155:153], celloutsig_1_1z } % { 1'h1, in_data[116:114] };
  assign celloutsig_0_50z = celloutsig_0_6z[17:15] !== celloutsig_0_21z[4:2];
  assign celloutsig_0_56z = { celloutsig_0_10z[4:2], celloutsig_0_5z } !== celloutsig_0_19z[17:14];
  assign celloutsig_0_12z = celloutsig_0_3z[5:1] !== celloutsig_0_8z[4:0];
  assign celloutsig_0_15z = { celloutsig_0_10z[5:1], celloutsig_0_13z, celloutsig_0_14z } !== { celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_23z = { in_data[84:78], celloutsig_0_16z } !== { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_1_8z = & { celloutsig_1_7z, celloutsig_1_1z, in_data[167:163] };
  assign celloutsig_1_10z = & { celloutsig_1_9z[3:1], celloutsig_1_6z[14:13], celloutsig_1_1z };
  assign celloutsig_0_13z = & { celloutsig_0_11z, in_data[21:10] };
  assign celloutsig_1_1z = | { in_data[104], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = celloutsig_1_3z[3] & celloutsig_1_2z[2];
  assign celloutsig_1_14z = celloutsig_1_11z & celloutsig_1_10z;
  assign celloutsig_0_34z = | { celloutsig_0_7z, celloutsig_0_6z[6:2] };
  assign celloutsig_0_62z = | celloutsig_0_2z[16:8];
  assign celloutsig_0_67z = | { celloutsig_0_64z, celloutsig_0_33z };
  assign celloutsig_0_74z = | { celloutsig_0_72z, celloutsig_0_60z, celloutsig_0_32z, celloutsig_0_1z[14:1] };
  assign celloutsig_1_11z = | { celloutsig_1_7z, celloutsig_1_2z, in_data[118:114] };
  assign celloutsig_0_70z = { celloutsig_0_1z[11:10], celloutsig_0_43z, celloutsig_0_23z, celloutsig_0_28z, celloutsig_0_3z } << { celloutsig_0_67z, celloutsig_0_8z };
  assign celloutsig_0_29z = { celloutsig_0_21z[9:7], celloutsig_0_28z, celloutsig_0_26z } << { celloutsig_0_2z[15:9], celloutsig_0_15z };
  assign celloutsig_0_35z = { celloutsig_0_12z, celloutsig_0_33z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_30z } - { celloutsig_0_2z[14:0], celloutsig_0_9z };
  assign celloutsig_0_36z = { celloutsig_0_4z[2], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_33z, celloutsig_0_20z, celloutsig_0_31z, celloutsig_0_29z, celloutsig_0_9z } - { celloutsig_0_3z[5], celloutsig_0_29z, celloutsig_0_16z, celloutsig_0_18z };
  assign celloutsig_0_44z = celloutsig_0_42z[4:1] - { celloutsig_0_18z[4:2], celloutsig_0_17z };
  assign celloutsig_0_79z = { celloutsig_0_42z[7:5], celloutsig_0_28z } - { celloutsig_0_65z[5:4], celloutsig_0_50z, celloutsig_0_17z };
  assign celloutsig_1_6z = in_data[125:103] - { in_data[177:166], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_10z = { in_data[22:17], celloutsig_0_9z } - { celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_2z[16:12] - { celloutsig_0_10z[1:0], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_16z };
  assign celloutsig_0_26z = { celloutsig_0_10z[3:1], celloutsig_0_14z } - celloutsig_0_6z[15:12];
  assign celloutsig_0_25z = celloutsig_0_8z[6:3] ~^ celloutsig_0_19z[8:5];
  assign celloutsig_0_27z = { celloutsig_0_0z[5:4], celloutsig_0_10z } ~^ celloutsig_0_6z[18:10];
  assign celloutsig_0_41z = { celloutsig_0_27z[4:3], celloutsig_0_14z, celloutsig_0_26z, celloutsig_0_13z } ^ celloutsig_0_35z[8:1];
  assign celloutsig_1_2z = { in_data[158:157], celloutsig_1_1z } ^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_33z = ~((celloutsig_0_5z & celloutsig_0_20z) | celloutsig_0_13z);
  assign celloutsig_0_83z = ~((celloutsig_0_23z & celloutsig_0_2z[28]) | celloutsig_0_74z);
  assign celloutsig_0_22z = ~((celloutsig_0_2z[32] & celloutsig_0_17z) | celloutsig_0_8z[5]);
  always_latch
    if (celloutsig_1_18z) celloutsig_0_0z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[56:51];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_42z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_42z = { celloutsig_0_41z, celloutsig_0_39z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_4z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_4z = celloutsig_0_0z[3:0];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_64z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_64z = { celloutsig_0_10z[5:3], celloutsig_0_23z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_30z = 4'h0;
    else if (!clkin_data[0]) celloutsig_0_30z = { celloutsig_0_4z[2:0], celloutsig_0_22z };
  assign celloutsig_1_9z[3:1] = celloutsig_1_3z[3:1] ~^ celloutsig_1_6z[7:5];
  assign celloutsig_1_9z[0] = 1'h1;
  assign { out_data[128], out_data[104:96], out_data[58:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
