

================================================================
== Vivado HLS Report for 'navdepp'
================================================================
* Date:           Wed Apr 17 17:51:41 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vlsi_proj
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     0.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1024|  1024|         1|          -|          -|  1024|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      -|     -|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|    15|
|Register         |        -|      -|      2|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|      2|    15|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|   ~0  |  ~0  |
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  2|   0|    2|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                |  in |    1| ap_ctrl_hs |           navdepp           | return value |
|ap_rst                                |  in |    1| ap_ctrl_hs |           navdepp           | return value |
|ap_start                              |  in |    1| ap_ctrl_hs |           navdepp           | return value |
|ap_done                               | out |    1| ap_ctrl_hs |           navdepp           | return value |
|ap_idle                               | out |    1| ap_ctrl_hs |           navdepp           | return value |
|ap_ready                              | out |    1| ap_ctrl_hs |           navdepp           | return value |
|conv2d_22_input_input_array_address0  | out |   14|  ap_memory | conv2d_22_input_input_array |     array    |
|conv2d_22_input_input_array_ce0       | out |    1|  ap_memory | conv2d_22_input_input_array |     array    |
|conv2d_22_input_input_array_we0       | out |    1|  ap_memory | conv2d_22_input_input_array |     array    |
|conv2d_22_input_input_array_d0        | out |   32|  ap_memory | conv2d_22_input_input_array |     array    |
|conv2d_22_input_input_array_q0        |  in |   32|  ap_memory | conv2d_22_input_input_array |     array    |
|conv2d_22_input_input_array_address1  | out |   14|  ap_memory | conv2d_22_input_input_array |     array    |
|conv2d_22_input_input_array_ce1       | out |    1|  ap_memory | conv2d_22_input_input_array |     array    |
|conv2d_22_input_input_array_we1       | out |    1|  ap_memory | conv2d_22_input_input_array |     array    |
|conv2d_22_input_input_array_d1        | out |   32|  ap_memory | conv2d_22_input_input_array |     array    |
|conv2d_22_input_input_array_q1        |  in |   32|  ap_memory | conv2d_22_input_input_array |     array    |
|conv2d_22_input_input_ndim            |  in |   64|   ap_none  |  conv2d_22_input_input_ndim |    pointer   |
|conv2d_22_input_input_numel           |  in |   64|   ap_none  | conv2d_22_input_input_numel |    pointer   |
|conv2d_22_input_input_shape_address0  | out |    3|  ap_memory | conv2d_22_input_input_shape |     array    |
|conv2d_22_input_input_shape_ce0       | out |    1|  ap_memory | conv2d_22_input_input_shape |     array    |
|conv2d_22_input_input_shape_we0       | out |    1|  ap_memory | conv2d_22_input_input_shape |     array    |
|conv2d_22_input_input_shape_d0        | out |   64|  ap_memory | conv2d_22_input_input_shape |     array    |
|conv2d_22_input_input_shape_q0        |  in |   64|  ap_memory | conv2d_22_input_input_shape |     array    |
|conv2d_22_input_input_shape_address1  | out |    3|  ap_memory | conv2d_22_input_input_shape |     array    |
|conv2d_22_input_input_shape_ce1       | out |    1|  ap_memory | conv2d_22_input_input_shape |     array    |
|conv2d_22_input_input_shape_we1       | out |    1|  ap_memory | conv2d_22_input_input_shape |     array    |
|conv2d_22_input_input_shape_d1        | out |   64|  ap_memory | conv2d_22_input_input_shape |     array    |
|conv2d_22_input_input_shape_q1        |  in |   64|  ap_memory | conv2d_22_input_input_shape |     array    |
|dense_23_output_array_address0        | out |   14|  ap_memory |    dense_23_output_array    |     array    |
|dense_23_output_array_ce0             | out |    1|  ap_memory |    dense_23_output_array    |     array    |
|dense_23_output_array_we0             | out |    1|  ap_memory |    dense_23_output_array    |     array    |
|dense_23_output_array_d0              | out |   32|  ap_memory |    dense_23_output_array    |     array    |
|dense_23_output_array_q0              |  in |   32|  ap_memory |    dense_23_output_array    |     array    |
|dense_23_output_array_address1        | out |   14|  ap_memory |    dense_23_output_array    |     array    |
|dense_23_output_array_ce1             | out |    1|  ap_memory |    dense_23_output_array    |     array    |
|dense_23_output_array_we1             | out |    1|  ap_memory |    dense_23_output_array    |     array    |
|dense_23_output_array_d1              | out |   32|  ap_memory |    dense_23_output_array    |     array    |
|dense_23_output_array_q1              |  in |   32|  ap_memory |    dense_23_output_array    |     array    |
|dense_23_output_ndim                  |  in |   64|   ap_none  |     dense_23_output_ndim    |    pointer   |
|dense_23_output_numel                 |  in |   64|   ap_none  |    dense_23_output_numel    |    pointer   |
|dense_23_output_shape_address0        | out |    3|  ap_memory |    dense_23_output_shape    |     array    |
|dense_23_output_shape_ce0             | out |    1|  ap_memory |    dense_23_output_shape    |     array    |
|dense_23_output_shape_we0             | out |    1|  ap_memory |    dense_23_output_shape    |     array    |
|dense_23_output_shape_d0              | out |   64|  ap_memory |    dense_23_output_shape    |     array    |
|dense_23_output_shape_q0              |  in |   64|  ap_memory |    dense_23_output_shape    |     array    |
|dense_23_output_shape_address1        | out |    3|  ap_memory |    dense_23_output_shape    |     array    |
|dense_23_output_shape_ce1             | out |    1|  ap_memory |    dense_23_output_shape    |     array    |
|dense_23_output_shape_we1             | out |    1|  ap_memory |    dense_23_output_shape    |     array    |
|dense_23_output_shape_d1              | out |   64|  ap_memory |    dense_23_output_shape    |     array    |
|dense_23_output_shape_q1              |  in |   64|  ap_memory |    dense_23_output_shape    |     array    |
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %conv2d_22_input_input_array), !map !62"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %conv2d_22_input_input_ndim), !map !68"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %conv2d_22_input_input_numel), !map !74"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %conv2d_22_input_input_shape), !map !78"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x float]* %dense_23_output_array), !map !84"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_23_output_ndim), !map !88"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %dense_23_output_numel), !map !92"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5 x i64]* %dense_23_output_shape), !map !96"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @navdepp_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br label %.preheader148"   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br label %.preheader148" [vlsi_eval4.c:4933]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv2d_22_input_input_array]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ conv2d_22_input_input_ndim]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2d_22_input_input_numel]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2d_22_input_input_shape]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ dense_23_output_array]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ dense_23_output_ndim]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_23_output_numel]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_23_output_shape]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3  (specbitsmap      ) [ 000]
StgValue_4  (specbitsmap      ) [ 000]
StgValue_5  (specbitsmap      ) [ 000]
StgValue_6  (specbitsmap      ) [ 000]
StgValue_7  (specbitsmap      ) [ 000]
StgValue_8  (specbitsmap      ) [ 000]
StgValue_9  (specbitsmap      ) [ 000]
StgValue_10 (specbitsmap      ) [ 000]
StgValue_11 (spectopmodule    ) [ 000]
StgValue_12 (br               ) [ 000]
empty       (speclooptripcount) [ 000]
StgValue_14 (br               ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv2d_22_input_input_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_22_input_input_array"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2d_22_input_input_ndim">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_22_input_input_ndim"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2d_22_input_input_numel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_22_input_input_numel"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2d_22_input_input_shape">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d_22_input_input_shape"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dense_23_output_array">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_23_output_array"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_23_output_ndim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_23_output_ndim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_23_output_numel">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_23_output_numel"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_23_output_shape">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_23_output_shape"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="navdepp_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

</comp_list>

<net_list>
</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|
| Operation| Functional Unit|
|----------|----------------|
|   Total  |                |
|----------|----------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
