/// Auto-generated register definitions for SPI5
/// Family: stm32f7
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f7::spi5 {

// ============================================================================
// SPI5 - Serial peripheral interface
// Base Address: 0x40015000
// ============================================================================

/// SPI5 Register Structure
struct SPI5_Registers {

    /// control register 1
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t CR1;

    /// control register 2
    /// Offset: 0x0004
    /// Reset value: 0x00000700
    /// Access: read-write
    volatile uint32_t CR2;

    /// status register
    /// Offset: 0x0008
    /// Reset value: 0x00000002
    volatile uint32_t SR;

    /// data register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t DR;

    /// CRC polynomial register
    /// Offset: 0x0010
    /// Reset value: 0x00000007
    /// Access: read-write
    volatile uint32_t CRCPR;

    /// RX CRC register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t RXCRCR;

    /// TX CRC register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t TXCRCR;

    /// I2S configuration register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t I2SCFGR;

    /// I2S prescaler register
    /// Offset: 0x0020
    /// Access: read-write
    volatile uint32_t I2SPR;
};

static_assert(sizeof(SPI5_Registers) >= 36, "SPI5_Registers size mismatch");

/// SPI5 peripheral instance
inline SPI5_Registers* SPI5() {
    return reinterpret_cast<SPI5_Registers*>(0x40015000);
}

}  // namespace alloy::hal::st::stm32f7::spi5
