;redcode
;assert 1
	SPL 0, <-702
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	SUB @127, 100
	SUB #572, @212
	SUB #572, @212
	SUB @127, 100
	CMP @127, 106
	CMP @127, 106
	JMZ -7, @-20
	DJN 272, 20
	DJN 272, 20
	ADD 210, 60
	DJN 272, 20
	JMP @72, #200
	SPL <127, 106
	SUB @121, 103
	SUB @127, 106
	MOV -7, <-20
	SUB @0, @2
	MOV <-10, @20
	CMP <300, 90
	CMP <300, 90
	SPL 0, -70
	CMP <300, 90
	SUB <-308, @2
	ADD -130, 9
	SUB <-308, @2
	ADD -130, 9
	MOV <-10, @20
	SPL <121, 103
	SPL <127, 106
	SPL @300, 90
	SUB @121, 103
	SPL -7, @-20
	MOV <-10, @20
	SLT -1, <-20
	ADD 218, -330
	SUB #0, -70
	SLT 272, 20
	MOV 272, 20
	SPL 0, <-702
	SPL 0, <-702
	SPL @300, 90
	SPL 0, <-702
	SPL 0, <-702
	SPL 0, <-702
	SPL 0, <-702
