TEST_CASE := pll-a2
FPGA := CCGM1A2
STRATEGY := full
MULTICLOCK := 1
include ../makefile.inc
