{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433666490399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433666490400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  7 03:41:30 2015 " "Processing started: Sun Jun  7 03:41:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433666490400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433666490400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off video_display -c video_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off video_display -c video_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433666490400 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1433666490561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behavioral " "Found design unit 1: vga-behavioral" {  } { { "../src/vga.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433666499236 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "../src/vga.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433666499236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433666499236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ycc2rgb-dataflow " "Found design unit 1: ycc2rgb-dataflow" {  } { { "../src/ycc2rgb.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433666499237 ""} { "Info" "ISGN_ENTITY_NAME" "1 ycc2rgb " "Found entity 1: ycc2rgb" {  } { { "../src/ycc2rgb.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/ycc2rgb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433666499237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433666499237 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" video_display.vhdl(141) " "VHDL syntax error at video_display.vhdl(141) near text \";\";  expecting \")\", or \",\"" {  } { { "../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 141 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433666499238 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"if\" video_display.vhdl(145) " "VHDL syntax error at video_display.vhdl(145) near text \"case\";  expecting \"if\"" {  } { { "../src/video_display.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" 145 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1433666499238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl 0 0 " "Found 0 design units, including 0 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/video_display.vhdl" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433666499238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tracker_constants.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tracker_constants.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tracker_constants " "Found design unit 1: tracker_constants" {  } { { "../src/tracker_constants.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/tracker_constants.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433666499239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433666499239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-behavior " "Found design unit 1: sram-behavior" {  } { { "../src/sram.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433666499239 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../src/sram.vhd" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/sram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433666499239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433666499239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adv7180-adv7180 " "Found design unit 1: adv7180-adv7180" {  } { { "../src/adv7180.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433666499240 ""} { "Info" "ISGN_ENTITY_NAME" "1 adv7180 " "Found entity 1: adv7180" {  } { { "../src/adv7180.vhdl" "" { Text "/home/tgdiriba/Code/nu_ws/fpga_project/EECS-392/src/adv7180.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433666499240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433666499240 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "999 " "Peak virtual memory: 999 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433666499313 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun  7 03:41:39 2015 " "Processing ended: Sun Jun  7 03:41:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433666499313 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433666499313 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433666499313 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433666499313 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433666499905 ""}
