[08/31 23:42:47      0s] 
[08/31 23:42:47      0s] Cadence Innovus(TM) Implementation System.
[08/31 23:42:47      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[08/31 23:42:47      0s] 
[08/31 23:42:47      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[08/31 23:42:47      0s] Options:	-files physical_design.tcl 
[08/31 23:42:47      0s] Date:		Mon Aug 31 23:42:47 2020
[08/31 23:42:47      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-1062.12.1.el7.x86_64) (1core*8cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
[08/31 23:42:47      0s] OS:		CentOS Linux release 7.7.1908 (Core)
[08/31 23:42:47      0s] 
[08/31 23:42:47      0s] License:
[08/31 23:42:47      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[08/31 23:42:47      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[08/31 23:43:09     20s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[08/31 23:43:09     20s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[08/31 23:43:09     20s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[08/31 23:43:09     20s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[08/31 23:43:09     20s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[08/31 23:43:09     20s] @(#)CDS: CPE v17.11-s095
[08/31 23:43:09     20s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[08/31 23:43:09     20s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[08/31 23:43:09     20s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[08/31 23:43:09     20s] @(#)CDS: RCDB 11.10
[08/31 23:43:09     20s] --- Running on localhost.localdomain (x86_64 w/Linux 3.10.0-1062.12.1.el7.x86_64) (1core*8cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB) ---
[08/31 23:43:09     20s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV.

[08/31 23:43:09     20s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[08/31 23:43:10     21s] 
[08/31 23:43:10     21s] **INFO:  MMMC transition support version v31-84 
[08/31 23:43:10     21s] 
[08/31 23:43:10     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[08/31 23:43:10     21s] <CMD> suppressMessage ENCEXT-2799
[08/31 23:43:11     21s] <CMD> getDrawView
[08/31 23:43:11     21s] <CMD> loadWorkspace -name Physical
[08/31 23:43:11     21s] Sourcing file "physical_design.tcl" ...
[08/31 23:43:11     21s] <CMD> setMultiCpuUsage -cpuAutoAdjust true -localCpu 6
[08/31 23:43:11     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[08/31 23:43:11     21s] <CMD> suppressMessage ENCEXT-2799
[08/31 23:43:11     21s] <CMD> loadWorkspace -name Physical
[08/31 23:43:11     21s] <CMD> set defHierChar /
[08/31 23:43:11     21s] Set Default Input Pin Transition as 0.1 ps.
[08/31 23:43:11     21s] <CMD> set delaycal_input_transition_delay 0.1ps
[08/31 23:43:11     21s] <CMD> set fpIsMaxIoHeight 0
[08/31 23:43:11     21s] <CMD> set init_gnd_net gnd
[08/31 23:43:11     21s] <CMD> set init_mmmc_file Default_nopt.view
[08/31 23:43:11     21s] <CMD> set init_oa_search_lib {}
[08/31 23:43:11     21s] <CMD> set init_pwr_net vdd
[08/31 23:43:11     21s] <CMD> set init_verilog /home/ms20.50/Desktop/DLX_project/project/synthesis/output_netlist/dlx_irsize32_pcsize32_nopt.v
[08/31 23:43:11     21s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[08/31 23:43:11     21s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[08/31 23:43:11     21s] <CMD> init_design
[08/31 23:43:11     21s] #% Begin Load MMMC data ... (date=08/31 23:43:11, mem=433.9M)
[08/31 23:43:11     21s] #% End Load MMMC data ... (date=08/31 23:43:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=434.0M, current mem=434.0M)
[08/31 23:43:11     21s] 
[08/31 23:43:11     21s] Loading LEF file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
[08/31 23:43:11     21s] Set DBUPerIGU to M2 pitch 380.
[08/31 23:43:11     21s] 
[08/31 23:43:11     21s] viaInitial starts at Mon Aug 31 23:43:11 2020
viaInitial ends at Mon Aug 31 23:43:11 2020
Loading view definition file from Default_nopt.view
[08/31 23:43:11     21s] Starting library reading in 'Multi-threaded flow' (with '6' threads)
[08/31 23:43:12     25s] Reading libsTYP timing library /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib.
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     25s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[08/31 23:43:12     25s] Read 134 cells in library NangateOpenCellLibrary.
[08/31 23:43:12     26s] Library reading multithread flow ended. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[08/31 23:43:12     26s] *** End library_loading (cpu=0.07min, real=0.02min, mem=71.8M, fe_cpu=0.44min, fe_real=0.42min, fe_mem=549.2M) ***
[08/31 23:43:12     26s] #% Begin Load netlist data ... (date=08/31 23:43:12, mem=569.5M)
[08/31 23:43:12     26s] *** Begin netlist parsing (mem=549.2M) ***
[08/31 23:43:12     26s] Created 134 new cells from 1 timing libraries.
[08/31 23:43:12     26s] Reading netlist ...
[08/31 23:43:12     26s] Backslashed names will retain backslash and a trailing blank character.
[08/31 23:43:13     26s] Reading verilog netlist '/home/ms20.50/Desktop/DLX_project/project/synthesis/output_netlist/dlx_irsize32_pcsize32_nopt.v'
[08/31 23:43:13     26s] 
[08/31 23:43:13     26s] *** Memory Usage v#1 (Current mem = 549.168M, initial mem = 179.684M) ***
[08/31 23:43:13     26s] *** End netlist parsing (cpu=0:00:00.4, real=0:00:01.0, mem=549.2M) ***
[08/31 23:43:13     26s] #% End Load netlist data ... (date=08/31 23:43:13, total cpu=0:00:00.4, real=0:00:01.0, peak res=569.5M, current mem=476.0M)
[08/31 23:43:13     26s] Top level cell is DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:43:13     26s] Hooked 134 DB cells to tlib cells.
[08/31 23:43:13     26s] Starting recursive module instantiation check.
[08/31 23:43:13     26s] No recursion found.
[08/31 23:43:13     26s] Building hierarchical netlist for Cell DLX_IR_SIZE32_PC_SIZE32 ...
[08/31 23:43:13     26s] *** Netlist is unique.
[08/31 23:43:13     26s] ** info: there are 2592 modules.
[08/31 23:43:13     26s] ** info: there are 13488 stdCell insts.
[08/31 23:43:13     27s] 
[08/31 23:43:13     27s] *** Memory Usage v#1 (Current mem = 574.582M, initial mem = 179.684M) ***
[08/31 23:43:13     27s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[08/31 23:43:13     27s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[08/31 23:43:13     27s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[08/31 23:43:13     27s] Set Default Net Delay as 1000 ps.
[08/31 23:43:13     27s] Set Default Net Load as 0.5 pF. 
[08/31 23:43:13     27s] Set Default Input Pin Transition as 0.1 ps.
[08/31 23:43:14     27s] Extraction setup Delayed 
[08/31 23:43:14     27s] *Info: initialize multi-corner CTS.
[08/31 23:43:14     27s] Reading timing constraints file '/home/ms20.50/Desktop/DLX_project/project/synthesis/output_netlist/dlx_irsize32_pcsize32_nopt.sdc' ...
[08/31 23:43:14     27s] Current (total cpu=0:00:27.6, real=0:00:27.0, peak res=619.5M, current mem=619.5M)
[08/31 23:43:14     27s] 
[08/31 23:43:14     27s] Usage: create_clock [-help] [<sources>] [-add] [-comment <string>] [-name <clock_name>] -period <period_value> [-waveform <edge_list>]
[08/31 23:43:14     27s] 
[08/31 23:43:14     27s] **ERROR: (IMPTCM-46):	Argument "-period" is required for command "create_clock", either this option is not specified or an option prior to it is not specified correctly.
INFO (CTE): Reading of timing constraints file /home/ms20.50/Desktop/DLX_project/project/synthesis/output_netlist/dlx_irsize32_pcsize32_nopt.sdc completed, with 0 Warnings and 1 Errors.
[08/31 23:43:14     27s] WARNING (CTE-25): Line: 8 of File /home/ms20.50/Desktop/DLX_project/project/synthesis/output_netlist/dlx_irsize32_pcsize32_nopt.sdc : Skipped unsupported command: set_units
[08/31 23:43:14     27s] 
[08/31 23:43:14     27s] 
[08/31 23:43:14     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=619.5M, current mem=618.0M)
[08/31 23:43:14     27s] Current (total cpu=0:00:27.7, real=0:00:27.0, peak res=619.5M, current mem=618.0M)
[08/31 23:43:14     27s] Creating Cell Server ...(0, 1, 1, 1)
[08/31 23:43:14     27s] Summary for sequential cells identification: 
[08/31 23:43:14     27s]   Identified SBFF number: 16
[08/31 23:43:14     27s]   Identified MBFF number: 0
[08/31 23:43:14     27s]   Identified SB Latch number: 0
[08/31 23:43:14     27s]   Identified MB Latch number: 0
[08/31 23:43:14     27s]   Not identified SBFF number: 0
[08/31 23:43:14     27s]   Not identified MBFF number: 0
[08/31 23:43:14     27s]   Not identified SB Latch number: 0
[08/31 23:43:14     27s]   Not identified MB Latch number: 0
[08/31 23:43:14     27s]   Number of sequential cells which are not FFs: 13
[08/31 23:43:14     27s] Total number of combinational cells: 99
[08/31 23:43:14     27s] Total number of sequential cells: 29
[08/31 23:43:14     27s] Total number of tristate cells: 6
[08/31 23:43:14     27s] Total number of level shifter cells: 0
[08/31 23:43:14     27s] Total number of power gating cells: 0
[08/31 23:43:14     27s] Total number of isolation cells: 0
[08/31 23:43:14     27s] Total number of power switch cells: 0
[08/31 23:43:14     27s] Total number of pulse generator cells: 0
[08/31 23:43:14     27s] Total number of always on buffers: 0
[08/31 23:43:14     27s] Total number of retention cells: 0
[08/31 23:43:14     27s] List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
[08/31 23:43:14     27s] Total number of usable buffers: 9
[08/31 23:43:14     27s] List of unusable buffers:
[08/31 23:43:14     27s] Total number of unusable buffers: 0
[08/31 23:43:14     27s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[08/31 23:43:14     27s] Total number of usable inverters: 6
[08/31 23:43:14     27s] List of unusable inverters:
[08/31 23:43:14     27s] Total number of unusable inverters: 0
[08/31 23:43:14     27s] List of identified usable delay cells:
[08/31 23:43:14     27s] Total number of identified usable delay cells: 0
[08/31 23:43:14     27s] List of identified unusable delay cells:
[08/31 23:43:14     27s] Total number of identified unusable delay cells: 0
[08/31 23:43:14     27s] Creating Cell Server, finished. 
[08/31 23:43:14     27s] 
[08/31 23:43:14     27s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[08/31 23:43:14     27s] Deleting Cell Server ...
[08/31 23:43:14     27s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[08/31 23:43:14     27s] Extraction setup Started 
[08/31 23:43:14     27s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[08/31 23:43:14     27s] Reading Capacitance Table File /software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
[08/31 23:43:14     27s] Cap table was created using Encounter 08.10-p004_1.
[08/31 23:43:14     27s] Process name: master_techFreePDK45.
[08/31 23:43:14     27s] Importing multi-corner RC tables ... 
[08/31 23:43:14     27s] Summary of Active RC-Corners : 
[08/31 23:43:14     27s]  
[08/31 23:43:14     27s]  Analysis View: default
[08/31 23:43:14     27s]     RC-Corner Name        : standard
[08/31 23:43:14     27s]     RC-Corner Index       : 0
[08/31 23:43:14     27s]     RC-Corner Temperature : 300 Celsius
[08/31 23:43:14     27s]     RC-Corner Cap Table   : '/software/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
[08/31 23:43:14     27s]     RC-Corner PreRoute Res Factor         : 1
[08/31 23:43:14     27s]     RC-Corner PreRoute Cap Factor         : 1
[08/31 23:43:14     27s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[08/31 23:43:14     27s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[08/31 23:43:14     27s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[08/31 23:43:14     27s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[08/31 23:43:14     27s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[08/31 23:43:14     27s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[08/31 23:43:14     27s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[08/31 23:43:14     27s] 
[08/31 23:43:14     27s] *** Summary of all messages that are not suppressed in this session:
[08/31 23:43:14     27s] Severity  ID               Count  Summary                                  
[08/31 23:43:14     27s] ERROR     IMPTCM-46            1  Argument "%s" is required for command "%...
[08/31 23:43:14     27s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[08/31 23:43:14     27s] *** Message Summary: 20 warning(s), 1 error(s)
[08/31 23:43:14     27s] 
[08/31 23:43:14     27s] <CMD> getIoFlowFlag
[08/31 23:43:14     27s] <CMD> setIoFlowFlag 0
[08/31 23:43:14     27s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 1 0.6 5 5 5 5
[08/31 23:43:14     27s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[08/31 23:43:14     27s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[08/31 23:43:14     27s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[08/31 23:43:14     27s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/31 23:43:14     27s] <CMD> getIoFlowFlag
[08/31 23:43:14     27s] <CMD> uiSetTool select
[08/31 23:43:14     27s] <CMD> getIoFlowFlag
[08/31 23:43:14     27s] <CMD> fit
[08/31 23:43:14     27s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:43:14     27s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:43:14     27s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:43:14     27s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:43:14     27s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:43:14     27s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:43:14     27s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:43:14     27s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:43:14     27s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:43:14     27s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:43:14     27s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:43:14     27s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:43:14     27s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:43:14     27s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:43:14     27s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:43:14     27s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:43:14     27s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:43:14     27s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:43:14     27s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[08/31 23:43:14     27s] The ring targets are set to core/block ring wires.
[08/31 23:43:14     27s] addRing command will consider rows while creating rings.
[08/31 23:43:14     27s] addRing command will disallow rings to go over rows.
[08/31 23:43:14     27s] addRing command will ignore shorts while creating rings.
[08/31 23:43:14     27s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[08/31 23:43:14     27s] The ring targets are set to core/block ring wires.
[08/31 23:43:14     27s] addRing command will consider rows while creating rings.
[08/31 23:43:14     27s] addRing command will disallow rings to go over rows.
[08/31 23:43:14     27s] addRing command will ignore shorts while creating rings.
[08/31 23:43:14     27s] <CMD> addRing -nets {gnd vdd} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[08/31 23:43:14     27s] #% Begin addRing (date=08/31 23:43:14, mem=625.6M)
[08/31 23:43:14     27s] 
[08/31 23:43:14     27s] Ring generation is complete.
[08/31 23:43:14     27s] vias are now being generated.
[08/31 23:43:14     27s] addRing created 8 wires.
[08/31 23:43:14     27s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[08/31 23:43:14     27s] +--------+----------------+----------------+
[08/31 23:43:14     27s] |  Layer |     Created    |     Deleted    |
[08/31 23:43:14     27s] +--------+----------------+----------------+
[08/31 23:43:14     27s] | metal9 |        4       |       NA       |
[08/31 23:43:14     27s] |  via9  |        8       |        0       |
[08/31 23:43:14     27s] | metal10|        4       |       NA       |
[08/31 23:43:14     27s] +--------+----------------+----------------+
[08/31 23:43:14     28s] #% End addRing (date=08/31 23:43:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=625.8M, current mem=625.8M)
[08/31 23:43:14     28s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:43:14     28s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:43:14     28s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:43:14     28s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:43:14     28s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:43:14     28s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:43:14     28s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:43:14     28s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:43:14     28s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:43:14     28s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:43:14     28s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:43:14     28s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:43:14     28s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:43:14     28s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:43:14     28s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:43:14     28s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:43:14     28s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:43:14     28s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:43:14     28s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[08/31 23:43:14     28s] addStripe will allow jog to connect padcore ring and block ring.
[08/31 23:43:14     28s] Stripes will stop at the boundary of the specified area.
[08/31 23:43:14     28s] When breaking rings, the power planner will consider the existence of blocks.
[08/31 23:43:14     28s] Stripes will not extend to closest target.
[08/31 23:43:14     28s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/31 23:43:14     28s] Stripes will not be created over regions without power planning wires.
[08/31 23:43:14     28s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/31 23:43:14     28s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/31 23:43:14     28s] AddStripe segment minimum length set to 1
[08/31 23:43:14     28s] Offset for stripe breaking is set to 0.
[08/31 23:43:14     28s] <CMD> addStripe -nets {vdd gnd} -layer metal10 -direction vertical -width 0.8 -spacing 0.8 -set_to_set_distance 20 -start_from left -start_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[08/31 23:43:14     28s] #% Begin addStripe (date=08/31 23:43:14, mem=625.8M)
[08/31 23:43:14     28s] 
[08/31 23:43:14     28s] Starting stripe generation ...
[08/31 23:43:14     28s] Non-Default Mode Option Settings :
[08/31 23:43:14     28s]   NONE
[08/31 23:43:14     28s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of setMultiCpuUsage in addStripe.
[08/31 23:43:14     28s] Stripe generation is complete.
[08/31 23:43:14     28s] vias are now being generated.
[08/31 23:43:14     28s] addStripe created 22 wires.
[08/31 23:43:14     28s] ViaGen created 44 vias, deleted 0 via to avoid violation.
[08/31 23:43:14     28s] +--------+----------------+----------------+
[08/31 23:43:14     28s] |  Layer |     Created    |     Deleted    |
[08/31 23:43:14     28s] +--------+----------------+----------------+
[08/31 23:43:14     28s] |  via9  |       44       |        0       |
[08/31 23:43:14     28s] | metal10|       22       |       NA       |
[08/31 23:43:14     28s] +--------+----------------+----------------+
[08/31 23:43:14     28s] #% End addStripe (date=08/31 23:43:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=626.9M, current mem=626.9M)
[08/31 23:43:14     28s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[08/31 23:43:14     28s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { gnd vdd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[08/31 23:43:14     28s] #% Begin sroute (date=08/31 23:43:14, mem=627.0M)
[08/31 23:43:15     28s] *** Begin SPECIAL ROUTE on Mon Aug 31 23:43:15 2020 ***
[08/31 23:43:15     28s] SPECIAL ROUTE ran on directory: /home/ms20.50/Desktop/DLX_project/project/physical_design
[08/31 23:43:15     28s] SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-1062.12.1.el7.x86_64 x86_64 1.99Ghz)
[08/31 23:43:15     28s] 
[08/31 23:43:15     28s] Begin option processing ...
[08/31 23:43:15     28s] srouteConnectPowerBump set to false
[08/31 23:43:15     28s] routeSelectNet set to "gnd vdd"
[08/31 23:43:15     28s] routeSpecial set to true
[08/31 23:43:15     28s] srouteBlockPin set to "useLef"
[08/31 23:43:15     28s] srouteBottomLayerLimit set to 1
[08/31 23:43:15     28s] srouteBottomTargetLayerLimit set to 1
[08/31 23:43:15     28s] srouteConnectConverterPin set to false
[08/31 23:43:15     28s] srouteCrossoverViaBottomLayer set to 1
[08/31 23:43:15     28s] srouteCrossoverViaTopLayer set to 10
[08/31 23:43:15     28s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/31 23:43:15     28s] srouteFollowCorePinEnd set to 3
[08/31 23:43:15     28s] srouteJogControl set to "preferWithChanges differentLayer"
[08/31 23:43:15     28s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[08/31 23:43:15     28s] sroutePadPinAllPorts set to true
[08/31 23:43:15     28s] sroutePreserveExistingRoutes set to true
[08/31 23:43:15     28s] srouteRoutePowerBarPortOnBothDir set to true
[08/31 23:43:15     28s] srouteStopBlockPin set to "nearestTarget"
[08/31 23:43:15     28s] srouteTopLayerLimit set to 10
[08/31 23:43:15     28s] srouteTopTargetLayerLimit set to 10
[08/31 23:43:15     28s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1489.00 megs.
[08/31 23:43:15     28s] 
[08/31 23:43:15     28s] Reading DB technology information...
[08/31 23:43:15     28s] Finished reading DB technology information.
[08/31 23:43:15     28s] Reading floorplan and netlist information...
[08/31 23:43:15     28s] Finished reading floorplan and netlist information.
[08/31 23:43:15     28s] Read in 20 layers, 10 routing layers, 1 overlap layer
[08/31 23:43:15     28s] Read in 134 macros, 57 used
[08/31 23:43:15     28s] Read in 57 components
[08/31 23:43:15     28s]   57 core components: 57 unplaced, 0 placed, 0 fixed
[08/31 23:43:15     28s] Read in 135 logical pins
[08/31 23:43:15     28s] Read in 135 nets
[08/31 23:43:15     28s] Read in 2 special nets, 2 routed
[08/31 23:43:15     28s] 2 nets selected.
[08/31 23:43:15     28s] 
[08/31 23:43:15     28s] Begin power routing ...
[08/31 23:43:15     28s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[08/31 23:43:15     28s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[08/31 23:43:15     28s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[08/31 23:43:15     28s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[08/31 23:43:15     28s] Type 'man IMPSR-1256' for more detail.
[08/31 23:43:15     28s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[08/31 23:43:15     28s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[08/31 23:43:15     28s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[08/31 23:43:15     28s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[08/31 23:43:15     28s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[08/31 23:43:15     28s] Type 'man IMPSR-1256' for more detail.
[08/31 23:43:15     28s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[08/31 23:43:15     28s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[08/31 23:43:15     28s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[08/31 23:43:15     28s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[08/31 23:43:15     28s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[08/31 23:43:15     28s] CPU time for FollowPin 0 seconds
[08/31 23:43:15     28s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[08/31 23:43:15     28s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[08/31 23:43:15     28s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[08/31 23:43:15     28s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[08/31 23:43:15     28s] CPU time for FollowPin 0 seconds
[08/31 23:43:15     28s]   Number of IO ports routed: 0
[08/31 23:43:15     28s]   Number of Block ports routed: 0
[08/31 23:43:15     28s]   Number of Stripe ports routed: 0
[08/31 23:43:15     28s]   Number of Core ports routed: 320
[08/31 23:43:15     28s]   Number of Pad ports routed: 0
[08/31 23:43:15     28s]   Number of Power Bump ports routed: 0
[08/31 23:43:15     28s]   Number of Followpin connections: 160
[08/31 23:43:15     28s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1501.00 megs.
[08/31 23:43:15     28s] 
[08/31 23:43:15     28s] 
[08/31 23:43:15     28s] 
[08/31 23:43:15     28s]  Begin updating DB with routing results ...
[08/31 23:43:15     28s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[08/31 23:43:15     28s] Pin and blockage extraction finished
[08/31 23:43:15     28s] 
[08/31 23:43:15     28s] sroute created 480 wires.
[08/31 23:43:15     28s] ViaGen created 2880 vias, deleted 0 via to avoid violation.
[08/31 23:43:15     28s] +--------+----------------+----------------+
[08/31 23:43:15     28s] |  Layer |     Created    |     Deleted    |
[08/31 23:43:15     28s] +--------+----------------+----------------+
[08/31 23:43:15     28s] | metal1 |       480      |       NA       |
[08/31 23:43:15     28s] |  via1  |       320      |        0       |
[08/31 23:43:15     28s] |  via2  |       320      |        0       |
[08/31 23:43:15     28s] |  via3  |       320      |        0       |
[08/31 23:43:15     28s] |  via4  |       320      |        0       |
[08/31 23:43:15     28s] |  via5  |       320      |        0       |
[08/31 23:43:15     28s] |  via6  |       320      |        0       |
[08/31 23:43:15     28s] |  via7  |       320      |        0       |
[08/31 23:43:15     28s] |  via8  |       320      |        0       |
[08/31 23:43:15     28s] |  via9  |       320      |        0       |
[08/31 23:43:15     28s] +--------+----------------+----------------+
[08/31 23:43:15     28s] #% End sroute (date=08/31 23:43:15, total cpu=0:00:00.4, real=0:00:01.0, peak res=640.9M, current mem=640.9M)
[08/31 23:43:15     28s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:43:15     28s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin CLK
[08/31 23:43:15     28s] Successfully spread [1] pins.
[08/31 23:43:15     28s] editPin : finished (cpu = 0:00:00.2 real = 0:00:00.0, mem = 714.0M).
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:43:15     28s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin RST
[08/31 23:43:15     28s] Successfully spread [1] pins.
[08/31 23:43:15     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 714.0M).
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:43:15     28s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin IRAM_ENABLE
[08/31 23:43:15     28s] Successfully spread [1] pins.
[08/31 23:43:15     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 714.0M).
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:43:15     28s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin IRAM_READY
[08/31 23:43:15     28s] Successfully spread [1] pins.
[08/31 23:43:15     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 714.0M).
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:43:15     28s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 1 -spreadType side -pin {{IRAM_ADDRESS[0]} {IRAM_ADDRESS[1]} {IRAM_ADDRESS[2]} {IRAM_ADDRESS[3]} {IRAM_ADDRESS[4]} {IRAM_ADDRESS[5]} {IRAM_ADDRESS[6]} {IRAM_ADDRESS[7]} {IRAM_ADDRESS[8]} {IRAM_ADDRESS[9]} {IRAM_ADDRESS[10]} {IRAM_ADDRESS[11]} {IRAM_ADDRESS[12]} {IRAM_ADDRESS[13]} {IRAM_ADDRESS[14]} {IRAM_ADDRESS[15]} {IRAM_ADDRESS[16]} {IRAM_ADDRESS[17]} {IRAM_ADDRESS[18]} {IRAM_ADDRESS[19]} {IRAM_ADDRESS[20]} {IRAM_ADDRESS[21]} {IRAM_ADDRESS[22]} {IRAM_ADDRESS[23]} {IRAM_ADDRESS[24]} {IRAM_ADDRESS[25]} {IRAM_ADDRESS[26]} {IRAM_ADDRESS[27]} {IRAM_ADDRESS[28]} {IRAM_ADDRESS[29]} {IRAM_ADDRESS[30]} {IRAM_ADDRESS[31]}}
[08/31 23:43:15     28s] Successfully spread [32] pins.
[08/31 23:43:15     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 714.0M).
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:43:15     28s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 2 -spreadType side -pin {{IRAM_DATA[0]} {IRAM_DATA[1]} {IRAM_DATA[2]} {IRAM_DATA[3]} {IRAM_DATA[4]} {IRAM_DATA[5]} {IRAM_DATA[6]} {IRAM_DATA[7]} {IRAM_DATA[8]} {IRAM_DATA[9]} {IRAM_DATA[10]} {IRAM_DATA[11]} {IRAM_DATA[12]} {IRAM_DATA[13]} {IRAM_DATA[14]} {IRAM_DATA[15]} {IRAM_DATA[16]} {IRAM_DATA[17]} {IRAM_DATA[18]} {IRAM_DATA[19]} {IRAM_DATA[20]} {IRAM_DATA[21]} {IRAM_DATA[22]} {IRAM_DATA[23]} {IRAM_DATA[24]} {IRAM_DATA[25]} {IRAM_DATA[26]} {IRAM_DATA[27]} {IRAM_DATA[28]} {IRAM_DATA[29]} {IRAM_DATA[30]} {IRAM_DATA[31]}}
[08/31 23:43:15     28s] Successfully spread [32] pins.
[08/31 23:43:15     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 714.0M).
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:43:15     28s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin DRAM_ENABLE
[08/31 23:43:15     28s] Successfully spread [1] pins.
[08/31 23:43:15     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 714.0M).
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:43:15     28s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin DRAM_READNOTWRITE
[08/31 23:43:15     28s] Successfully spread [1] pins.
[08/31 23:43:15     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 714.0M).
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:43:15     28s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin DRAM_READY
[08/31 23:43:15     28s] Successfully spread [1] pins.
[08/31 23:43:15     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 714.0M).
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:43:15     28s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 1 -spreadType side -pin {{DRAM_ADDRESS[0]} {DRAM_ADDRESS[1]} {DRAM_ADDRESS[2]} {DRAM_ADDRESS[3]} {DRAM_ADDRESS[4]} {DRAM_ADDRESS[5]} {DRAM_ADDRESS[6]} {DRAM_ADDRESS[7]} {DRAM_ADDRESS[8]} {DRAM_ADDRESS[9]} {DRAM_ADDRESS[10]} {DRAM_ADDRESS[11]} {DRAM_ADDRESS[12]} {DRAM_ADDRESS[13]} {DRAM_ADDRESS[14]} {DRAM_ADDRESS[15]} {DRAM_ADDRESS[16]} {DRAM_ADDRESS[17]} {DRAM_ADDRESS[18]} {DRAM_ADDRESS[19]} {DRAM_ADDRESS[20]} {DRAM_ADDRESS[21]} {DRAM_ADDRESS[22]} {DRAM_ADDRESS[23]} {DRAM_ADDRESS[24]} {DRAM_ADDRESS[25]} {DRAM_ADDRESS[26]} {DRAM_ADDRESS[27]} {DRAM_ADDRESS[28]} {DRAM_ADDRESS[29]} {DRAM_ADDRESS[30]} {DRAM_ADDRESS[31]}}
[08/31 23:43:15     28s] Successfully spread [32] pins.
[08/31 23:43:15     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 714.0M).
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:43:15     28s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 2 -spreadType side -pin {{DRAM_DATA[0]} {DRAM_DATA[1]} {DRAM_DATA[2]} {DRAM_DATA[3]} {DRAM_DATA[4]} {DRAM_DATA[5]} {DRAM_DATA[6]} {DRAM_DATA[7]} {DRAM_DATA[8]} {DRAM_DATA[9]} {DRAM_DATA[10]} {DRAM_DATA[11]} {DRAM_DATA[12]} {DRAM_DATA[13]} {DRAM_DATA[14]} {DRAM_DATA[15]} {DRAM_DATA[16]} {DRAM_DATA[17]} {DRAM_DATA[18]} {DRAM_DATA[19]} {DRAM_DATA[20]} {DRAM_DATA[21]} {DRAM_DATA[22]} {DRAM_DATA[23]} {DRAM_DATA[24]} {DRAM_DATA[25]} {DRAM_DATA[26]} {DRAM_DATA[27]} {DRAM_DATA[28]} {DRAM_DATA[29]} {DRAM_DATA[30]} {DRAM_DATA[31]}}
[08/31 23:43:15     28s] Successfully spread [32] pins.
[08/31 23:43:15     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 715.0M).
[08/31 23:43:15     28s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:43:15     28s] <CMD> setDrawView fplan
[08/31 23:43:15     28s] <CMD> fit
[08/31 23:43:15     28s] <CMD> dumpToGIF ./images_nopt/DLX_IR_SIZE32_PC_SIZE32_nopt_fplan_postpin
[08/31 23:43:16     29s] <CMD> setDrawView ameba
[08/31 23:43:16     29s] <CMD> fit
[08/31 23:43:16     29s] <CMD> dumpToGIF ./images_nopt/DLX_IR_SIZE32_PC_SIZE32_nopt_ameba_postpin
[08/31 23:43:16     29s] <CMD> setDrawView place
[08/31 23:43:16     29s] <CMD> fit
[08/31 23:43:16     29s] <CMD> dumpToGIF ./images_nopt/DLX_IR_SIZE32_PC_SIZE32_nopt_place_postpin
[08/31 23:43:16     29s] <CMD> placeDesign
[08/31 23:43:16     29s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3835, percentage of missing scan cell = 0.00% (0 / 3835)
[08/31 23:43:17     29s] *** Starting placeDesign default flow ***
[08/31 23:43:17     29s] *** Start deleteBufferTree ***
[08/31 23:43:18     30s] Multithreaded Timing Analysis is initialized with 6 threads
[08/31 23:43:18     30s] 
[08/31 23:43:18     30s] Info: Detect buffers to remove automatically.
[08/31 23:43:18     30s] Analyzing netlist ...
[08/31 23:43:18     31s] Updating netlist
[08/31 23:43:18     31s] AAE DB initialization (MEM=1025.91 CPU=0:00:00.2 REAL=0:00:00.0) 
[08/31 23:43:19     31s] siFlow : Timing analysis mode is single, using late cdB files
[08/31 23:43:19     31s] Start AAE Lib Loading. (MEM=1025.91)
[08/31 23:43:19     31s] End AAE Lib Loading. (MEM=1227.19 CPU=0:00:00.0 Real=0:00:00.0)
[08/31 23:43:19     32s] 
[08/31 23:43:20     32s] *summary: 3180 instances (buffers/inverters) removed
[08/31 23:43:20     32s] *** Finish deleteBufferTree (0:00:03.1) ***
[08/31 23:43:20     32s] **INFO: Enable pre-place timing setting for timing analysis
[08/31 23:43:20     32s] Set Using Default Delay Limit as 101.
[08/31 23:43:20     32s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/31 23:43:20     32s] Set Default Net Delay as 0 ps.
[08/31 23:43:20     32s] Set Default Net Load as 0 pF. 
[08/31 23:43:20     32s] **INFO: Analyzing IO path groups for slack adjustment
[08/31 23:43:20     32s] **INFO: Disable pre-place timing setting for timing analysis
[08/31 23:43:20     32s] Set Using Default Delay Limit as 1000.
[08/31 23:43:20     32s] Set Default Net Delay as 1000 ps.
[08/31 23:43:20     32s] Set Default Net Load as 0.5 pF. 
[08/31 23:43:20     32s] **INFO: Pre-place timing setting for timing analysis already disabled
[08/31 23:43:20     32s] Deleted 0 physical inst  (cell - / prefix -).
[08/31 23:43:20     32s] *** Starting "NanoPlace(TM) placement v#10 (mem=1232.2M)" ...
[08/31 23:43:20     33s] total jobs 1303
[08/31 23:43:20     33s] multi thread init TemplateIndex for each ta. thread num 6
[08/31 23:43:20     33s] Wait...
[08/31 23:43:21     33s] *** Build Buffered Sizing Timing Model
[08/31 23:43:21     33s] (cpu=0:00:00.7 mem=1280.2M) ***
[08/31 23:43:21     33s] *** Build Virtual Sizing Timing Model
[08/31 23:43:21     33s] (cpu=0:00:00.9 mem=1283.2M) ***
[08/31 23:43:21     33s] No user setting net weight.
[08/31 23:43:21     33s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[08/31 23:43:21     33s] Scan chains were not defined.
[08/31 23:43:21     33s] #std cell=10330 (0 fixed + 10330 movable) #block=0 (0 floating + 0 preplaced)
[08/31 23:43:21     33s] #ioInst=0 #net=9489 #term=38868 #term/net=4.10, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=132
[08/31 23:43:21     33s] stdCell: 10330 single + 0 double + 0 multi
[08/31 23:43:21     33s] Total standard cell length = 20.0908 (mm), area = 0.0281 (mm^2)
[08/31 23:43:21     33s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:43:21     33s] Estimated cell power/ground rail width = 0.197 um
[08/31 23:43:21     33s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:43:21     34s] Apply auto density screen in pre-place stage.
[08/31 23:43:21     34s] Auto density screen increases utilization from 0.562 to 0.563
[08/31 23:43:21     34s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1289.2M
[08/31 23:43:21     34s] Average module density = 0.563.
[08/31 23:43:21     34s] Density for the design = 0.563.
[08/31 23:43:21     34s]        = stdcell_area 105741 sites (28127 um^2) / alloc_area 187758 sites (49944 um^2).
[08/31 23:43:21     34s] Pin Density = 0.2065.
[08/31 23:43:21     34s]             = total # of pins 38868 / total area 188256.
[08/31 23:43:21     34s] Initial padding reaches pin density 0.460 for top
[08/31 23:43:21     34s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 37049.100
[08/31 23:43:21     34s] Initial padding increases density from 0.563 to 0.753 for top
[08/31 23:43:21     34s] Enabling multi-CPU acceleration with 6 CPU(s) for placement
[08/31 23:43:21     34s] === lastAutoLevel = 9 
[08/31 23:43:21     34s] [adp] 0:1:0:1
[08/31 23:43:24     38s] Clock gating cells determined by native netlist tracing.
[08/31 23:43:24     38s] Effort level <high> specified for reg2reg path_group
[08/31 23:43:26     40s] Iteration  1: Total net bbox = 4.297e+04 (1.21e+04 3.09e+04)
[08/31 23:43:26     40s]               Est.  stn bbox = 4.703e+04 (1.37e+04 3.34e+04)
[08/31 23:43:26     40s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1477.7M
[08/31 23:43:26     40s] Iteration  2: Total net bbox = 4.297e+04 (1.21e+04 3.09e+04)
[08/31 23:43:26     40s]               Est.  stn bbox = 4.703e+04 (1.37e+04 3.34e+04)
[08/31 23:43:26     40s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1477.7M
[08/31 23:43:26     40s] exp_mt_sequential is set from setPlaceMode option to 1
[08/31 23:43:26     40s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=6)
[08/31 23:43:26     40s] place_exp_mt_interval set to default 32
[08/31 23:43:26     40s] place_exp_mt_interval_bias (first half) set to default 0.750000
[08/31 23:43:27     40s] Iteration  3: Total net bbox = 4.865e+04 (1.75e+04 3.11e+04)
[08/31 23:43:27     40s]               Est.  stn bbox = 6.153e+04 (2.29e+04 3.86e+04)
[08/31 23:43:27     40s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1574.8M
[08/31 23:43:27     40s] Total number of setup views is 1.
[08/31 23:43:27     40s] Total number of active setup views is 1.
[08/31 23:43:27     40s] Active setup views:
[08/31 23:43:27     40s]     default
[08/31 23:43:28     43s] Iteration  4: Total net bbox = 7.822e+04 (4.25e+04 3.57e+04)
[08/31 23:43:28     43s]               Est.  stn bbox = 1.052e+05 (6.07e+04 4.45e+04)
[08/31 23:43:28     43s]               cpu = 0:00:02.9 real = 0:00:01.0 mem = 1574.8M
[08/31 23:43:31     48s] Iteration  5: Total net bbox = 9.423e+04 (4.88e+04 4.54e+04)
[08/31 23:43:31     48s]               Est.  stn bbox = 1.304e+05 (7.10e+04 5.94e+04)
[08/31 23:43:31     48s]               cpu = 0:00:04.7 real = 0:00:03.0 mem = 1574.8M
[08/31 23:43:33     53s] Iteration  6: Total net bbox = 9.703e+04 (5.08e+04 4.62e+04)
[08/31 23:43:33     53s]               Est.  stn bbox = 1.370e+05 (7.57e+04 6.13e+04)
[08/31 23:43:33     53s]               cpu = 0:00:05.3 real = 0:00:02.0 mem = 1608.8M
[08/31 23:43:33     53s] Starting Early Global Route rough congestion estimation: mem = 1512.7M
[08/31 23:43:33     53s] (I)       Reading DB...
[08/31 23:43:33     54s] (I)       before initializing RouteDB syMemory usage = 1512.7 MB
[08/31 23:43:33     54s] (I)       congestionReportName   : 
[08/31 23:43:33     54s] (I)       layerRangeFor2DCongestion : 
[08/31 23:43:33     54s] (I)       buildTerm2TermWires    : 1
[08/31 23:43:33     54s] (I)       doTrackAssignment      : 1
[08/31 23:43:33     54s] (I)       dumpBookshelfFiles     : 0
[08/31 23:43:33     54s] (I)       numThreads             : 6
[08/31 23:43:33     54s] (I)       bufferingAwareRouting  : false
[08/31 23:43:33     54s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:43:33     54s] (I)       honorPin               : false
[08/31 23:43:33     54s] (I)       honorPinGuide          : true
[08/31 23:43:33     54s] (I)       honorPartition         : false
[08/31 23:43:33     54s] (I)       allowPartitionCrossover: false
[08/31 23:43:33     54s] (I)       honorSingleEntry       : true
[08/31 23:43:33     54s] (I)       honorSingleEntryStrong : true
[08/31 23:43:33     54s] (I)       handleViaSpacingRule   : false
[08/31 23:43:33     54s] (I)       handleEolSpacingRule   : false
[08/31 23:43:33     54s] (I)       PDConstraint           : none
[08/31 23:43:33     54s] (I)       expBetterNDRHandling   : false
[08/31 23:43:33     54s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:43:33     54s] (I)       routingEffortLevel     : 3
[08/31 23:43:33     54s] (I)       effortLevel            : standard
[08/31 23:43:33     54s] [NR-eGR] minRouteLayer          : 2
[08/31 23:43:33     54s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:43:33     54s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:43:33     54s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:43:33     54s] (I)       numRowsPerGCell        : 10
[08/31 23:43:33     54s] (I)       speedUpLargeDesign     : 0
[08/31 23:43:33     54s] (I)       multiThreadingTA       : 1
[08/31 23:43:33     54s] (I)       blkAwareLayerSwitching : 1
[08/31 23:43:33     54s] (I)       optimizationMode       : false
[08/31 23:43:33     54s] (I)       routeSecondPG          : false
[08/31 23:43:33     54s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:43:33     54s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:43:33     54s] (I)       punchThroughDistance   : 500.00
[08/31 23:43:33     54s] (I)       scenicBound            : 1.15
[08/31 23:43:33     54s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:43:33     54s] (I)       source-to-sink ratio   : 0.00
[08/31 23:43:33     54s] (I)       targetCongestionRatioH : 1.00
[08/31 23:43:33     54s] (I)       targetCongestionRatioV : 1.00
[08/31 23:43:33     54s] (I)       layerCongestionRatio   : 0.70
[08/31 23:43:33     54s] (I)       m1CongestionRatio      : 0.10
[08/31 23:43:33     54s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:43:33     54s] (I)       localRouteEffort       : 1.00
[08/31 23:43:33     54s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:43:33     54s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:43:33     54s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:43:33     54s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:43:33     54s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:43:33     54s] (I)       routeVias              : 
[08/31 23:43:33     54s] (I)       readTROption           : true
[08/31 23:43:33     54s] (I)       extraSpacingFactor     : 1.00
[08/31 23:43:33     54s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:43:33     54s] (I)       routeSelectedNetsOnly  : false
[08/31 23:43:33     54s] (I)       clkNetUseMaxDemand     : false
[08/31 23:43:33     54s] (I)       extraDemandForClocks   : 0
[08/31 23:43:33     54s] (I)       steinerRemoveLayers    : false
[08/31 23:43:33     54s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:43:33     54s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:43:33     54s] (I)       similarTopologyRoutingFast : false
[08/31 23:43:33     54s] (I)       spanningTreeRefinement : false
[08/31 23:43:33     54s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:43:33     54s] (I)       starting read tracks
[08/31 23:43:33     54s] (I)       build grid graph
[08/31 23:43:33     54s] (I)       build grid graph start
[08/31 23:43:33     54s] [NR-eGR] Layer1 has no routable track
[08/31 23:43:33     54s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:43:33     54s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:43:33     54s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:43:33     54s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:43:33     54s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:43:33     54s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:43:33     54s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:43:33     54s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:43:33     54s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:43:33     54s] (I)       build grid graph end
[08/31 23:43:33     54s] (I)       numViaLayers=10
[08/31 23:43:33     54s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:43:33     54s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:43:33     54s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:43:33     54s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:43:33     54s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:43:33     54s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:43:33     54s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:43:33     54s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:43:33     54s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:43:33     54s] (I)       end build via table
[08/31 23:43:33     54s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5574 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:43:33     54s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:43:33     54s] (I)       readDataFromPlaceDB
[08/31 23:43:33     54s] (I)       Read net information..
[08/31 23:43:33     54s] [NR-eGR] Read numTotalNets=9489  numIgnoredNets=0
[08/31 23:43:33     54s] (I)       Read testcase time = 0.010 seconds
[08/31 23:43:33     54s] 
[08/31 23:43:33     54s] (I)       read default dcut vias
[08/31 23:43:33     54s] (I)       Reading via via1_4 for layer: 0 
[08/31 23:43:33     54s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:43:33     54s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:43:33     54s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:43:33     54s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:43:33     54s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:43:33     54s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:43:33     54s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:43:33     54s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:43:33     54s] (I)       build grid graph start
[08/31 23:43:33     54s] (I)       build grid graph end
[08/31 23:43:33     54s] (I)       Model blockage into capacity
[08/31 23:43:33     54s] (I)       Read numBlocks=5574  numPreroutedWires=0  numCapScreens=0
[08/31 23:43:33     54s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:43:33     54s] (I)       blocked area on Layer2 : 833280000  (0.38%)
[08/31 23:43:33     54s] (I)       blocked area on Layer3 : 1010688000  (0.46%)
[08/31 23:43:33     54s] (I)       blocked area on Layer4 : 1405440000  (0.64%)
[08/31 23:43:33     54s] (I)       blocked area on Layer5 : 1631232000  (0.75%)
[08/31 23:43:33     54s] (I)       blocked area on Layer6 : 1764608000  (0.81%)
[08/31 23:43:33     54s] (I)       blocked area on Layer7 : 6553600000  (2.99%)
[08/31 23:43:33     54s] (I)       blocked area on Layer8 : 7168000000  (3.27%)
[08/31 23:43:33     54s] (I)       blocked area on Layer9 : 33161728000  (15.15%)
[08/31 23:43:33     54s] (I)       blocked area on Layer10 : 87985152000  (40.19%)
[08/31 23:43:33     54s] (I)       Modeling time = 0.000 seconds
[08/31 23:43:33     54s] 
[08/31 23:43:33     54s] (I)       Number of ignored nets = 0
[08/31 23:43:33     54s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:43:33     54s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:43:33     54s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:43:33     54s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:43:33     54s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:43:33     54s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:43:33     54s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:43:33     54s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:43:33     54s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:43:33     54s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1514.3 MB
[08/31 23:43:33     54s] (I)       Ndr track 0 does not exist
[08/31 23:43:33     54s] (I)       Layer1  viaCost=200.00
[08/31 23:43:33     54s] (I)       Layer2  viaCost=200.00
[08/31 23:43:33     54s] (I)       Layer3  viaCost=100.00
[08/31 23:43:33     54s] (I)       Layer4  viaCost=100.00
[08/31 23:43:33     54s] (I)       Layer5  viaCost=100.00
[08/31 23:43:33     54s] (I)       Layer6  viaCost=100.00
[08/31 23:43:33     54s] (I)       Layer7  viaCost=100.00
[08/31 23:43:33     54s] (I)       Layer8  viaCost=100.00
[08/31 23:43:33     54s] (I)       Layer9  viaCost=100.00
[08/31 23:43:33     54s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:43:33     54s] (I)       routing area        :  (0, 0) - (470440, 465360)
[08/31 23:43:33     54s] (I)       core area           :  (10260, 10080) - (460180, 455280)
[08/31 23:43:33     54s] (I)       Site Width          :   380  (dbu)
[08/31 23:43:33     54s] (I)       Row Height          :  2800  (dbu)
[08/31 23:43:33     54s] (I)       GCell Width         : 28000  (dbu)
[08/31 23:43:33     54s] (I)       GCell Height        : 28000  (dbu)
[08/31 23:43:33     54s] (I)       grid                :    17    17    10
[08/31 23:43:33     54s] (I)       vertical capacity   :     0 28000     0 28000     0 28000     0 28000     0 28000
[08/31 23:43:33     54s] (I)       horizontal capacity :     0     0 28000     0 28000     0 28000     0 28000     0
[08/31 23:43:33     54s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:43:33     54s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:43:33     54s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:43:33     54s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:43:33     54s] (I)       Num tracks per GCell: 103.70 73.68 100.00 50.00 50.00 50.00 16.67 16.67  8.75  8.33
[08/31 23:43:33     54s] (I)       Total num of tracks :     0  1238  1662   840   830   840   276   279   144   139
[08/31 23:43:33     54s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:43:33     54s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:43:33     54s] (I)       --------------------------------------------------------
[08/31 23:43:33     54s] 
[08/31 23:43:33     54s] [NR-eGR] ============ Routing rule table ============
[08/31 23:43:33     54s] [NR-eGR] Rule id 0. Nets 9489 
[08/31 23:43:33     54s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:43:33     54s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:43:33     54s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:43:33     54s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:43:33     54s] [NR-eGR] ========================================
[08/31 23:43:33     54s] [NR-eGR] 
[08/31 23:43:33     54s] (I)       After initializing earlyGlobalRoute syMemory usage = 1514.3 MB
[08/31 23:43:33     54s] (I)       Loading and dumping file time : 0.10 seconds
[08/31 23:43:33     54s] (I)       ============= Initialization =============
[08/31 23:43:33     54s] (I)       numLocalWires=44298  numGlobalNetBranches=13443  numLocalNetBranches=8779
[08/31 23:43:33     54s] (I)       totalPins=38868  totalGlobalPin=10553 (27.15%)
[08/31 23:43:33     54s] (I)       total 2D Cap : 104523 = (48858 H, 55665 V)
[08/31 23:43:33     54s] (I)       ============  Phase 1a Route ============
[08/31 23:43:33     54s] (I)       Phase 1a runs 0.00 seconds
[08/31 23:43:33     54s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[08/31 23:43:33     54s] (I)       Usage: 8871 = (4570 H, 4301 V) = (9.35% H, 7.73% V) = (6.398e+04um H, 6.021e+04um V)
[08/31 23:43:33     54s] (I)       
[08/31 23:43:33     54s] (I)       ============  Phase 1b Route ============
[08/31 23:43:33     54s] (I)       Usage: 8871 = (4570 H, 4301 V) = (9.35% H, 7.73% V) = (6.398e+04um H, 6.021e+04um V)
[08/31 23:43:33     54s] (I)       
[08/31 23:43:33     54s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[08/31 23:43:33     54s] 
[08/31 23:43:33     54s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:43:33     54s] Finished Early Global Route rough congestion estimation: mem = 1514.3M
[08/31 23:43:33     54s] earlyGlobalRoute rough estimation gcell size 10 row height
[08/31 23:43:33     54s] Congestion driven padding in post-place stage.
[08/31 23:43:33     54s] Congestion driven padding increases utilization from 0.753 to 0.755
[08/31 23:43:33     54s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1514.3M
[08/31 23:43:34     54s] Global placement CDP skipped at cutLevel 7.
[08/31 23:43:34     54s] Iteration  7: Total net bbox = 9.855e+04 (5.21e+04 4.64e+04)
[08/31 23:43:34     54s]               Est.  stn bbox = 1.385e+05 (7.71e+04 6.14e+04)
[08/31 23:43:34     54s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1514.3M
[08/31 23:43:37     59s] nrCritNet: 0.00% ( 0 / 9489 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[08/31 23:43:40     63s] nrCritNet: 0.00% ( 0 / 9489 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[08/31 23:43:40     63s] Iteration  8: Total net bbox = 9.855e+04 (5.21e+04 4.64e+04)
[08/31 23:43:40     63s]               Est.  stn bbox = 1.385e+05 (7.71e+04 6.14e+04)
[08/31 23:43:40     63s]               cpu = 0:00:09.4 real = 0:00:06.0 mem = 1482.3M
[08/31 23:43:43     69s] Starting Early Global Route rough congestion estimation: mem = 1520.3M
[08/31 23:43:43     69s] (I)       Reading DB...
[08/31 23:43:43     69s] (I)       before initializing RouteDB syMemory usage = 1523.3 MB
[08/31 23:43:43     69s] (I)       congestionReportName   : 
[08/31 23:43:43     69s] (I)       layerRangeFor2DCongestion : 
[08/31 23:43:43     69s] (I)       buildTerm2TermWires    : 1
[08/31 23:43:43     69s] (I)       doTrackAssignment      : 1
[08/31 23:43:43     69s] (I)       dumpBookshelfFiles     : 0
[08/31 23:43:43     69s] (I)       numThreads             : 6
[08/31 23:43:43     69s] (I)       bufferingAwareRouting  : false
[08/31 23:43:43     69s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:43:43     69s] (I)       honorPin               : false
[08/31 23:43:43     69s] (I)       honorPinGuide          : true
[08/31 23:43:43     69s] (I)       honorPartition         : false
[08/31 23:43:43     69s] (I)       allowPartitionCrossover: false
[08/31 23:43:43     69s] (I)       honorSingleEntry       : true
[08/31 23:43:43     69s] (I)       honorSingleEntryStrong : true
[08/31 23:43:43     69s] (I)       handleViaSpacingRule   : false
[08/31 23:43:43     69s] (I)       handleEolSpacingRule   : false
[08/31 23:43:43     69s] (I)       PDConstraint           : none
[08/31 23:43:43     69s] (I)       expBetterNDRHandling   : false
[08/31 23:43:43     69s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:43:43     69s] (I)       routingEffortLevel     : 3
[08/31 23:43:43     69s] (I)       effortLevel            : standard
[08/31 23:43:43     69s] [NR-eGR] minRouteLayer          : 2
[08/31 23:43:43     69s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:43:43     69s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:43:43     69s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:43:43     69s] (I)       numRowsPerGCell        : 5
[08/31 23:43:43     69s] (I)       speedUpLargeDesign     : 0
[08/31 23:43:43     69s] (I)       multiThreadingTA       : 1
[08/31 23:43:43     69s] (I)       blkAwareLayerSwitching : 1
[08/31 23:43:43     69s] (I)       optimizationMode       : false
[08/31 23:43:43     69s] (I)       routeSecondPG          : false
[08/31 23:43:43     69s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:43:43     69s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:43:43     69s] (I)       punchThroughDistance   : 500.00
[08/31 23:43:43     69s] (I)       scenicBound            : 1.15
[08/31 23:43:43     69s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:43:43     69s] (I)       source-to-sink ratio   : 0.00
[08/31 23:43:43     69s] (I)       targetCongestionRatioH : 1.00
[08/31 23:43:43     69s] (I)       targetCongestionRatioV : 1.00
[08/31 23:43:43     69s] (I)       layerCongestionRatio   : 0.70
[08/31 23:43:43     69s] (I)       m1CongestionRatio      : 0.10
[08/31 23:43:43     69s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:43:43     69s] (I)       localRouteEffort       : 1.00
[08/31 23:43:43     69s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:43:43     69s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:43:43     69s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:43:43     69s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:43:43     69s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:43:43     69s] (I)       routeVias              : 
[08/31 23:43:43     69s] (I)       readTROption           : true
[08/31 23:43:43     69s] (I)       extraSpacingFactor     : 1.00
[08/31 23:43:43     69s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:43:43     69s] (I)       routeSelectedNetsOnly  : false
[08/31 23:43:43     69s] (I)       clkNetUseMaxDemand     : false
[08/31 23:43:43     69s] (I)       extraDemandForClocks   : 0
[08/31 23:43:43     69s] (I)       steinerRemoveLayers    : false
[08/31 23:43:43     69s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:43:43     69s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:43:43     69s] (I)       similarTopologyRoutingFast : false
[08/31 23:43:43     69s] (I)       spanningTreeRefinement : false
[08/31 23:43:43     69s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:43:43     69s] (I)       starting read tracks
[08/31 23:43:43     69s] (I)       build grid graph
[08/31 23:43:43     69s] (I)       build grid graph start
[08/31 23:43:43     69s] [NR-eGR] Layer1 has no routable track
[08/31 23:43:43     69s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:43:43     69s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:43:43     69s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:43:43     69s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:43:43     69s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:43:43     69s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:43:43     69s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:43:43     69s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:43:43     69s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:43:43     69s] (I)       build grid graph end
[08/31 23:43:43     69s] (I)       numViaLayers=10
[08/31 23:43:43     69s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:43:43     69s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:43:43     69s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:43:43     69s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:43:43     69s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:43:43     69s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:43:43     69s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:43:43     69s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:43:43     69s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:43:43     69s] (I)       end build via table
[08/31 23:43:43     69s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5574 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:43:43     69s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:43:43     69s] (I)       readDataFromPlaceDB
[08/31 23:43:43     69s] (I)       Read net information..
[08/31 23:43:44     69s] [NR-eGR] Read numTotalNets=9489  numIgnoredNets=0
[08/31 23:43:44     69s] (I)       Read testcase time = 0.000 seconds
[08/31 23:43:44     69s] 
[08/31 23:43:44     69s] (I)       read default dcut vias
[08/31 23:43:44     69s] (I)       Reading via via1_4 for layer: 0 
[08/31 23:43:44     69s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:43:44     69s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:43:44     69s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:43:44     69s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:43:44     69s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:43:44     69s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:43:44     69s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:43:44     69s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:43:44     69s] (I)       build grid graph start
[08/31 23:43:44     69s] (I)       build grid graph end
[08/31 23:43:44     69s] (I)       Model blockage into capacity
[08/31 23:43:44     69s] (I)       Read numBlocks=5574  numPreroutedWires=0  numCapScreens=0
[08/31 23:43:44     69s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:43:44     69s] (I)       blocked area on Layer2 : 833280000  (0.38%)
[08/31 23:43:44     69s] (I)       blocked area on Layer3 : 1010688000  (0.46%)
[08/31 23:43:44     69s] (I)       blocked area on Layer4 : 1405440000  (0.64%)
[08/31 23:43:44     69s] (I)       blocked area on Layer5 : 1631232000  (0.75%)
[08/31 23:43:44     69s] (I)       blocked area on Layer6 : 1764608000  (0.81%)
[08/31 23:43:44     69s] (I)       blocked area on Layer7 : 6553600000  (2.99%)
[08/31 23:43:44     69s] (I)       blocked area on Layer8 : 7168000000  (3.27%)
[08/31 23:43:44     69s] (I)       blocked area on Layer9 : 33161728000  (15.15%)
[08/31 23:43:44     69s] (I)       blocked area on Layer10 : 87985152000  (40.19%)
[08/31 23:43:44     69s] (I)       Modeling time = 0.000 seconds
[08/31 23:43:44     69s] 
[08/31 23:43:44     69s] (I)       Number of ignored nets = 0
[08/31 23:43:44     69s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:43:44     69s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:43:44     69s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:43:44     69s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:43:44     69s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:43:44     69s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:43:44     69s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:43:44     69s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:43:44     69s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:43:44     69s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1523.3 MB
[08/31 23:43:44     69s] (I)       Ndr track 0 does not exist
[08/31 23:43:44     69s] (I)       Layer1  viaCost=200.00
[08/31 23:43:44     69s] (I)       Layer2  viaCost=200.00
[08/31 23:43:44     69s] (I)       Layer3  viaCost=100.00
[08/31 23:43:44     69s] (I)       Layer4  viaCost=100.00
[08/31 23:43:44     69s] (I)       Layer5  viaCost=100.00
[08/31 23:43:44     69s] (I)       Layer6  viaCost=100.00
[08/31 23:43:44     69s] (I)       Layer7  viaCost=100.00
[08/31 23:43:44     69s] (I)       Layer8  viaCost=100.00
[08/31 23:43:44     69s] (I)       Layer9  viaCost=100.00
[08/31 23:43:44     69s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:43:44     69s] (I)       routing area        :  (0, 0) - (470440, 465360)
[08/31 23:43:44     69s] (I)       core area           :  (10260, 10080) - (460180, 455280)
[08/31 23:43:44     69s] (I)       Site Width          :   380  (dbu)
[08/31 23:43:44     69s] (I)       Row Height          :  2800  (dbu)
[08/31 23:43:44     69s] (I)       GCell Width         : 14000  (dbu)
[08/31 23:43:44     69s] (I)       GCell Height        : 14000  (dbu)
[08/31 23:43:44     69s] (I)       grid                :    34    34    10
[08/31 23:43:44     69s] (I)       vertical capacity   :     0 14000     0 14000     0 14000     0 14000     0 14000
[08/31 23:43:44     69s] (I)       horizontal capacity :     0     0 14000     0 14000     0 14000     0 14000     0
[08/31 23:43:44     69s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:43:44     69s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:43:44     69s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:43:44     69s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:43:44     69s] (I)       Num tracks per GCell: 51.85 36.84 50.00 25.00 25.00 25.00  8.33  8.33  4.38  4.17
[08/31 23:43:44     69s] (I)       Total num of tracks :     0  1238  1662   840   830   840   276   279   144   139
[08/31 23:43:44     69s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:43:44     69s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:43:44     69s] (I)       --------------------------------------------------------
[08/31 23:43:44     69s] 
[08/31 23:43:44     69s] [NR-eGR] ============ Routing rule table ============
[08/31 23:43:44     69s] [NR-eGR] Rule id 0. Nets 9489 
[08/31 23:43:44     69s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:43:44     69s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:43:44     69s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:43:44     69s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:43:44     69s] [NR-eGR] ========================================
[08/31 23:43:44     69s] [NR-eGR] 
[08/31 23:43:44     69s] (I)       After initializing earlyGlobalRoute syMemory usage = 1523.3 MB
[08/31 23:43:44     69s] (I)       Loading and dumping file time : 0.10 seconds
[08/31 23:43:44     69s] (I)       ============= Initialization =============
[08/31 23:43:44     69s] (I)       numLocalWires=32703  numGlobalNetBranches=11069  numLocalNetBranches=5298
[08/31 23:43:44     69s] (I)       totalPins=38868  totalGlobalPin=18347 (47.20%)
[08/31 23:43:44     69s] (I)       total 2D Cap : 209139 = (97818 H, 111321 V)
[08/31 23:43:44     69s] (I)       ============  Phase 1a Route ============
[08/31 23:43:44     69s] (I)       Phase 1a runs 0.00 seconds
[08/31 23:43:44     69s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[08/31 23:43:44     69s] (I)       Usage: 19982 = (10006 H, 9976 V) = (10.23% H, 8.96% V) = (7.004e+04um H, 6.983e+04um V)
[08/31 23:43:44     69s] (I)       
[08/31 23:43:44     69s] (I)       ============  Phase 1b Route ============
[08/31 23:43:44     69s] (I)       Usage: 19982 = (10006 H, 9976 V) = (10.23% H, 8.96% V) = (7.004e+04um H, 6.983e+04um V)
[08/31 23:43:44     69s] (I)       
[08/31 23:43:44     69s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[08/31 23:43:44     69s] 
[08/31 23:43:44     69s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:43:44     69s] Finished Early Global Route rough congestion estimation: mem = 1523.3M
[08/31 23:43:44     69s] earlyGlobalRoute rough estimation gcell size 5 row height
[08/31 23:43:44     69s] Congestion driven padding in post-place stage.
[08/31 23:43:44     69s] Congestion driven padding increases utilization from 0.755 to 0.757
[08/31 23:43:44     69s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1523.3M
[08/31 23:43:44     69s] Global placement CDP skipped at cutLevel 9.
[08/31 23:43:44     69s] Iteration  9: Total net bbox = 1.039e+05 (5.48e+04 4.91e+04)
[08/31 23:43:44     69s]               Est.  stn bbox = 1.451e+05 (8.04e+04 6.46e+04)
[08/31 23:43:44     69s]               cpu = 0:00:06.0 real = 0:00:04.0 mem = 1523.3M
[08/31 23:43:47     74s] nrCritNet: 0.00% ( 0 / 9489 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[08/31 23:43:51     78s] nrCritNet: 0.00% ( 0 / 9489 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[08/31 23:43:51     78s] Iteration 10: Total net bbox = 1.039e+05 (5.48e+04 4.91e+04)
[08/31 23:43:51     78s]               Est.  stn bbox = 1.451e+05 (8.04e+04 6.46e+04)
[08/31 23:43:51     78s]               cpu = 0:00:09.2 real = 0:00:07.0 mem = 1491.3M
[08/31 23:43:58     93s] Iteration 11: Total net bbox = 1.119e+05 (5.76e+04 5.44e+04)
[08/31 23:43:58     93s]               Est.  stn bbox = 1.525e+05 (8.28e+04 6.97e+04)
[08/31 23:43:58     93s]               cpu = 0:00:02.7 real = 0:00:01.0 mem = 1588.3M
[08/31 23:43:58     93s] Iteration 12: Total net bbox = 1.129e+05 (5.85e+04 5.44e+04)
[08/31 23:43:58     93s]               Est.  stn bbox = 1.536e+05 (8.38e+04 6.98e+04)
[08/31 23:43:58     93s]               cpu = 0:00:14.6 real = 0:00:07.0 mem = 1524.3M
[08/31 23:43:58     93s] Iteration 13: Total net bbox = 1.129e+05 (5.85e+04 5.44e+04)
[08/31 23:43:58     93s]               Est.  stn bbox = 1.536e+05 (8.38e+04 6.98e+04)
[08/31 23:43:58     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1524.3M
[08/31 23:43:58     93s] Iteration 14: Total net bbox = 1.129e+05 (5.85e+04 5.44e+04)
[08/31 23:43:58     93s]               Est.  stn bbox = 1.536e+05 (8.38e+04 6.98e+04)
[08/31 23:43:58     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1524.3M
[08/31 23:43:58     93s] *** cost = 1.129e+05 (5.85e+04 5.44e+04) (cpu for global=0:00:55.2) real=0:00:34.0***
[08/31 23:43:58     93s] Placement multithread real runtime: 0:00:34.0 with 6 threads.
[08/31 23:43:58     93s] Info: 0 clock gating cells identified, 0 (on average) moved
[08/31 23:43:58     93s] Solver runtime cpu: 0:00:32.5 real: 0:00:16.1
[08/31 23:43:58     93s] Core Placement runtime cpu: 0:00:34.5 real: 0:00:19.0
[08/31 23:43:58     93s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/31 23:43:58     93s] Type 'man IMPSP-9025' for more detail.
[08/31 23:43:58     93s] #spOpts: mergeVia=F 
[08/31 23:43:58     93s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:43:58     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:43:58     93s] *** Starting refinePlace (0:01:34 mem=1524.3M) ***
[08/31 23:43:58     93s] Total net bbox length = 1.129e+05 (5.853e+04 5.440e+04) (ext = 2.860e+03)
[08/31 23:43:58     93s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:43:58     93s] Starting refinePlace ...
[08/31 23:43:58     93s] default core: bins with density >  0.75 = 1.56 % ( 4 / 256 )
[08/31 23:43:58     93s] Density distribution unevenness ratio = 8.122%
[08/31 23:43:58     94s]   Spread Effort: high, standalone mode, useDDP on.
[08/31 23:43:58     94s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1524.3MB) @(0:01:34 - 0:01:34).
[08/31 23:43:58     94s] Move report: preRPlace moves 10330 insts, mean move: 0.40 um, max move: 2.90 um
[08/31 23:43:58     94s] 	Max move on inst (datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_3/D_I_222/Q_reg): (93.12, 75.99) --> (93.67, 73.64)
[08/31 23:43:58     94s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[08/31 23:43:58     94s] wireLenOptFixPriorityInst 0 inst fixed
[08/31 23:43:58     94s] tweakage running in 6 threads.
[08/31 23:43:59     94s] Placement tweakage begins.
[08/31 23:43:59     94s] wire length = 1.640e+05
[08/31 23:44:02     97s] wire length = 1.585e+05
[08/31 23:44:02     97s] Placement tweakage ends.
[08/31 23:44:02     97s] Move report: tweak moves 1504 insts, mean move: 2.95 um, max move: 13.20 um
[08/31 23:44:02     97s] 	Max move on inst (datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_6/D_I_215/Q_reg): (168.15, 62.44) --> (160.55, 68.04)
[08/31 23:44:02     97s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.7, real=0:00:04.0, mem=1524.3MB) @(0:01:34 - 0:01:38).
[08/31 23:44:02     98s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:44:02     98s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1524.3MB) @(0:01:38 - 0:01:38).
[08/31 23:44:02     98s] Move report: Detail placement moves 10330 insts, mean move: 0.79 um, max move: 13.28 um
[08/31 23:44:02     98s] 	Max move on inst (datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_6/D_I_215/Q_reg): (168.06, 62.27) --> (160.55, 68.04)
[08/31 23:44:02     98s] 	Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 1524.3MB
[08/31 23:44:02     98s] Statistics of distance of Instance movement in refine placement:
[08/31 23:44:02     98s]   maximum (X+Y) =        13.28 um
[08/31 23:44:02     98s]   inst (datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_6/D_I_215/Q_reg) with max move: (168.057, 62.2655) -> (160.55, 68.04)
[08/31 23:44:02     98s]   mean    (X+Y) =         0.79 um
[08/31 23:44:02     98s] Total instances flipped for WireLenOpt: 731
[08/31 23:44:02     98s] Summary Report:
[08/31 23:44:02     98s] Instances move: 10330 (out of 10330 movable)
[08/31 23:44:02     98s] Instances flipped: 0
[08/31 23:44:02     98s] Mean displacement: 0.79 um
[08/31 23:44:02     98s] Max displacement: 13.28 um (Instance: datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_6/D_I_215/Q_reg) (168.057, 62.2655) -> (160.55, 68.04)
[08/31 23:44:02     98s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[08/31 23:44:02     98s] Total instances moved : 10330
[08/31 23:44:02     98s] Total net bbox length = 1.092e+05 (5.436e+04 5.480e+04) (ext = 2.774e+03)
[08/31 23:44:02     98s] Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 1524.3MB
[08/31 23:44:02     98s] [CPU] RefinePlace/total (cpu=0:00:04.3, real=0:00:04.0, mem=1524.3MB) @(0:01:34 - 0:01:38).
[08/31 23:44:02     98s] *** Finished refinePlace (0:01:38 mem=1524.3M) ***
[08/31 23:44:02     98s] *** End of Placement (cpu=0:01:05, real=0:00:42.0, mem=1524.3M) ***
[08/31 23:44:02     98s] #spOpts: mergeVia=F 
[08/31 23:44:02     98s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:44:02     98s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:44:02     98s] default core: bins with density >  0.75 = 0.781 % ( 2 / 256 )
[08/31 23:44:02     98s] Density distribution unevenness ratio = 8.114%
[08/31 23:44:02     98s] *** Free Virtual Timing Model ...(mem=1524.3M)
[08/31 23:44:02     98s] Starting congestion repair ...
[08/31 23:44:02     98s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[08/31 23:44:02     98s] Starting Early Global Route congestion estimation: mem = 1509.9M
[08/31 23:44:02     98s] (I)       Reading DB...
[08/31 23:44:02     98s] (I)       before initializing RouteDB syMemory usage = 1509.9 MB
[08/31 23:44:02     98s] (I)       congestionReportName   : 
[08/31 23:44:02     98s] (I)       layerRangeFor2DCongestion : 
[08/31 23:44:02     98s] (I)       buildTerm2TermWires    : 1
[08/31 23:44:02     98s] (I)       doTrackAssignment      : 1
[08/31 23:44:02     98s] (I)       dumpBookshelfFiles     : 0
[08/31 23:44:02     98s] (I)       numThreads             : 6
[08/31 23:44:02     98s] (I)       bufferingAwareRouting  : false
[08/31 23:44:02     98s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:44:02     98s] (I)       honorPin               : false
[08/31 23:44:02     98s] (I)       honorPinGuide          : true
[08/31 23:44:02     98s] (I)       honorPartition         : false
[08/31 23:44:02     98s] (I)       allowPartitionCrossover: false
[08/31 23:44:02     98s] (I)       honorSingleEntry       : true
[08/31 23:44:02     98s] (I)       honorSingleEntryStrong : true
[08/31 23:44:02     98s] (I)       handleViaSpacingRule   : false
[08/31 23:44:02     98s] (I)       handleEolSpacingRule   : false
[08/31 23:44:02     98s] (I)       PDConstraint           : none
[08/31 23:44:02     98s] (I)       expBetterNDRHandling   : false
[08/31 23:44:02     98s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:44:02     98s] (I)       routingEffortLevel     : 3
[08/31 23:44:02     98s] (I)       effortLevel            : standard
[08/31 23:44:02     98s] [NR-eGR] minRouteLayer          : 2
[08/31 23:44:02     98s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:44:02     98s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:44:02     98s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:44:02     98s] (I)       numRowsPerGCell        : 1
[08/31 23:44:02     98s] (I)       speedUpLargeDesign     : 0
[08/31 23:44:02     98s] (I)       multiThreadingTA       : 1
[08/31 23:44:02     98s] (I)       blkAwareLayerSwitching : 1
[08/31 23:44:02     98s] (I)       optimizationMode       : false
[08/31 23:44:02     98s] (I)       routeSecondPG          : false
[08/31 23:44:02     98s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:44:02     98s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:44:02     98s] (I)       punchThroughDistance   : 500.00
[08/31 23:44:02     98s] (I)       scenicBound            : 1.15
[08/31 23:44:02     98s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:44:02     98s] (I)       source-to-sink ratio   : 0.00
[08/31 23:44:02     98s] (I)       targetCongestionRatioH : 1.00
[08/31 23:44:02     98s] (I)       targetCongestionRatioV : 1.00
[08/31 23:44:02     98s] (I)       layerCongestionRatio   : 0.70
[08/31 23:44:02     98s] (I)       m1CongestionRatio      : 0.10
[08/31 23:44:02     98s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:44:02     98s] (I)       localRouteEffort       : 1.00
[08/31 23:44:02     98s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:44:02     98s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:44:02     98s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:44:02     98s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:44:02     98s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:44:02     98s] (I)       routeVias              : 
[08/31 23:44:02     98s] (I)       readTROption           : true
[08/31 23:44:02     98s] (I)       extraSpacingFactor     : 1.00
[08/31 23:44:02     98s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:44:02     98s] (I)       routeSelectedNetsOnly  : false
[08/31 23:44:02     98s] (I)       clkNetUseMaxDemand     : false
[08/31 23:44:02     98s] (I)       extraDemandForClocks   : 0
[08/31 23:44:02     98s] (I)       steinerRemoveLayers    : false
[08/31 23:44:02     98s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:44:02     98s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:44:02     98s] (I)       similarTopologyRoutingFast : false
[08/31 23:44:02     98s] (I)       spanningTreeRefinement : false
[08/31 23:44:02     98s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:44:02     98s] (I)       starting read tracks
[08/31 23:44:02     98s] (I)       build grid graph
[08/31 23:44:02     98s] (I)       build grid graph start
[08/31 23:44:02     98s] [NR-eGR] Layer1 has no routable track
[08/31 23:44:02     98s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:44:02     98s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:44:02     98s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:44:02     98s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:44:02     98s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:44:02     98s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:44:02     98s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:44:02     98s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:44:02     98s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:44:02     98s] (I)       build grid graph end
[08/31 23:44:02     98s] (I)       numViaLayers=10
[08/31 23:44:02     98s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:44:02     98s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:44:02     98s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:44:02     98s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:44:02     98s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:44:02     98s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:44:02     98s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:44:02     98s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:44:02     98s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:44:02     98s] (I)       end build via table
[08/31 23:44:02     98s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5574 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:44:02     98s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:44:02     98s] (I)       readDataFromPlaceDB
[08/31 23:44:02     98s] (I)       Read net information..
[08/31 23:44:02     98s] [NR-eGR] Read numTotalNets=9489  numIgnoredNets=0
[08/31 23:44:02     98s] (I)       Read testcase time = 0.000 seconds
[08/31 23:44:02     98s] 
[08/31 23:44:02     98s] (I)       read default dcut vias
[08/31 23:44:02     98s] (I)       Reading via via1_4 for layer: 0 
[08/31 23:44:02     98s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:44:02     98s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:44:02     98s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:44:02     98s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:44:02     98s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:44:02     98s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:44:02     98s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:44:02     98s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:44:02     98s] (I)       build grid graph start
[08/31 23:44:02     98s] (I)       build grid graph end
[08/31 23:44:02     98s] (I)       Model blockage into capacity
[08/31 23:44:02     98s] (I)       Read numBlocks=5574  numPreroutedWires=0  numCapScreens=0
[08/31 23:44:02     98s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:44:02     98s] (I)       blocked area on Layer2 : 833280000  (0.38%)
[08/31 23:44:02     98s] (I)       blocked area on Layer3 : 1010688000  (0.46%)
[08/31 23:44:02     98s] (I)       blocked area on Layer4 : 1405440000  (0.64%)
[08/31 23:44:02     98s] (I)       blocked area on Layer5 : 1631232000  (0.75%)
[08/31 23:44:02     98s] (I)       blocked area on Layer6 : 1764608000  (0.81%)
[08/31 23:44:02     98s] (I)       blocked area on Layer7 : 6553600000  (2.99%)
[08/31 23:44:02     98s] (I)       blocked area on Layer8 : 7168000000  (3.27%)
[08/31 23:44:02     98s] (I)       blocked area on Layer9 : 33161728000  (15.15%)
[08/31 23:44:02     98s] (I)       blocked area on Layer10 : 87985152000  (40.19%)
[08/31 23:44:02     98s] (I)       Modeling time = 0.020 seconds
[08/31 23:44:02     98s] 
[08/31 23:44:02     98s] (I)       Number of ignored nets = 0
[08/31 23:44:02     98s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:44:02     98s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:44:02     98s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:44:02     98s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:44:02     98s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:44:02     98s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:44:02     98s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:44:02     98s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:44:02     98s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:44:02     98s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1509.9 MB
[08/31 23:44:02     98s] (I)       Ndr track 0 does not exist
[08/31 23:44:02     98s] (I)       Layer1  viaCost=200.00
[08/31 23:44:02     98s] (I)       Layer2  viaCost=200.00
[08/31 23:44:02     98s] (I)       Layer3  viaCost=100.00
[08/31 23:44:02     98s] (I)       Layer4  viaCost=100.00
[08/31 23:44:02     98s] (I)       Layer5  viaCost=100.00
[08/31 23:44:02     98s] (I)       Layer6  viaCost=100.00
[08/31 23:44:02     98s] (I)       Layer7  viaCost=100.00
[08/31 23:44:02     98s] (I)       Layer8  viaCost=100.00
[08/31 23:44:02     98s] (I)       Layer9  viaCost=100.00
[08/31 23:44:02     98s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:44:02     98s] (I)       routing area        :  (0, 0) - (470440, 465360)
[08/31 23:44:02     98s] (I)       core area           :  (10260, 10080) - (460180, 455280)
[08/31 23:44:02     98s] (I)       Site Width          :   380  (dbu)
[08/31 23:44:02     98s] (I)       Row Height          :  2800  (dbu)
[08/31 23:44:02     98s] (I)       GCell Width         :  2800  (dbu)
[08/31 23:44:02     98s] (I)       GCell Height        :  2800  (dbu)
[08/31 23:44:02     98s] (I)       grid                :   168   166    10
[08/31 23:44:02     98s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/31 23:44:02     98s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/31 23:44:02     98s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:44:02     98s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:44:02     98s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:44:02     98s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:44:02     98s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/31 23:44:02     98s] (I)       Total num of tracks :     0  1238  1662   840   830   840   276   279   144   139
[08/31 23:44:02     98s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:44:02     98s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:44:02     98s] (I)       --------------------------------------------------------
[08/31 23:44:02     98s] 
[08/31 23:44:02     98s] [NR-eGR] ============ Routing rule table ============
[08/31 23:44:02     98s] [NR-eGR] Rule id 0. Nets 9489 
[08/31 23:44:02     98s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:44:02     98s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:44:02     98s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:44:02     98s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:44:02     98s] [NR-eGR] ========================================
[08/31 23:44:02     98s] [NR-eGR] 
[08/31 23:44:02     98s] (I)       After initializing earlyGlobalRoute syMemory usage = 1509.9 MB
[08/31 23:44:02     98s] (I)       Loading and dumping file time : 0.14 seconds
[08/31 23:44:02     98s] (I)       ============= Initialization =============
[08/31 23:44:02     98s] (I)       totalPins=38868  totalGlobalPin=38698 (99.56%)
[08/31 23:44:02     98s] (I)       total 2D Cap : 1027459 = (484614 H, 542845 V)
[08/31 23:44:02     98s] [NR-eGR] Layer group 1: route 9489 net(s) in layer range [2, 10]
[08/31 23:44:02     98s] (I)       ============  Phase 1a Route ============
[08/31 23:44:03     98s] (I)       Phase 1a runs 0.04 seconds
[08/31 23:44:03     98s] (I)       Usage: 108516 = (52556 H, 55960 V) = (10.84% H, 10.31% V) = (7.358e+04um H, 7.834e+04um V)
[08/31 23:44:03     98s] (I)       
[08/31 23:44:03     98s] (I)       ============  Phase 1b Route ============
[08/31 23:44:03     98s] (I)       Usage: 108516 = (52556 H, 55960 V) = (10.84% H, 10.31% V) = (7.358e+04um H, 7.834e+04um V)
[08/31 23:44:03     98s] (I)       
[08/31 23:44:03     98s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.519224e+05um
[08/31 23:44:03     98s] (I)       ============  Phase 1c Route ============
[08/31 23:44:03     98s] (I)       Usage: 108516 = (52556 H, 55960 V) = (10.84% H, 10.31% V) = (7.358e+04um H, 7.834e+04um V)
[08/31 23:44:03     98s] (I)       
[08/31 23:44:03     98s] (I)       ============  Phase 1d Route ============
[08/31 23:44:03     98s] (I)       Usage: 108516 = (52556 H, 55960 V) = (10.84% H, 10.31% V) = (7.358e+04um H, 7.834e+04um V)
[08/31 23:44:03     98s] (I)       
[08/31 23:44:03     98s] (I)       ============  Phase 1e Route ============
[08/31 23:44:03     98s] (I)       Phase 1e runs 0.00 seconds
[08/31 23:44:03     98s] (I)       Usage: 108516 = (52556 H, 55960 V) = (10.84% H, 10.31% V) = (7.358e+04um H, 7.834e+04um V)
[08/31 23:44:03     98s] (I)       
[08/31 23:44:03     98s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.519224e+05um
[08/31 23:44:03     98s] [NR-eGR] 
[08/31 23:44:03     98s] (I)       ============  Phase 1l Route ============
[08/31 23:44:03     98s] (I)       Phase 1l runs 0.10 seconds
[08/31 23:44:03     98s] (I)       
[08/31 23:44:03     98s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[08/31 23:44:03     98s] [NR-eGR]                OverCon            
[08/31 23:44:03     98s] [NR-eGR]                 #Gcell     %Gcell
[08/31 23:44:03     98s] [NR-eGR] Layer              (1)    OverCon 
[08/31 23:44:03     98s] [NR-eGR] ------------------------------------
[08/31 23:44:03     98s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[08/31 23:44:03     98s] [NR-eGR] Layer2       0( 0.00%)   ( 0.00%) 
[08/31 23:44:03     98s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[08/31 23:44:03     98s] [NR-eGR] Layer4       1( 0.00%)   ( 0.00%) 
[08/31 23:44:03     98s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[08/31 23:44:03     98s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[08/31 23:44:03     98s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[08/31 23:44:03     98s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[08/31 23:44:03     98s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[08/31 23:44:03     98s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[08/31 23:44:03     98s] [NR-eGR] ------------------------------------
[08/31 23:44:03     98s] [NR-eGR] Total        1( 0.00%)   ( 0.00%) 
[08/31 23:44:03     98s] [NR-eGR] 
[08/31 23:44:03     98s] (I)       Total Global Routing Runtime: 0.22 seconds
[08/31 23:44:03     98s] (I)       total 2D Cap : 1028579 = (485043 H, 543536 V)
[08/31 23:44:03     98s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:44:03     98s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/31 23:44:03     98s] Early Global Route congestion estimation runtime: 0.38 seconds, mem = 1509.9M
[08/31 23:44:03     98s] [hotspot] +------------+---------------+---------------+
[08/31 23:44:03     98s] [hotspot] |            |   max hotspot | total hotspot |
[08/31 23:44:03     98s] [hotspot] +------------+---------------+---------------+
[08/31 23:44:03     98s] [hotspot] | normalized |          0.00 |          0.00 |
[08/31 23:44:03     98s] [hotspot] +------------+---------------+---------------+
[08/31 23:44:03     98s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/31 23:44:03     98s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/31 23:44:03     98s] Skipped repairing congestion.
[08/31 23:44:03     98s] Starting Early Global Route wiring: mem = 1509.9M
[08/31 23:44:03     98s] (I)       ============= track Assignment ============
[08/31 23:44:03     98s] (I)       extract Global 3D Wires
[08/31 23:44:03     98s] (I)       Extract Global WL : time=0.01
[08/31 23:44:03     98s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[08/31 23:44:03     98s] (I)       Initialization real time=0.00 seconds
[08/31 23:44:03     98s] (I)       Run Multi-thread track assignment
[08/31 23:44:03     98s] (I)       merging nets...
[08/31 23:44:03     98s] (I)       merging nets done
[08/31 23:44:03     99s] (I)       Kernel real time=0.16 seconds
[08/31 23:44:03     99s] (I)       End Greedy Track Assignment
[08/31 23:44:03     99s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:44:03     99s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 38804
[08/31 23:44:03     99s] [NR-eGR] Layer2(metal2)(V) length: 4.157978e+04um, number of vias: 51783
[08/31 23:44:03     99s] [NR-eGR] Layer3(metal3)(H) length: 7.101375e+04um, number of vias: 18531
[08/31 23:44:03     99s] [NR-eGR] Layer4(metal4)(V) length: 3.012855e+04um, number of vias: 1262
[08/31 23:44:03     99s] [NR-eGR] Layer5(metal5)(H) length: 4.799085e+03um, number of vias: 1065
[08/31 23:44:03     99s] [NR-eGR] Layer6(metal6)(V) length: 1.211296e+04um, number of vias: 42
[08/31 23:44:03     99s] [NR-eGR] Layer7(metal7)(H) length: 3.399700e+02um, number of vias: 26
[08/31 23:44:03     99s] [NR-eGR] Layer8(metal8)(V) length: 7.265295e+02um, number of vias: 0
[08/31 23:44:03     99s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[08/31 23:44:03     99s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[08/31 23:44:03     99s] [NR-eGR] Total length: 1.607006e+05um, number of vias: 111513
[08/31 23:44:03     99s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:44:03     99s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[08/31 23:44:03     99s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:44:03     99s] Early Global Route wiring runtime: 0.49 seconds, mem = 1436.9M
[08/31 23:44:03     99s] End of congRepair (cpu=0:00:00.9, real=0:00:01.0)
[08/31 23:44:03     99s] *** Finishing placeDesign default flow ***
[08/31 23:44:03     99s] **placeDesign ... cpu = 0: 1:10, real = 0: 0:47, mem = 1436.9M **
[08/31 23:44:03     99s] 
[08/31 23:44:03     99s] *** Summary of all messages that are not suppressed in this session:
[08/31 23:44:03     99s] Severity  ID               Count  Summary                                  
[08/31 23:44:03     99s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[08/31 23:44:03     99s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/31 23:44:03     99s] *** Message Summary: 2 warning(s), 0 error(s)
[08/31 23:44:03     99s] 
[08/31 23:44:03     99s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[08/31 23:44:03     99s] <CMD> optDesign -postCTS
[08/31 23:44:03     99s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/31 23:44:03     99s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:44:03     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:44:04    100s] #spOpts: mergeVia=F 
[08/31 23:44:04    100s] GigaOpt running with 6 threads.
[08/31 23:44:04    100s] Info: 6 threads available for lower-level modules during optimization.
[08/31 23:44:04    100s] #spOpts: mergeVia=F 
[08/31 23:44:04    100s] Updating RC grid for preRoute extraction ...
[08/31 23:44:04    100s] Initializing multi-corner capacitance tables ... 
[08/31 23:44:04    100s] Initializing multi-corner resistance tables ...
[08/31 23:44:04    100s] 
[08/31 23:44:04    100s] Creating Lib Analyzer ...
[08/31 23:44:04    100s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:44:04    100s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:44:04    100s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:44:04    100s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:44:04    100s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:44:04    100s] 
[08/31 23:44:05    101s] Creating Lib Analyzer, finished. 
[08/31 23:44:05    101s] Setting timing_disable_library_data_to_data_checks to 'true'.
[08/31 23:44:05    101s] Setting timing_disable_user_data_to_data_checks to 'true'.
[08/31 23:44:05    101s] Effort level <high> specified for reg2reg path_group
[08/31 23:44:06    102s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 996.8M, totSessionCpu=0:01:42 **
[08/31 23:44:06    102s] Added -handlePreroute to trialRouteMode
[08/31 23:44:06    102s] *** optDesign -postCTS ***
[08/31 23:44:06    102s] DRC Margin: user margin 0.0; extra margin 0.2
[08/31 23:44:06    102s] Hold Target Slack: user slack 0
[08/31 23:44:06    102s] Setup Target Slack: user slack 0; extra slack 0.1
[08/31 23:44:06    102s] setUsefulSkewMode -ecoRoute false
[08/31 23:44:06    102s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[08/31 23:44:06    102s] Multi-VT timing optimization disabled based on library information.
[08/31 23:44:06    102s] Deleting Cell Server ...
[08/31 23:44:06    102s] Deleting Lib Analyzer.
[08/31 23:44:06    102s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:44:06    102s] Summary for sequential cells identification: 
[08/31 23:44:06    102s]   Identified SBFF number: 16
[08/31 23:44:06    102s]   Identified MBFF number: 0
[08/31 23:44:06    102s]   Identified SB Latch number: 0
[08/31 23:44:06    102s]   Identified MB Latch number: 0
[08/31 23:44:06    102s]   Not identified SBFF number: 0
[08/31 23:44:06    102s]   Not identified MBFF number: 0
[08/31 23:44:06    102s]   Not identified SB Latch number: 0
[08/31 23:44:06    102s]   Not identified MB Latch number: 0
[08/31 23:44:06    102s]   Number of sequential cells which are not FFs: 13
[08/31 23:44:06    102s] Creating Cell Server, finished. 
[08/31 23:44:06    102s] 
[08/31 23:44:06    102s] 
[08/31 23:44:06    102s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:44:06    102s]   
[08/31 23:44:06    102s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:44:06    102s]   Deleting Cell Server ...
[08/31 23:44:06    102s] Start to check current routing status for nets...
[08/31 23:44:06    102s] All nets are already routed correctly.
[08/31 23:44:06    102s] End to check current routing status for nets (mem=1505.7M)
[08/31 23:44:06    102s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=10330 and nets=12638 using extraction engine 'preRoute' .
[08/31 23:44:06    102s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:44:06    102s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:44:06    102s] PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:44:06    102s] RC Extraction called in multi-corner(1) mode.
[08/31 23:44:06    102s] RCMode: PreRoute
[08/31 23:44:06    102s]       RC Corner Indexes            0   
[08/31 23:44:06    102s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:44:06    102s] Resistance Scaling Factor    : 1.00000 
[08/31 23:44:06    102s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:44:06    102s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:44:06    102s] Shrink Factor                : 1.00000
[08/31 23:44:06    102s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/31 23:44:06    102s] Using capacitance table file ...
[08/31 23:44:06    102s] Updating RC grid for preRoute extraction ...
[08/31 23:44:06    102s] Initializing multi-corner capacitance tables ... 
[08/31 23:44:06    102s] Initializing multi-corner resistance tables ...
[08/31 23:44:06    102s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1499.703M)
[08/31 23:44:06    102s] 
[08/31 23:44:06    102s] Footprint cell infomation for calculating maxBufDist
[08/31 23:44:06    102s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:44:06    102s] Summary for sequential cells identification: 
[08/31 23:44:06    102s]   Identified SBFF number: 16
[08/31 23:44:06    102s]   Identified MBFF number: 0
[08/31 23:44:06    102s]   Identified SB Latch number: 0
[08/31 23:44:06    102s]   Identified MB Latch number: 0
[08/31 23:44:06    102s]   Not identified SBFF number: 0
[08/31 23:44:06    102s]   Not identified MBFF number: 0
[08/31 23:44:06    102s]   Not identified SB Latch number: 0
[08/31 23:44:06    102s]   Not identified MB Latch number: 0
[08/31 23:44:06    102s]   Number of sequential cells which are not FFs: 13
[08/31 23:44:06    102s] Creating Cell Server, finished. 
[08/31 23:44:06    102s] 
[08/31 23:44:06    102s] *info: There are 9 candidate Buffer cells
[08/31 23:44:06    102s] *info: There are 6 candidate Inverter cells
[08/31 23:44:06    102s] 
[08/31 23:44:08    104s] Compute RC Scale Done ...
[08/31 23:44:08    104s] #################################################################################
[08/31 23:44:08    104s] # Design Stage: PreRoute
[08/31 23:44:08    104s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:44:08    104s] # Design Mode: 90nm
[08/31 23:44:08    104s] # Analysis Mode: MMMC Non-OCV 
[08/31 23:44:08    104s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:44:08    104s] # Signoff Settings: SI Off 
[08/31 23:44:08    104s] #################################################################################
[08/31 23:44:08    104s] Topological Sorting (REAL = 0:00:00.0, MEM = 1650.7M, InitMEM = 1650.7M)
[08/31 23:44:08    105s] Calculate delays in Single mode...
[08/31 23:44:08    105s] Start delay calculation (fullDC) (6 T). (MEM=1650.69)
[08/31 23:44:08    105s] End AAE Lib Interpolated Model. (MEM=1667.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:44:09    105s] First Iteration Infinite Tw... 
[08/31 23:44:11    112s] Total number of fetched objects 13940
[08/31 23:44:11    112s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/31 23:44:11    112s] End delay calculation. (MEM=1946.13 CPU=0:00:06.2 REAL=0:00:02.0)
[08/31 23:44:11    112s] End delay calculation (fullDC). (MEM=1838.76 CPU=0:00:07.8 REAL=0:00:03.0)
[08/31 23:44:11    112s] *** CDM Built up (cpu=0:00:08.3  real=0:00:03.0  mem= 1838.8M) ***
[08/31 23:44:12    113s] *** Done Building Timing Graph (cpu=0:00:09.4 real=0:00:04.0 totSessionCpu=0:01:54 mem=1450.4M)
[08/31 23:44:12    114s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     55 (55)      |   -0.275   |     55 (55)      |
|   max_tran     |    52 (3286)     |   -0.590   |    52 (3286)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.169%
------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:06, mem = 1105.5M, totSessionCpu=0:01:54 **
[08/31 23:44:12    114s] ** INFO : this run is activating low effort ccoptDesign flow
[08/31 23:44:12    114s] PhyDesignGrid: maxLocalDensity 0.98
[08/31 23:44:12    114s] ### Creating PhyDesignMc. totSessionCpu=0:01:54 mem=1459.4M
[08/31 23:44:12    114s] #spOpts: mergeVia=F 
[08/31 23:44:13    114s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:55 mem=1459.4M
[08/31 23:44:13    114s] *** Starting optimizing excluded clock nets MEM= 1484.5M) ***
[08/31 23:44:13    114s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1484.5M) ***
[08/31 23:44:13    114s] *** Starting optimizing excluded clock nets MEM= 1484.5M) ***
[08/31 23:44:13    114s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1484.5M) ***
[08/31 23:44:13    115s] Begin: GigaOpt DRV Optimization
[08/31 23:44:13    115s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:44:13    115s] PhyDesignGrid: maxLocalDensity 0.98
[08/31 23:44:13    115s] ### Creating PhyDesignMc. totSessionCpu=0:01:55 mem=1492.5M
[08/31 23:44:13    115s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:55 mem=1492.5M
[08/31 23:44:13    115s] 
[08/31 23:44:13    115s] Creating Lib Analyzer ...
[08/31 23:44:13    115s] 
[08/31 23:44:13    115s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:44:13    115s]   
[08/31 23:44:13    115s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:44:13    115s]   Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:44:13    115s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:44:13    115s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:44:13    115s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:44:13    115s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:44:13    115s] 
[08/31 23:44:14    116s] Creating Lib Analyzer, finished. 
[08/31 23:44:14    116s] 
[08/31 23:44:14    116s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {5, 0.379, 0.6885} {6, 0.130, 0.4315} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/31 23:44:14    116s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=1492.5M
[08/31 23:44:14    116s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=1492.5M
[08/31 23:44:16    118s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:44:16    118s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/31 23:44:16    118s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:44:16    118s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/31 23:44:16    118s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:44:16    118s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:44:16    118s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:44:16    118s] Info: violation cost 14013.829102 (cap = 248.776703, tran = 13693.048828, len = 0.000000, fanout load = 0.000000, fanout count = 72.000000, glitch 0.000000)
[08/31 23:44:16    118s] |    52|  3286|    -0.63|   106|   106|    -0.29|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  56.17|          |         |
[08/31 23:44:25    141s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:44:25    141s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:44:25    141s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:44:25    141s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|     202|      26|      51|  56.66| 0:00:09.0|  2322.5M|
[08/31 23:44:25    141s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:44:25    141s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:44:25    141s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:44:25    141s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  56.66| 0:00:00.0|  2322.5M|
[08/31 23:44:25    141s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:44:25    141s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:44:25    141s] 0 Ndr or Layer constraints added by optimization 
[08/31 23:44:25    141s] **** End NDR-Layer Usage Statistics ****
[08/31 23:44:25    141s] 
[08/31 23:44:25    141s] *** Finish DRV Fixing (cpu=0:00:23.1 real=0:00:09.0 mem=2322.5M) ***
[08/31 23:44:25    141s] 
[08/31 23:44:25    141s] *** Starting refinePlace (0:02:22 mem=2322.5M) ***
[08/31 23:44:25    141s] Total net bbox length = 1.190e+05 (5.831e+04 6.065e+04) (ext = 2.774e+03)
[08/31 23:44:25    141s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:44:25    141s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[08/31 23:44:25    141s] Type 'man IMPSP-5140' for more detail.
[08/31 23:44:25    141s] **WARN: (IMPSP-315):	Found 10558 instances insts with no PG Term connections.
[08/31 23:44:25    141s] Type 'man IMPSP-315' for more detail.
[08/31 23:44:25    141s] default core: bins with density >  0.75 = 0.781 % ( 2 / 256 )
[08/31 23:44:25    141s] Density distribution unevenness ratio = 8.164%
[08/31 23:44:25    141s] RPlace IncrNP Skipped
[08/31 23:44:25    141s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2322.5MB) @(0:02:22 - 0:02:22).
[08/31 23:44:25    141s] Starting refinePlace ...
[08/31 23:44:25    141s] default core: bins with density >  0.75 = 0.781 % ( 2 / 256 )
[08/31 23:44:25    141s] Density distribution unevenness ratio = 8.164%
[08/31 23:44:26    141s]   Spread Effort: high, pre-route mode, useDDP on.
[08/31 23:44:26    141s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=2322.5MB) @(0:02:22 - 0:02:22).
[08/31 23:44:26    141s] Move report: preRPlace moves 414 insts, mean move: 0.52 um, max move: 2.16 um
[08/31 23:44:26    141s] 	Max move on inst (FE_OFC133_RST): (12.35, 83.44) --> (13.11, 82.04)
[08/31 23:44:26    141s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X3
[08/31 23:44:26    141s] wireLenOptFixPriorityInst 0 inst fixed
[08/31 23:44:26    142s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:44:26    142s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2322.5MB) @(0:02:22 - 0:02:22).
[08/31 23:44:26    142s] Move report: Detail placement moves 414 insts, mean move: 0.52 um, max move: 2.16 um
[08/31 23:44:26    142s] 	Max move on inst (FE_OFC133_RST): (12.35, 83.44) --> (13.11, 82.04)
[08/31 23:44:26    142s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2322.5MB
[08/31 23:44:26    142s] Statistics of distance of Instance movement in refine placement:
[08/31 23:44:26    142s]   maximum (X+Y) =         2.16 um
[08/31 23:44:26    142s]   inst (FE_OFC133_RST) with max move: (12.35, 83.44) -> (13.11, 82.04)
[08/31 23:44:26    142s]   mean    (X+Y) =         0.52 um
[08/31 23:44:26    142s] Summary Report:
[08/31 23:44:26    142s] Instances move: 414 (out of 10558 movable)
[08/31 23:44:26    142s] Instances flipped: 0
[08/31 23:44:26    142s] Mean displacement: 0.52 um
[08/31 23:44:26    142s] Max displacement: 2.16 um (Instance: FE_OFC133_RST) (12.35, 83.44) -> (13.11, 82.04)
[08/31 23:44:26    142s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X3
[08/31 23:44:26    142s] Total instances moved : 414
[08/31 23:44:26    142s] Total net bbox length = 1.190e+05 (5.836e+04 6.066e+04) (ext = 2.774e+03)
[08/31 23:44:26    142s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2322.5MB
[08/31 23:44:26    142s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=2322.5MB) @(0:02:22 - 0:02:22).
[08/31 23:44:26    142s] *** Finished refinePlace (0:02:22 mem=2322.5M) ***
[08/31 23:44:26    142s] *** maximum move = 2.16 um ***
[08/31 23:44:26    142s] *** Finished re-routing un-routed nets (2322.5M) ***
[08/31 23:44:26    142s] 
[08/31 23:44:26    142s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=2322.5M) ***
[08/31 23:44:26    142s] End: GigaOpt DRV Optimization
[08/31 23:44:26    142s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/31 23:44:27    143s] 
------------------------------------------------------------
     Summary (cpu=0.46min real=0.22min mem=1667.5M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.661%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:21, mem = 1146.8M, totSessionCpu=0:02:23 **
[08/31 23:44:27    143s] 
[08/31 23:44:27    143s] Active setup views:
[08/31 23:44:27    143s]  default
[08/31 23:44:27    143s]   Dominating endpoints: 0
[08/31 23:44:27    143s]   Dominating TNS: -0.000
[08/31 23:44:27    143s] 
[08/31 23:44:27    143s] *** Check timing (0:00:00.0)
[08/31 23:44:27    143s] Deleting Lib Analyzer.
[08/31 23:44:27    143s] Begin: GigaOpt Optimization in TNS mode
[08/31 23:44:27    143s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:44:27    143s] PhyDesignGrid: maxLocalDensity 0.95
[08/31 23:44:27    143s] ### Creating PhyDesignMc. totSessionCpu=0:02:23 mem=1661.5M
[08/31 23:44:27    143s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:23 mem=1661.5M
[08/31 23:44:27    143s] 
[08/31 23:44:27    143s] Creating Lib Analyzer ...
[08/31 23:44:27    143s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:44:27    143s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:44:27    143s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:44:27    143s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:44:27    143s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:44:27    143s] 
[08/31 23:44:28    144s] Creating Lib Analyzer, finished. 
[08/31 23:44:28    144s] 
[08/31 23:44:28    144s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/31 23:44:28    144s] ### Creating LA Mngr. totSessionCpu=0:02:24 mem=1661.5M
[08/31 23:44:28    144s] ### Creating LA Mngr, finished. totSessionCpu=0:02:24 mem=1661.5M
[08/31 23:44:32    147s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:44:32    147s] *info: 2 special nets excluded.
[08/31 23:44:32    147s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:44:32    147s] *info: 32 multi-driver nets excluded.
[08/31 23:44:32    147s] *info: 2078 no-driver nets excluded.
[08/31 23:44:33    149s] PathGroup :  reg2reg  TargetSlack : 0 
[08/31 23:44:33    149s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 56.66
[08/31 23:44:33    149s] Optimizer TNS Opt
[08/31 23:44:33    149s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[08/31 23:44:33    149s] Info: End MT loop @oiCellDelayCachingJob.
[08/31 23:44:33    149s] 
[08/31 23:44:33    149s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2222.0M) ***
[08/31 23:44:33    149s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:44:33    149s] 0 Ndr or Layer constraints added by optimization 
[08/31 23:44:33    149s] **** End NDR-Layer Usage Statistics ****
[08/31 23:44:33    149s] 
[08/31 23:44:33    149s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2222.0M) ***
[08/31 23:44:33    149s] 
[08/31 23:44:33    149s] End: GigaOpt Optimization in TNS mode
[08/31 23:44:33    149s] Deleting Lib Analyzer.
[08/31 23:44:33    149s] Begin: GigaOpt Optimization in WNS mode
[08/31 23:44:33    149s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:44:34    149s] PhyDesignGrid: maxLocalDensity 1.00
[08/31 23:44:34    149s] ### Creating PhyDesignMc. totSessionCpu=0:02:30 mem=1659.5M
[08/31 23:44:34    150s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:30 mem=1659.5M
[08/31 23:44:34    150s] 
[08/31 23:44:34    150s] Creating Lib Analyzer ...
[08/31 23:44:34    150s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:44:34    150s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:44:34    150s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:44:34    150s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:44:34    150s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:44:34    150s] 
[08/31 23:44:34    150s] Creating Lib Analyzer, finished. 
[08/31 23:44:34    150s] 
[08/31 23:44:34    150s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/31 23:44:34    150s] ### Creating LA Mngr. totSessionCpu=0:02:31 mem=1661.5M
[08/31 23:44:34    150s] ### Creating LA Mngr, finished. totSessionCpu=0:02:31 mem=1661.5M
[08/31 23:44:38    154s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:44:38    154s] *info: 2 special nets excluded.
[08/31 23:44:38    154s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:44:38    154s] *info: 32 multi-driver nets excluded.
[08/31 23:44:38    154s] *info: 2078 no-driver nets excluded.
[08/31 23:44:40    156s] PathGroup :  reg2reg  TargetSlack : 0.0101 
[08/31 23:44:40    156s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 56.66
[08/31 23:44:40    156s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:44:40    156s] 0 Ndr or Layer constraints added by optimization 
[08/31 23:44:40    156s] **** End NDR-Layer Usage Statistics ****
[08/31 23:44:40    156s] 
[08/31 23:44:40    156s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2189.9M) ***
[08/31 23:44:40    156s] 
[08/31 23:44:40    156s] End: GigaOpt Optimization in WNS mode
[08/31 23:44:40    156s] Deleting Lib Analyzer.
[08/31 23:44:40    156s] Begin: GigaOpt Optimization in TNS mode
[08/31 23:44:40    156s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:44:40    156s] PhyDesignGrid: maxLocalDensity 0.95
[08/31 23:44:40    156s] ### Creating PhyDesignMc. totSessionCpu=0:02:37 mem=1659.4M
[08/31 23:44:40    156s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:37 mem=1659.4M
[08/31 23:44:40    156s] 
[08/31 23:44:40    156s] Creating Lib Analyzer ...
[08/31 23:44:40    156s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:44:40    156s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:44:40    156s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:44:40    156s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:44:40    156s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:44:40    156s] 
[08/31 23:44:41    157s] Creating Lib Analyzer, finished. 
[08/31 23:44:41    157s] 
[08/31 23:44:41    157s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/31 23:44:41    157s] ### Creating LA Mngr. totSessionCpu=0:02:37 mem=1659.4M
[08/31 23:44:41    157s] ### Creating LA Mngr, finished. totSessionCpu=0:02:37 mem=1659.4M
[08/31 23:44:45    161s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:44:45    161s] *info: 2 special nets excluded.
[08/31 23:44:45    161s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:44:45    161s] *info: 32 multi-driver nets excluded.
[08/31 23:44:45    161s] *info: 2078 no-driver nets excluded.
[08/31 23:44:46    162s] PathGroup :  reg2reg  TargetSlack : 0.0101 
[08/31 23:44:46    162s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 56.66
[08/31 23:44:46    162s] Optimizer TNS Opt
[08/31 23:44:46    162s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[08/31 23:44:46    162s] Info: End MT loop @oiCellDelayCachingJob.
[08/31 23:44:46    162s] 
[08/31 23:44:46    162s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2219.9M) ***
[08/31 23:44:46    162s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:44:46    162s] 0 Ndr or Layer constraints added by optimization 
[08/31 23:44:46    162s] **** End NDR-Layer Usage Statistics ****
[08/31 23:44:46    162s] 
[08/31 23:44:46    162s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2219.9M) ***
[08/31 23:44:46    162s] 
[08/31 23:44:46    163s] End: GigaOpt Optimization in TNS mode
[08/31 23:44:46    163s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:44:46    163s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=1657.4M
[08/31 23:44:46    163s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=1657.4M
[08/31 23:44:46    163s] Begin: Area Reclaim Optimization
[08/31 23:44:46    163s] PhyDesignGrid: maxLocalDensity 0.98
[08/31 23:44:46    163s] ### Creating PhyDesignMc. totSessionCpu=0:02:43 mem=2216.4M
[08/31 23:44:46    163s] #spOpts: mergeVia=F 
[08/31 23:44:47    163s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:43 mem=2216.4M
[08/31 23:44:47    163s] 
[08/31 23:44:47    163s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.5393} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/31 23:44:47    163s] ### Creating LA Mngr. totSessionCpu=0:02:43 mem=2216.4M
[08/31 23:44:47    163s] ### Creating LA Mngr, finished. totSessionCpu=0:02:43 mem=2216.4M
[08/31 23:44:47    163s] Usable buffer cells for single buffer setup transform:
[08/31 23:44:47    163s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[08/31 23:44:47    163s] Number of usable buffer cells above: 9
[08/31 23:44:47    163s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 56.66
[08/31 23:44:47    163s] +----------+---------+--------+--------+------------+--------+
[08/31 23:44:47    163s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/31 23:44:47    163s] +----------+---------+--------+--------+------------+--------+
[08/31 23:44:47    163s] |    56.66%|        -|   0.020|   0.000|   0:00:00.0| 2216.4M|
[08/31 23:44:48    165s] |    56.66%|        1|   0.020|   0.000|   0:00:01.0| 2216.4M|
[08/31 23:44:48    165s] |    56.66%|        1|   0.020|   0.000|   0:00:00.0| 2216.4M|
[08/31 23:44:48    165s] #optDebug: <stH: 1.4000 MiSeL: 21.9310>
[08/31 23:44:48    165s] |    56.66%|        0|   0.020|   0.000|   0:00:00.0| 2216.4M|
[08/31 23:44:48    166s] |    56.66%|        3|   0.020|   0.000|   0:00:00.0| 2216.4M|
[08/31 23:44:49    166s] |    56.66%|        0|   0.020|   0.000|   0:00:01.0| 2216.4M|
[08/31 23:44:51    170s] |    56.61%|       52|   0.020|   0.000|   0:00:02.0| 2216.4M|
[08/31 23:44:51    170s] |    56.61%|        0|   0.020|   0.000|   0:00:00.0| 2216.4M|
[08/31 23:44:51    170s] #optDebug: <stH: 1.4000 MiSeL: 21.9310>
[08/31 23:44:51    170s] |    56.61%|        0|   0.020|   0.000|   0:00:00.0| 2216.4M|
[08/31 23:44:51    170s] +----------+---------+--------+--------+------------+--------+
[08/31 23:44:51    170s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 56.61
[08/31 23:44:51    170s] 
[08/31 23:44:51    170s] ** Summary: Restruct = 2 Buffer Deletion = 1 Declone = 2 Resize = 52 **
[08/31 23:44:51    170s] --------------------------------------------------------------
[08/31 23:44:51    170s] |                                   | Total     | Sequential |
[08/31 23:44:51    170s] --------------------------------------------------------------
[08/31 23:44:51    170s] | Num insts resized                 |      52  |       1    |
[08/31 23:44:51    170s] | Num insts undone                  |       0  |       0    |
[08/31 23:44:51    170s] | Num insts Downsized               |      52  |       1    |
[08/31 23:44:51    170s] | Num insts Samesized               |       0  |       0    |
[08/31 23:44:51    170s] | Num insts Upsized                 |       0  |       0    |
[08/31 23:44:51    170s] | Num multiple commits+uncommits    |       0  |       -    |
[08/31 23:44:51    170s] --------------------------------------------------------------
[08/31 23:44:51    170s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:44:51    170s] 0 Ndr or Layer constraints added by optimization 
[08/31 23:44:51    170s] **** End NDR-Layer Usage Statistics ****
[08/31 23:44:51    170s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.2) (real = 0:00:05.0) **
[08/31 23:44:51    170s] *** Starting refinePlace (0:02:51 mem=2216.4M) ***
[08/31 23:44:51    170s] Total net bbox length = 1.190e+05 (5.836e+04 6.066e+04) (ext = 2.774e+03)
[08/31 23:44:51    170s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:44:51    170s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[08/31 23:44:51    170s] Type 'man IMPSP-5140' for more detail.
[08/31 23:44:51    170s] **WARN: (IMPSP-315):	Found 10555 instances insts with no PG Term connections.
[08/31 23:44:51    170s] Type 'man IMPSP-315' for more detail.
[08/31 23:44:51    170s] Starting refinePlace ...
[08/31 23:44:51    170s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:44:51    170s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2216.4MB) @(0:02:51 - 0:02:51).
[08/31 23:44:51    170s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:44:51    170s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2216.4MB
[08/31 23:44:51    170s] Statistics of distance of Instance movement in refine placement:
[08/31 23:44:51    170s]   maximum (X+Y) =         0.00 um
[08/31 23:44:51    170s]   mean    (X+Y) =         0.00 um
[08/31 23:44:51    170s] Total instances flipped for legalization: 1
[08/31 23:44:51    170s] Summary Report:
[08/31 23:44:51    170s] Instances move: 0 (out of 10555 movable)
[08/31 23:44:51    170s] Instances flipped: 1
[08/31 23:44:51    170s] Mean displacement: 0.00 um
[08/31 23:44:51    170s] Max displacement: 0.00 um 
[08/31 23:44:51    170s] Total instances moved : 0
[08/31 23:44:51    170s] Total net bbox length = 1.190e+05 (5.836e+04 6.066e+04) (ext = 2.774e+03)
[08/31 23:44:51    170s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2216.4MB
[08/31 23:44:51    170s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2216.4MB) @(0:02:51 - 0:02:51).
[08/31 23:44:51    170s] *** Finished refinePlace (0:02:51 mem=2216.4M) ***
[08/31 23:44:52    170s] *** maximum move = 0.00 um ***
[08/31 23:44:52    171s] *** Finished re-routing un-routed nets (2216.4M) ***
[08/31 23:44:52    171s] 
[08/31 23:44:52    171s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2216.4M) ***
[08/31 23:44:52    171s] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:06, mem=1657.39M, totSessionCpu=0:02:51).
[08/31 23:44:52    171s] ### Creating LA Mngr. totSessionCpu=0:02:52 mem=1657.4M
[08/31 23:44:52    171s] ### Creating LA Mngr, finished. totSessionCpu=0:02:52 mem=1657.4M
[08/31 23:44:52    171s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:44:52    171s] [PSP]     Started earlyGlobalRoute kernel
[08/31 23:44:52    171s] [PSP]     Initial Peak syMemory usage = 1657.4 MB
[08/31 23:44:52    171s] (I)       Reading DB...
[08/31 23:44:52    171s] (I)       before initializing RouteDB syMemory usage = 1662.9 MB
[08/31 23:44:52    171s] (I)       congestionReportName   : 
[08/31 23:44:52    171s] (I)       layerRangeFor2DCongestion : 
[08/31 23:44:52    171s] (I)       buildTerm2TermWires    : 1
[08/31 23:44:52    171s] (I)       doTrackAssignment      : 1
[08/31 23:44:52    171s] (I)       dumpBookshelfFiles     : 0
[08/31 23:44:52    171s] (I)       numThreads             : 6
[08/31 23:44:52    171s] (I)       bufferingAwareRouting  : false
[08/31 23:44:52    171s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:44:52    171s] (I)       honorPin               : false
[08/31 23:44:52    171s] (I)       honorPinGuide          : true
[08/31 23:44:52    171s] (I)       honorPartition         : false
[08/31 23:44:52    171s] (I)       allowPartitionCrossover: false
[08/31 23:44:52    171s] (I)       honorSingleEntry       : true
[08/31 23:44:52    171s] (I)       honorSingleEntryStrong : true
[08/31 23:44:52    171s] (I)       handleViaSpacingRule   : false
[08/31 23:44:52    171s] (I)       handleEolSpacingRule   : false
[08/31 23:44:52    171s] (I)       PDConstraint           : none
[08/31 23:44:52    171s] (I)       expBetterNDRHandling   : false
[08/31 23:44:52    171s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:44:52    171s] (I)       routingEffortLevel     : 3
[08/31 23:44:52    171s] (I)       effortLevel            : standard
[08/31 23:44:52    171s] [NR-eGR] minRouteLayer          : 2
[08/31 23:44:52    171s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:44:52    171s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:44:52    171s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:44:52    171s] (I)       numRowsPerGCell        : 1
[08/31 23:44:52    171s] (I)       speedUpLargeDesign     : 0
[08/31 23:44:52    171s] (I)       multiThreadingTA       : 1
[08/31 23:44:52    171s] (I)       blkAwareLayerSwitching : 1
[08/31 23:44:52    171s] (I)       optimizationMode       : false
[08/31 23:44:52    171s] (I)       routeSecondPG          : false
[08/31 23:44:52    171s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:44:52    171s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:44:52    171s] (I)       punchThroughDistance   : 500.00
[08/31 23:44:52    171s] (I)       scenicBound            : 1.15
[08/31 23:44:52    171s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:44:52    171s] (I)       source-to-sink ratio   : 0.00
[08/31 23:44:52    171s] (I)       targetCongestionRatioH : 1.00
[08/31 23:44:52    171s] (I)       targetCongestionRatioV : 1.00
[08/31 23:44:52    171s] (I)       layerCongestionRatio   : 0.70
[08/31 23:44:52    171s] (I)       m1CongestionRatio      : 0.10
[08/31 23:44:52    171s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:44:52    171s] (I)       localRouteEffort       : 1.00
[08/31 23:44:52    171s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:44:52    171s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:44:52    171s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:44:52    171s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:44:52    171s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:44:52    171s] (I)       routeVias              : 
[08/31 23:44:52    171s] (I)       readTROption           : true
[08/31 23:44:52    171s] (I)       extraSpacingFactor     : 1.00
[08/31 23:44:52    171s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:44:52    171s] (I)       routeSelectedNetsOnly  : false
[08/31 23:44:52    171s] (I)       clkNetUseMaxDemand     : false
[08/31 23:44:52    171s] (I)       extraDemandForClocks   : 0
[08/31 23:44:52    171s] (I)       steinerRemoveLayers    : false
[08/31 23:44:52    171s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:44:52    171s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:44:52    171s] (I)       similarTopologyRoutingFast : false
[08/31 23:44:52    171s] (I)       spanningTreeRefinement : false
[08/31 23:44:52    171s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:44:52    171s] (I)       starting read tracks
[08/31 23:44:52    171s] (I)       build grid graph
[08/31 23:44:52    171s] (I)       build grid graph start
[08/31 23:44:52    171s] [NR-eGR] Layer1 has no routable track
[08/31 23:44:52    171s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:44:52    171s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:44:52    171s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:44:52    171s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:44:52    171s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:44:52    171s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:44:52    171s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:44:52    171s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:44:52    171s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:44:52    171s] (I)       build grid graph end
[08/31 23:44:52    171s] (I)       numViaLayers=10
[08/31 23:44:52    171s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:44:52    171s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:44:52    171s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:44:52    171s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:44:52    171s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:44:52    171s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:44:52    171s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:44:52    171s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:44:52    171s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:44:52    171s] (I)       end build via table
[08/31 23:44:52    171s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5574 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:44:52    171s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:44:52    171s] (I)       readDataFromPlaceDB
[08/31 23:44:52    171s] (I)       Read net information..
[08/31 23:44:52    171s] [NR-eGR] Read numTotalNets=9714  numIgnoredNets=0
[08/31 23:44:52    171s] (I)       Read testcase time = 0.000 seconds
[08/31 23:44:52    171s] 
[08/31 23:44:52    171s] (I)       read default dcut vias
[08/31 23:44:52    171s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:44:52    171s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:44:52    171s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:44:52    171s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:44:52    171s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:44:52    171s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:44:52    171s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:44:52    171s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:44:52    171s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:44:52    171s] (I)       build grid graph start
[08/31 23:44:52    171s] (I)       build grid graph end
[08/31 23:44:52    171s] (I)       Model blockage into capacity
[08/31 23:44:52    171s] (I)       Read numBlocks=5574  numPreroutedWires=0  numCapScreens=0
[08/31 23:44:52    171s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:44:52    171s] (I)       blocked area on Layer2 : 833280000  (0.38%)
[08/31 23:44:52    171s] (I)       blocked area on Layer3 : 1010688000  (0.46%)
[08/31 23:44:52    171s] (I)       blocked area on Layer4 : 1405440000  (0.64%)
[08/31 23:44:52    171s] (I)       blocked area on Layer5 : 1631232000  (0.75%)
[08/31 23:44:52    171s] (I)       blocked area on Layer6 : 1764608000  (0.81%)
[08/31 23:44:52    171s] (I)       blocked area on Layer7 : 6553600000  (2.99%)
[08/31 23:44:52    171s] (I)       blocked area on Layer8 : 7168000000  (3.27%)
[08/31 23:44:52    171s] (I)       blocked area on Layer9 : 33161728000  (15.15%)
[08/31 23:44:52    171s] (I)       blocked area on Layer10 : 87985152000  (40.19%)
[08/31 23:44:52    171s] (I)       Modeling time = 0.020 seconds
[08/31 23:44:52    171s] 
[08/31 23:44:52    171s] (I)       Number of ignored nets = 0
[08/31 23:44:52    171s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:44:52    171s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:44:52    171s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:44:52    171s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:44:52    171s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:44:52    171s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:44:52    171s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:44:52    171s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:44:52    171s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:44:52    171s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1662.9 MB
[08/31 23:44:52    171s] (I)       Ndr track 0 does not exist
[08/31 23:44:52    171s] (I)       Layer1  viaCost=200.00
[08/31 23:44:52    171s] (I)       Layer2  viaCost=200.00
[08/31 23:44:52    171s] (I)       Layer3  viaCost=100.00
[08/31 23:44:52    171s] (I)       Layer4  viaCost=100.00
[08/31 23:44:52    171s] (I)       Layer5  viaCost=100.00
[08/31 23:44:52    171s] (I)       Layer6  viaCost=100.00
[08/31 23:44:52    171s] (I)       Layer7  viaCost=100.00
[08/31 23:44:52    171s] (I)       Layer8  viaCost=100.00
[08/31 23:44:52    171s] (I)       Layer9  viaCost=100.00
[08/31 23:44:52    171s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:44:52    171s] (I)       routing area        :  (0, 0) - (470440, 465360)
[08/31 23:44:52    171s] (I)       core area           :  (10260, 10080) - (460180, 455280)
[08/31 23:44:52    171s] (I)       Site Width          :   380  (dbu)
[08/31 23:44:52    171s] (I)       Row Height          :  2800  (dbu)
[08/31 23:44:52    171s] (I)       GCell Width         :  2800  (dbu)
[08/31 23:44:52    171s] (I)       GCell Height        :  2800  (dbu)
[08/31 23:44:52    171s] (I)       grid                :   168   166    10
[08/31 23:44:52    171s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/31 23:44:52    171s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/31 23:44:52    171s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:44:52    171s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:44:52    171s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:44:52    171s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:44:52    171s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/31 23:44:52    171s] (I)       Total num of tracks :     0  1238  1662   840   830   840   276   279   144   139
[08/31 23:44:52    171s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:44:52    171s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:44:52    171s] (I)       --------------------------------------------------------
[08/31 23:44:52    171s] 
[08/31 23:44:52    171s] [NR-eGR] ============ Routing rule table ============
[08/31 23:44:52    171s] [NR-eGR] Rule id 0. Nets 9714 
[08/31 23:44:52    171s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:44:52    171s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:44:52    171s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:44:52    171s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:44:52    171s] [NR-eGR] ========================================
[08/31 23:44:52    171s] [NR-eGR] 
[08/31 23:44:52    171s] (I)       After initializing earlyGlobalRoute syMemory usage = 1662.9 MB
[08/31 23:44:52    171s] (I)       Loading and dumping file time : 0.19 seconds
[08/31 23:44:52    171s] (I)       ============= Initialization =============
[08/31 23:44:52    171s] (I)       totalPins=39316  totalGlobalPin=39037 (99.29%)
[08/31 23:44:52    171s] (I)       total 2D Cap : 1027459 = (484614 H, 542845 V)
[08/31 23:44:52    171s] [NR-eGR] Layer group 1: route 9714 net(s) in layer range [2, 10]
[08/31 23:44:52    171s] (I)       ============  Phase 1a Route ============
[08/31 23:44:52    171s] (I)       Phase 1a runs 0.04 seconds
[08/31 23:44:52    171s] (I)       Usage: 108655 = (52429 H, 56226 V) = (10.82% H, 10.36% V) = (7.340e+04um H, 7.872e+04um V)
[08/31 23:44:52    171s] (I)       
[08/31 23:44:52    171s] (I)       ============  Phase 1b Route ============
[08/31 23:44:52    171s] (I)       Usage: 108655 = (52429 H, 56226 V) = (10.82% H, 10.36% V) = (7.340e+04um H, 7.872e+04um V)
[08/31 23:44:52    171s] (I)       
[08/31 23:44:52    171s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.521170e+05um
[08/31 23:44:52    171s] (I)       ============  Phase 1c Route ============
[08/31 23:44:52    171s] (I)       Usage: 108655 = (52429 H, 56226 V) = (10.82% H, 10.36% V) = (7.340e+04um H, 7.872e+04um V)
[08/31 23:44:52    171s] (I)       
[08/31 23:44:52    171s] (I)       ============  Phase 1d Route ============
[08/31 23:44:52    171s] (I)       Usage: 108655 = (52429 H, 56226 V) = (10.82% H, 10.36% V) = (7.340e+04um H, 7.872e+04um V)
[08/31 23:44:52    171s] (I)       
[08/31 23:44:52    171s] (I)       ============  Phase 1e Route ============
[08/31 23:44:52    171s] (I)       Phase 1e runs 0.00 seconds
[08/31 23:44:52    171s] (I)       Usage: 108655 = (52429 H, 56226 V) = (10.82% H, 10.36% V) = (7.340e+04um H, 7.872e+04um V)
[08/31 23:44:52    171s] (I)       
[08/31 23:44:52    171s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.521170e+05um
[08/31 23:44:52    171s] [NR-eGR] 
[08/31 23:44:52    171s] (I)       ============  Phase 1l Route ============
[08/31 23:44:52    171s] (I)       Phase 1l runs 0.10 seconds
[08/31 23:44:52    171s] (I)       
[08/31 23:44:52    171s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[08/31 23:44:52    171s] [NR-eGR]                OverCon            
[08/31 23:44:52    171s] [NR-eGR]                 #Gcell     %Gcell
[08/31 23:44:52    171s] [NR-eGR] Layer              (1)    OverCon 
[08/31 23:44:52    171s] [NR-eGR] ------------------------------------
[08/31 23:44:52    171s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[08/31 23:44:52    171s] [NR-eGR] Layer2       1( 0.00%)   ( 0.00%) 
[08/31 23:44:52    171s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[08/31 23:44:52    171s] [NR-eGR] Layer4       2( 0.01%)   ( 0.01%) 
[08/31 23:44:52    171s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[08/31 23:44:52    171s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[08/31 23:44:52    171s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[08/31 23:44:52    171s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[08/31 23:44:52    171s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[08/31 23:44:52    171s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[08/31 23:44:52    171s] [NR-eGR] ------------------------------------
[08/31 23:44:52    171s] [NR-eGR] Total        3( 0.00%)   ( 0.00%) 
[08/31 23:44:52    172s] [NR-eGR] 
[08/31 23:44:52    172s] (I)       Total Global Routing Runtime: 0.22 seconds
[08/31 23:44:52    172s] (I)       total 2D Cap : 1028579 = (485043 H, 543536 V)
[08/31 23:44:52    172s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:44:52    172s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/31 23:44:52    172s] (I)       ============= track Assignment ============
[08/31 23:44:52    172s] (I)       extract Global 3D Wires
[08/31 23:44:53    172s] (I)       Extract Global WL : time=0.01
[08/31 23:44:53    172s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[08/31 23:44:53    172s] (I)       Initialization real time=0.00 seconds
[08/31 23:44:53    172s] (I)       Run Multi-thread track assignment
[08/31 23:44:53    172s] (I)       merging nets...
[08/31 23:44:53    172s] (I)       merging nets done
[08/31 23:44:53    172s] (I)       Kernel real time=0.12 seconds
[08/31 23:44:53    172s] (I)       End Greedy Track Assignment
[08/31 23:44:53    172s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:44:53    172s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 39252
[08/31 23:44:53    172s] [NR-eGR] Layer2(metal2)(V) length: 4.219268e+04um, number of vias: 52179
[08/31 23:44:53    172s] [NR-eGR] Layer3(metal3)(H) length: 7.079787e+04um, number of vias: 18488
[08/31 23:44:53    172s] [NR-eGR] Layer4(metal4)(V) length: 2.961415e+04um, number of vias: 1265
[08/31 23:44:53    172s] [NR-eGR] Layer5(metal5)(H) length: 4.802249e+03um, number of vias: 1089
[08/31 23:44:53    172s] [NR-eGR] Layer6(metal6)(V) length: 1.262983e+04um, number of vias: 37
[08/31 23:44:53    172s] [NR-eGR] Layer7(metal7)(H) length: 3.927050e+02um, number of vias: 23
[08/31 23:44:53    172s] [NR-eGR] Layer8(metal8)(V) length: 5.854800e+02um, number of vias: 0
[08/31 23:44:53    172s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[08/31 23:44:53    172s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[08/31 23:44:53    172s] [NR-eGR] Total length: 1.610150e+05um, number of vias: 112333
[08/31 23:44:53    172s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:44:53    172s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[08/31 23:44:53    172s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:44:53    172s] [NR-eGR] End Peak syMemory usage = 1584.0 MB
[08/31 23:44:53    172s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.11 seconds
[08/31 23:44:53    172s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=10555 and nets=12863 using extraction engine 'preRoute' .
[08/31 23:44:53    172s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:44:53    172s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:44:53    172s] PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:44:53    172s] RC Extraction called in multi-corner(1) mode.
[08/31 23:44:53    172s] RCMode: PreRoute
[08/31 23:44:53    172s]       RC Corner Indexes            0   
[08/31 23:44:53    172s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:44:53    172s] Resistance Scaling Factor    : 1.00000 
[08/31 23:44:53    172s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:44:53    172s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:44:53    172s] Shrink Factor                : 1.00000
[08/31 23:44:53    172s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/31 23:44:53    172s] Using capacitance table file ...
[08/31 23:44:53    172s] Updating RC grid for preRoute extraction ...
[08/31 23:44:53    172s] Initializing multi-corner capacitance tables ... 
[08/31 23:44:53    172s] Initializing multi-corner resistance tables ...
[08/31 23:44:53    172s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1584.023M)
[08/31 23:44:54    173s] Compute RC Scale Done ...
[08/31 23:44:54    173s] [hotspot] +------------+---------------+---------------+
[08/31 23:44:54    173s] [hotspot] |            |   max hotspot | total hotspot |
[08/31 23:44:54    173s] [hotspot] +------------+---------------+---------------+
[08/31 23:44:54    173s] [hotspot] | normalized |          0.00 |          0.00 |
[08/31 23:44:54    173s] [hotspot] +------------+---------------+---------------+
[08/31 23:44:54    173s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/31 23:44:54    173s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/31 23:44:54    173s] #################################################################################
[08/31 23:44:54    173s] # Design Stage: PreRoute
[08/31 23:44:54    173s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:44:54    173s] # Design Mode: 90nm
[08/31 23:44:54    173s] # Analysis Mode: MMMC Non-OCV 
[08/31 23:44:54    173s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:44:54    173s] # Signoff Settings: SI Off 
[08/31 23:44:54    173s] #################################################################################
[08/31 23:44:55    174s] Topological Sorting (REAL = 0:00:00.0, MEM = 1629.2M, InitMEM = 1629.2M)
[08/31 23:44:55    175s] Calculate delays in Single mode...
[08/31 23:44:55    175s] Start delay calculation (fullDC) (6 T). (MEM=1629.25)
[08/31 23:44:55    175s] End AAE Lib Interpolated Model. (MEM=1645.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:44:57    181s] Total number of fetched objects 14165
[08/31 23:44:57    182s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/31 23:44:57    182s] End delay calculation. (MEM=1969.91 CPU=0:00:06.4 REAL=0:00:02.0)
[08/31 23:44:57    182s] End delay calculation (fullDC). (MEM=1969.91 CPU=0:00:06.7 REAL=0:00:02.0)
[08/31 23:44:57    182s] *** CDM Built up (cpu=0:00:08.1  real=0:00:03.0  mem= 1969.9M) ***
[08/31 23:44:58    183s] Begin: GigaOpt postEco DRV Optimization
[08/31 23:44:58    183s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:44:58    183s] PhyDesignGrid: maxLocalDensity 0.98
[08/31 23:44:58    183s] ### Creating PhyDesignMc. totSessionCpu=0:03:03 mem=1937.9M
[08/31 23:44:58    183s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:44:58    183s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:44:58    183s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:03 mem=1937.9M
[08/31 23:44:58    183s] 
[08/31 23:44:58    183s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {5, 0.379, 0.6885} {6, 0.130, 0.4315} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/31 23:44:58    183s] ### Creating LA Mngr. totSessionCpu=0:03:03 mem=1969.9M
[08/31 23:44:58    183s] ### Creating LA Mngr, finished. totSessionCpu=0:03:03 mem=1969.9M
[08/31 23:45:00    185s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:45:00    185s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/31 23:45:00    185s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:45:00    185s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/31 23:45:00    185s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:45:00    185s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:45:00    185s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:45:00    185s] Info: violation cost 0.091563 (cap = 0.091563, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:45:00    185s] |     0|     0|     0.00|     5|     5|    -0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  56.61|          |         |
[08/31 23:45:01    186s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:45:01    186s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:45:01    186s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:45:01    186s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       2|       0|       4|  56.62| 0:00:01.0|  2190.3M|
[08/31 23:45:01    186s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:45:01    186s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:45:01    186s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:45:01    186s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  56.62| 0:00:00.0|  2190.3M|
[08/31 23:45:01    186s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:45:01    186s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:45:01    186s] 0 Ndr or Layer constraints added by optimization 
[08/31 23:45:01    186s] **** End NDR-Layer Usage Statistics ****
[08/31 23:45:01    186s] 
[08/31 23:45:01    186s] *** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=2190.3M) ***
[08/31 23:45:01    186s] 
[08/31 23:45:01    187s] *** Starting refinePlace (0:03:07 mem=2190.3M) ***
[08/31 23:45:01    187s] Total net bbox length = 1.190e+05 (5.838e+04 6.066e+04) (ext = 2.774e+03)
[08/31 23:45:01    187s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:45:01    187s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[08/31 23:45:01    187s] Type 'man IMPSP-5140' for more detail.
[08/31 23:45:01    187s] **WARN: (IMPSP-315):	Found 10557 instances insts with no PG Term connections.
[08/31 23:45:01    187s] Type 'man IMPSP-315' for more detail.
[08/31 23:45:01    187s] Starting refinePlace ...
[08/31 23:45:01    187s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:45:01    187s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2190.3MB) @(0:03:07 - 0:03:07).
[08/31 23:45:01    187s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:45:01    187s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2190.3MB
[08/31 23:45:01    187s] Statistics of distance of Instance movement in refine placement:
[08/31 23:45:01    187s]   maximum (X+Y) =         0.00 um
[08/31 23:45:01    187s]   mean    (X+Y) =         0.00 um
[08/31 23:45:01    187s] Summary Report:
[08/31 23:45:01    187s] Instances move: 0 (out of 10557 movable)
[08/31 23:45:01    187s] Instances flipped: 0
[08/31 23:45:01    187s] Mean displacement: 0.00 um
[08/31 23:45:01    187s] Max displacement: 0.00 um 
[08/31 23:45:01    187s] Total instances moved : 0
[08/31 23:45:01    187s] Total net bbox length = 1.190e+05 (5.838e+04 6.066e+04) (ext = 2.774e+03)
[08/31 23:45:01    187s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2190.3MB
[08/31 23:45:01    187s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2190.3MB) @(0:03:07 - 0:03:07).
[08/31 23:45:01    187s] *** Finished refinePlace (0:03:07 mem=2190.3M) ***
[08/31 23:45:01    187s] *** maximum move = 0.00 um ***
[08/31 23:45:01    187s] *** Finished re-routing un-routed nets (2190.3M) ***
[08/31 23:45:01    187s] 
[08/31 23:45:01    187s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=2190.3M) ***
[08/31 23:45:01    187s] End: GigaOpt postEco DRV Optimization
[08/31 23:45:02    188s] GigaOpt: WNS changes after routing: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[08/31 23:45:02    188s] Begin: GigaOpt postEco optimization
[08/31 23:45:02    188s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:45:02    188s] PhyDesignGrid: maxLocalDensity 1.00
[08/31 23:45:02    188s] ### Creating PhyDesignMc. totSessionCpu=0:03:08 mem=1671.9M
[08/31 23:45:02    188s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:08 mem=1671.9M
[08/31 23:45:02    188s] 
[08/31 23:45:02    188s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/31 23:45:02    188s] ### Creating LA Mngr. totSessionCpu=0:03:08 mem=1671.9M
[08/31 23:45:02    188s] ### Creating LA Mngr, finished. totSessionCpu=0:03:08 mem=1671.9M
[08/31 23:45:06    192s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:45:06    192s] *info: 2 special nets excluded.
[08/31 23:45:06    192s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:45:06    192s] *info: 32 multi-driver nets excluded.
[08/31 23:45:06    192s] *info: 2078 no-driver nets excluded.
[08/31 23:45:07    193s] PathGroup :  reg2reg  TargetSlack : 0 
[08/31 23:45:07    193s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 56.62
[08/31 23:45:07    193s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:45:07    193s] 0 Ndr or Layer constraints added by optimization 
[08/31 23:45:07    193s] **** End NDR-Layer Usage Statistics ****
[08/31 23:45:07    193s] 
[08/31 23:45:07    193s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2192.8M) ***
[08/31 23:45:07    193s] 
[08/31 23:45:07    193s] End: GigaOpt postEco optimization
[08/31 23:45:08    194s] GigaOpt: WNS changes after postEco optimization: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[08/31 23:45:08    194s] GigaOpt: Skipping nonLegal postEco optimization
[08/31 23:45:08    194s] *** Steiner Routed Nets: 0.072%; Threshold: 100; Threshold for Hold: 100
[08/31 23:45:08    194s] ### Creating LA Mngr. totSessionCpu=0:03:14 mem=1631.8M
[08/31 23:45:08    194s] ### Creating LA Mngr, finished. totSessionCpu=0:03:14 mem=1631.8M
[08/31 23:45:08    194s] Re-routed 0 nets
[08/31 23:45:08    194s] No multi-vt cells found. Aborting this optimization step
[08/31 23:45:08    194s] 
[08/31 23:45:08    194s] Active setup views:
[08/31 23:45:08    194s]  default
[08/31 23:45:08    194s]   Dominating endpoints: 0
[08/31 23:45:08    194s]   Dominating TNS: -0.000
[08/31 23:45:08    194s] 
[08/31 23:45:08    194s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=10557 and nets=12865 using extraction engine 'preRoute' .
[08/31 23:45:08    194s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:45:08    194s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:45:08    194s] PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:45:08    194s] RC Extraction called in multi-corner(1) mode.
[08/31 23:45:08    194s] RCMode: PreRoute
[08/31 23:45:08    194s]       RC Corner Indexes            0   
[08/31 23:45:08    194s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:45:08    194s] Resistance Scaling Factor    : 1.00000 
[08/31 23:45:08    194s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:45:08    194s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:45:08    194s] Shrink Factor                : 1.00000
[08/31 23:45:08    194s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/31 23:45:08    194s] Using capacitance table file ...
[08/31 23:45:08    194s] Initializing multi-corner capacitance tables ... 
[08/31 23:45:08    194s] Initializing multi-corner resistance tables ...
[08/31 23:45:08    194s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1594.844M)
[08/31 23:45:08    194s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:45:08    194s] [PSP]     Started earlyGlobalRoute kernel
[08/31 23:45:08    194s] [PSP]     Initial Peak syMemory usage = 1594.8 MB
[08/31 23:45:08    194s] (I)       Reading DB...
[08/31 23:45:08    194s] (I)       before initializing RouteDB syMemory usage = 1594.8 MB
[08/31 23:45:08    194s] (I)       congestionReportName   : 
[08/31 23:45:08    194s] (I)       layerRangeFor2DCongestion : 
[08/31 23:45:08    194s] (I)       buildTerm2TermWires    : 0
[08/31 23:45:08    194s] (I)       doTrackAssignment      : 1
[08/31 23:45:08    194s] (I)       dumpBookshelfFiles     : 0
[08/31 23:45:08    194s] (I)       numThreads             : 6
[08/31 23:45:08    194s] (I)       bufferingAwareRouting  : false
[08/31 23:45:08    194s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:45:08    194s] (I)       honorPin               : false
[08/31 23:45:08    194s] (I)       honorPinGuide          : true
[08/31 23:45:08    194s] (I)       honorPartition         : false
[08/31 23:45:08    194s] (I)       allowPartitionCrossover: false
[08/31 23:45:08    194s] (I)       honorSingleEntry       : true
[08/31 23:45:08    194s] (I)       honorSingleEntryStrong : true
[08/31 23:45:08    194s] (I)       handleViaSpacingRule   : false
[08/31 23:45:08    194s] (I)       handleEolSpacingRule   : false
[08/31 23:45:08    194s] (I)       PDConstraint           : none
[08/31 23:45:08    194s] (I)       expBetterNDRHandling   : false
[08/31 23:45:08    194s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:45:08    194s] (I)       routingEffortLevel     : 3
[08/31 23:45:08    194s] (I)       effortLevel            : standard
[08/31 23:45:08    194s] [NR-eGR] minRouteLayer          : 2
[08/31 23:45:08    194s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:45:08    194s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:45:08    194s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:45:08    194s] (I)       numRowsPerGCell        : 1
[08/31 23:45:08    194s] (I)       speedUpLargeDesign     : 0
[08/31 23:45:08    194s] (I)       multiThreadingTA       : 1
[08/31 23:45:08    194s] (I)       blkAwareLayerSwitching : 1
[08/31 23:45:08    194s] (I)       optimizationMode       : false
[08/31 23:45:08    194s] (I)       routeSecondPG          : false
[08/31 23:45:08    194s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:45:08    194s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:45:08    194s] (I)       punchThroughDistance   : 500.00
[08/31 23:45:08    194s] (I)       scenicBound            : 1.15
[08/31 23:45:08    194s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:45:08    194s] (I)       source-to-sink ratio   : 0.00
[08/31 23:45:08    194s] (I)       targetCongestionRatioH : 1.00
[08/31 23:45:08    194s] (I)       targetCongestionRatioV : 1.00
[08/31 23:45:08    194s] (I)       layerCongestionRatio   : 0.70
[08/31 23:45:08    194s] (I)       m1CongestionRatio      : 0.10
[08/31 23:45:08    194s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:45:08    194s] (I)       localRouteEffort       : 1.00
[08/31 23:45:08    194s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:45:08    194s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:45:08    194s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:45:08    194s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:45:08    194s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:45:08    194s] (I)       routeVias              : 
[08/31 23:45:08    194s] (I)       readTROption           : true
[08/31 23:45:08    194s] (I)       extraSpacingFactor     : 1.00
[08/31 23:45:08    194s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:45:08    194s] (I)       routeSelectedNetsOnly  : false
[08/31 23:45:08    194s] (I)       clkNetUseMaxDemand     : false
[08/31 23:45:08    194s] (I)       extraDemandForClocks   : 0
[08/31 23:45:08    194s] (I)       steinerRemoveLayers    : false
[08/31 23:45:08    194s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:45:08    194s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:45:08    194s] (I)       similarTopologyRoutingFast : false
[08/31 23:45:08    194s] (I)       spanningTreeRefinement : false
[08/31 23:45:08    194s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:45:08    194s] (I)       starting read tracks
[08/31 23:45:08    194s] (I)       build grid graph
[08/31 23:45:08    194s] (I)       build grid graph start
[08/31 23:45:08    194s] [NR-eGR] Layer1 has no routable track
[08/31 23:45:08    194s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:45:08    194s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:45:08    194s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:45:08    194s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:45:08    194s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:45:08    194s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:45:08    194s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:45:08    194s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:45:08    194s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:45:08    194s] (I)       build grid graph end
[08/31 23:45:08    194s] (I)       numViaLayers=10
[08/31 23:45:08    194s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:45:08    194s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:45:08    194s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:45:08    194s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:45:08    194s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:45:08    194s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:45:08    194s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:45:08    194s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:45:08    194s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:45:08    194s] (I)       end build via table
[08/31 23:45:08    194s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5574 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:45:08    194s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:45:08    194s] (I)       readDataFromPlaceDB
[08/31 23:45:08    194s] (I)       Read net information..
[08/31 23:45:08    194s] [NR-eGR] Read numTotalNets=9716  numIgnoredNets=0
[08/31 23:45:08    194s] (I)       Read testcase time = 0.010 seconds
[08/31 23:45:08    194s] 
[08/31 23:45:08    194s] (I)       read default dcut vias
[08/31 23:45:08    194s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:45:08    194s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:45:08    194s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:45:08    194s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:45:08    194s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:45:08    194s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:45:08    194s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:45:08    194s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:45:08    194s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:45:08    194s] (I)       build grid graph start
[08/31 23:45:08    194s] (I)       build grid graph end
[08/31 23:45:08    194s] (I)       Model blockage into capacity
[08/31 23:45:08    194s] (I)       Read numBlocks=5574  numPreroutedWires=0  numCapScreens=0
[08/31 23:45:08    194s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:45:08    194s] (I)       blocked area on Layer2 : 833280000  (0.38%)
[08/31 23:45:08    194s] (I)       blocked area on Layer3 : 1010688000  (0.46%)
[08/31 23:45:08    194s] (I)       blocked area on Layer4 : 1405440000  (0.64%)
[08/31 23:45:08    194s] (I)       blocked area on Layer5 : 1631232000  (0.75%)
[08/31 23:45:08    194s] (I)       blocked area on Layer6 : 1764608000  (0.81%)
[08/31 23:45:08    194s] (I)       blocked area on Layer7 : 6553600000  (2.99%)
[08/31 23:45:08    194s] (I)       blocked area on Layer8 : 7168000000  (3.27%)
[08/31 23:45:08    194s] (I)       blocked area on Layer9 : 33161728000  (15.15%)
[08/31 23:45:08    194s] (I)       blocked area on Layer10 : 87985152000  (40.19%)
[08/31 23:45:08    194s] (I)       Modeling time = 0.030 seconds
[08/31 23:45:08    194s] 
[08/31 23:45:08    194s] (I)       Number of ignored nets = 0
[08/31 23:45:08    194s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:45:08    194s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:45:08    194s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:45:08    194s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:45:08    194s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:45:08    194s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:45:08    194s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:45:08    194s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:45:08    194s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:45:08    194s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1594.8 MB
[08/31 23:45:08    194s] (I)       Ndr track 0 does not exist
[08/31 23:45:08    194s] (I)       Layer1  viaCost=200.00
[08/31 23:45:08    194s] (I)       Layer2  viaCost=200.00
[08/31 23:45:08    194s] (I)       Layer3  viaCost=100.00
[08/31 23:45:08    194s] (I)       Layer4  viaCost=100.00
[08/31 23:45:08    194s] (I)       Layer5  viaCost=100.00
[08/31 23:45:08    194s] (I)       Layer6  viaCost=100.00
[08/31 23:45:08    194s] (I)       Layer7  viaCost=100.00
[08/31 23:45:08    194s] (I)       Layer8  viaCost=100.00
[08/31 23:45:08    194s] (I)       Layer9  viaCost=100.00
[08/31 23:45:08    194s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:45:08    194s] (I)       routing area        :  (0, 0) - (470440, 465360)
[08/31 23:45:08    194s] (I)       core area           :  (10260, 10080) - (460180, 455280)
[08/31 23:45:08    194s] (I)       Site Width          :   380  (dbu)
[08/31 23:45:08    194s] (I)       Row Height          :  2800  (dbu)
[08/31 23:45:08    194s] (I)       GCell Width         :  2800  (dbu)
[08/31 23:45:08    194s] (I)       GCell Height        :  2800  (dbu)
[08/31 23:45:08    194s] (I)       grid                :   168   166    10
[08/31 23:45:08    194s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/31 23:45:08    194s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/31 23:45:08    194s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:45:08    194s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:45:08    194s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:45:08    194s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:45:08    194s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/31 23:45:08    194s] (I)       Total num of tracks :     0  1238  1662   840   830   840   276   279   144   139
[08/31 23:45:08    194s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:45:08    194s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:45:08    194s] (I)       --------------------------------------------------------
[08/31 23:45:08    194s] 
[08/31 23:45:08    194s] [NR-eGR] ============ Routing rule table ============
[08/31 23:45:08    194s] [NR-eGR] Rule id 0. Nets 9716 
[08/31 23:45:08    194s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:45:08    194s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:45:08    194s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:45:08    194s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:45:08    194s] [NR-eGR] ========================================
[08/31 23:45:08    194s] [NR-eGR] 
[08/31 23:45:08    194s] (I)       After initializing earlyGlobalRoute syMemory usage = 1594.8 MB
[08/31 23:45:08    194s] (I)       Loading and dumping file time : 0.19 seconds
[08/31 23:45:08    194s] (I)       ============= Initialization =============
[08/31 23:45:08    194s] (I)       totalPins=39320  totalGlobalPin=39040 (99.29%)
[08/31 23:45:08    194s] (I)       total 2D Cap : 1027459 = (484614 H, 542845 V)
[08/31 23:45:08    194s] [NR-eGR] Layer group 1: route 9716 net(s) in layer range [2, 10]
[08/31 23:45:08    194s] (I)       ============  Phase 1a Route ============
[08/31 23:45:09    195s] (I)       Phase 1a runs 0.05 seconds
[08/31 23:45:09    195s] (I)       Usage: 108659 = (52442 H, 56217 V) = (10.82% H, 10.36% V) = (7.342e+04um H, 7.870e+04um V)
[08/31 23:45:09    195s] (I)       
[08/31 23:45:09    195s] (I)       ============  Phase 1b Route ============
[08/31 23:45:09    195s] (I)       Usage: 108659 = (52442 H, 56217 V) = (10.82% H, 10.36% V) = (7.342e+04um H, 7.870e+04um V)
[08/31 23:45:09    195s] (I)       
[08/31 23:45:09    195s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.521226e+05um
[08/31 23:45:09    195s] (I)       ============  Phase 1c Route ============
[08/31 23:45:09    195s] (I)       Usage: 108659 = (52442 H, 56217 V) = (10.82% H, 10.36% V) = (7.342e+04um H, 7.870e+04um V)
[08/31 23:45:09    195s] (I)       
[08/31 23:45:09    195s] (I)       ============  Phase 1d Route ============
[08/31 23:45:09    195s] (I)       Usage: 108659 = (52442 H, 56217 V) = (10.82% H, 10.36% V) = (7.342e+04um H, 7.870e+04um V)
[08/31 23:45:09    195s] (I)       
[08/31 23:45:09    195s] (I)       ============  Phase 1e Route ============
[08/31 23:45:09    195s] (I)       Phase 1e runs 0.00 seconds
[08/31 23:45:09    195s] (I)       Usage: 108659 = (52442 H, 56217 V) = (10.82% H, 10.36% V) = (7.342e+04um H, 7.870e+04um V)
[08/31 23:45:09    195s] (I)       
[08/31 23:45:09    195s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.521226e+05um
[08/31 23:45:09    195s] [NR-eGR] 
[08/31 23:45:09    195s] (I)       ============  Phase 1l Route ============
[08/31 23:45:09    195s] (I)       Phase 1l runs 0.10 seconds
[08/31 23:45:09    195s] (I)       
[08/31 23:45:09    195s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[08/31 23:45:09    195s] [NR-eGR]                OverCon            
[08/31 23:45:09    195s] [NR-eGR]                 #Gcell     %Gcell
[08/31 23:45:09    195s] [NR-eGR] Layer              (1)    OverCon 
[08/31 23:45:09    195s] [NR-eGR] ------------------------------------
[08/31 23:45:09    195s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[08/31 23:45:09    195s] [NR-eGR] Layer2       2( 0.01%)   ( 0.01%) 
[08/31 23:45:09    195s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[08/31 23:45:09    195s] [NR-eGR] Layer4       2( 0.01%)   ( 0.01%) 
[08/31 23:45:09    195s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[08/31 23:45:09    195s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[08/31 23:45:09    195s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[08/31 23:45:09    195s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[08/31 23:45:09    195s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[08/31 23:45:09    195s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[08/31 23:45:09    195s] [NR-eGR] ------------------------------------
[08/31 23:45:09    195s] [NR-eGR] Total        4( 0.00%)   ( 0.00%) 
[08/31 23:45:09    195s] [NR-eGR] 
[08/31 23:45:09    195s] (I)       Total Global Routing Runtime: 0.24 seconds
[08/31 23:45:09    195s] (I)       total 2D Cap : 1028579 = (485043 H, 543536 V)
[08/31 23:45:09    195s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:45:09    195s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/31 23:45:09    195s] [NR-eGR] End Peak syMemory usage = 1594.8 MB
[08/31 23:45:09    195s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.44 seconds
[08/31 23:45:09    195s] [hotspot] +------------+---------------+---------------+
[08/31 23:45:09    195s] [hotspot] |            |   max hotspot | total hotspot |
[08/31 23:45:09    195s] [hotspot] +------------+---------------+---------------+
[08/31 23:45:09    195s] [hotspot] | normalized |          0.00 |          0.00 |
[08/31 23:45:09    195s] [hotspot] +------------+---------------+---------------+
[08/31 23:45:09    195s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/31 23:45:09    195s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/31 23:45:09    195s] #################################################################################
[08/31 23:45:09    195s] # Design Stage: PreRoute
[08/31 23:45:09    195s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:45:09    195s] # Design Mode: 90nm
[08/31 23:45:09    195s] # Analysis Mode: MMMC Non-OCV 
[08/31 23:45:09    195s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:45:09    195s] # Signoff Settings: SI Off 
[08/31 23:45:09    195s] #################################################################################
[08/31 23:45:09    196s] Topological Sorting (REAL = 0:00:00.0, MEM = 1592.8M, InitMEM = 1592.8M)
[08/31 23:45:09    196s] Calculate delays in Single mode...
[08/31 23:45:09    196s] Start delay calculation (fullDC) (6 T). (MEM=1592.84)
[08/31 23:45:10    196s] End AAE Lib Interpolated Model. (MEM=1609.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:45:12    203s] Total number of fetched objects 14167
[08/31 23:45:12    203s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/31 23:45:12    203s] End delay calculation. (MEM=1952.57 CPU=0:00:06.9 REAL=0:00:02.0)
[08/31 23:45:12    203s] End delay calculation (fullDC). (MEM=1952.57 CPU=0:00:07.2 REAL=0:00:03.0)
[08/31 23:45:12    203s] *** CDM Built up (cpu=0:00:08.6  real=0:00:03.0  mem= 1952.6M) ***
[08/31 23:45:12    204s] *** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:03.0 totSessionCpu=0:03:25 mem=1920.6M)
[08/31 23:45:12    204s] Reported timing to dir ./timingReports
[08/31 23:45:12    204s] **optDesign ... cpu = 0:01:43, real = 0:01:06, mem = 1153.6M, totSessionCpu=0:03:25 **
[08/31 23:45:13    205s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.617%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:44, real = 0:01:07, mem = 1155.7M, totSessionCpu=0:03:26 **
[08/31 23:45:13    206s] *** Finished optDesign ***
[08/31 23:45:13    206s] 
[08/31 23:45:13    206s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:27 real=  0:01:31)
[08/31 23:45:13    206s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:13.2 real=0:00:12.9)
[08/31 23:45:13    206s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:06.5 real=0:00:06.4)
[08/31 23:45:13    206s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:08.2 real=0:00:05.3)
[08/31 23:45:13    206s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:20.4 real=0:00:13.7)
[08/31 23:45:13    206s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:45:13    206s] Deleting Lib Analyzer.
[08/31 23:45:13    206s] Info: Destroy the CCOpt slew target map.
[08/31 23:45:14    206s] <CMD> optDesign -postCTS -hold
[08/31 23:45:14    206s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/31 23:45:14    206s] GigaOpt running with 6 threads.
[08/31 23:45:14    206s] Info: 6 threads available for lower-level modules during optimization.
[08/31 23:45:14    206s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:45:14    206s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:45:14    206s] #spOpts: mergeVia=F 
[08/31 23:45:14    206s] #spOpts: mergeVia=F 
[08/31 23:45:14    206s] 
[08/31 23:45:14    206s] Creating Lib Analyzer ...
[08/31 23:45:14    206s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:45:14    206s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:45:14    206s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:45:14    206s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:45:14    206s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:45:14    206s] 
[08/31 23:45:14    207s] Creating Lib Analyzer, finished. 
[08/31 23:45:14    207s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1073.6M, totSessionCpu=0:03:27 **
[08/31 23:45:14    207s] *** optDesign -postCTS ***
[08/31 23:45:14    207s] DRC Margin: user margin 0.0
[08/31 23:45:14    207s] Hold Target Slack: user slack 0
[08/31 23:45:14    207s] Setup Target Slack: user slack 0;
[08/31 23:45:14    207s] setUsefulSkewMode -ecoRoute false
[08/31 23:45:14    207s] Deleting Cell Server ...
[08/31 23:45:14    207s] Deleting Lib Analyzer.
[08/31 23:45:14    207s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:45:14    207s] Summary for sequential cells identification: 
[08/31 23:45:14    207s]   Identified SBFF number: 16
[08/31 23:45:14    207s]   Identified MBFF number: 0
[08/31 23:45:14    207s]   Identified SB Latch number: 0
[08/31 23:45:14    207s]   Identified MB Latch number: 0
[08/31 23:45:14    207s]   Not identified SBFF number: 0
[08/31 23:45:14    207s]   Not identified MBFF number: 0
[08/31 23:45:14    207s]   Not identified SB Latch number: 0
[08/31 23:45:14    207s]   Not identified MB Latch number: 0
[08/31 23:45:14    207s]   Number of sequential cells which are not FFs: 13
[08/31 23:45:14    207s] Creating Cell Server, finished. 
[08/31 23:45:14    207s] 
[08/31 23:45:14    207s] Deleting Cell Server ...
[08/31 23:45:15    207s] Start to check current routing status for nets...
[08/31 23:45:15    207s] All nets are already routed correctly.
[08/31 23:45:15    207s] End to check current routing status for nets (mem=1535.3M)
[08/31 23:45:15    207s] *info: All cells identified as Buffer and Delay cells:
[08/31 23:45:15    207s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[08/31 23:45:15    207s] *info: ------------------------------------------------------------------
[08/31 23:45:15    207s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[08/31 23:45:15    207s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[08/31 23:45:15    207s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[08/31 23:45:15    207s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[08/31 23:45:15    207s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[08/31 23:45:15    207s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[08/31 23:45:15    207s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[08/31 23:45:15    207s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[08/31 23:45:15    207s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[08/31 23:45:15    207s] PhyDesignGrid: maxLocalDensity 0.98
[08/31 23:45:15    207s] ### Creating PhyDesignMc. totSessionCpu=0:03:27 mem=1535.3M
[08/31 23:45:15    207s] #spOpts: mergeVia=F 
[08/31 23:45:15    207s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:45:15    207s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:45:15    207s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:27 mem=1535.3M
[08/31 23:45:15    207s] GigaOpt Hold Optimizer is used
[08/31 23:45:15    207s] End AAE Lib Interpolated Model. (MEM=1535.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:45:15    207s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:28 mem=1535.3M ***
[08/31 23:45:15    208s] ### Creating LA Mngr. totSessionCpu=0:03:28 mem=1535.3M
[08/31 23:45:16    208s] ### Creating LA Mngr, finished. totSessionCpu=0:03:29 mem=1535.3M
[08/31 23:45:16    208s] ### Creating LA Mngr. totSessionCpu=0:03:29 mem=1686.8M
[08/31 23:45:16    208s] ### Creating LA Mngr, finished. totSessionCpu=0:03:29 mem=1686.8M
[08/31 23:45:16    208s] 
[08/31 23:45:16    208s] Creating Lib Analyzer ...
[08/31 23:45:16    208s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:45:16    208s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:45:16    208s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:45:16    208s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:45:16    208s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:45:16    208s] 
[08/31 23:45:17    209s] Creating Lib Analyzer, finished. 
[08/31 23:45:17    209s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[08/31 23:45:17    209s] *info: Run optDesign holdfix with 6 threads.
[08/31 23:45:17    209s] Effort level <high> specified for reg2reg path_group
[08/31 23:45:18    211s] End AAE Lib Interpolated Model. (MEM=2158.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:45:18    211s] **INFO: Starting Blocking QThread with 6 CPU
[08/31 23:45:18    211s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[08/31 23:45:18    211s] Multi-CPU acceleration using 6 CPU(s).
[08/31 23:45:18    211s] Multithreaded Timing Analysis is initialized with 6 threads
[08/31 23:45:18    211s] 
[08/31 23:45:18    211s] #################################################################################
[08/31 23:45:18    211s] # Design Stage: PreRoute
[08/31 23:45:18    211s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:45:18    211s] # Design Mode: 90nm
[08/31 23:45:18    211s] # Analysis Mode: MMMC Non-OCV 
[08/31 23:45:18    211s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:45:18    211s] # Signoff Settings: SI Off 
[08/31 23:45:18    211s] #################################################################################
[08/31 23:45:18    211s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[08/31 23:45:18    211s] Calculate delays in Single mode...
[08/31 23:45:18    211s] Start delay calculation (fullDC) (6 T). (MEM=0)
[08/31 23:45:18    211s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:45:18    211s] Total number of fetched objects 14167
[08/31 23:45:18    211s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/31 23:45:18    211s] End delay calculation. (MEM=74.3008 CPU=0:00:06.2 REAL=0:00:02.0)
[08/31 23:45:18    211s] End delay calculation (fullDC). (MEM=74.3008 CPU=0:00:06.4 REAL=0:00:02.0)
[08/31 23:45:18    211s] *** CDM Built up (cpu=0:00:06.6  real=0:00:02.0  mem= 74.3M) ***
[08/31 23:45:18    211s] *** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:03.0 totSessionCpu=0:00:09.3 mem=42.3M)
[08/31 23:45:18    211s] 
[08/31 23:45:18    211s] Active hold views:
[08/31 23:45:18    211s]  default
[08/31 23:45:18    211s]   Dominating endpoints: 0
[08/31 23:45:18    211s]   Dominating TNS: -0.000
[08/31 23:45:18    211s] 
[08/31 23:45:18    211s] Done building cte hold timing graph (fixHold) cpu=0:00:09.3 real=0:00:03.0 totSessionCpu=0:00:09.3 mem=42.3M ***
[08/31 23:45:18    211s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:09.6 real=0:00:04.0 totSessionCpu=0:00:09.7 mem=63.3M ***
[08/31 23:45:22    220s]  
_______________________________________________________________________
[08/31 23:45:22    221s] Done building cte setup timing graph (fixHold) cpu=0:00:13.6 real=0:00:07.0 totSessionCpu=0:03:41 mem=2158.1M ***
[08/31 23:45:23    221s] *info: category slack lower bound [L 0.0] default
[08/31 23:45:23    221s] *info: category slack lower bound [H 0.0] reg2reg 
[08/31 23:45:23    221s] --------------------------------------------------- 
[08/31 23:45:23    221s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/31 23:45:23    221s] --------------------------------------------------- 
[08/31 23:45:23    221s]          WNS    reg2regWNS
[08/31 23:45:23    221s]  -922337203685477.625 ns   -922337203685477.625 ns
[08/31 23:45:23    221s] --------------------------------------------------- 
[08/31 23:45:23    221s] Restoring autoHoldViews:  default
[08/31 23:45:23    222s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.617%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[08/31 23:45:23    222s] Deleting Lib Analyzer.
[08/31 23:45:23    222s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:45:23    222s] Summary for sequential cells identification: 
[08/31 23:45:23    222s]   Identified SBFF number: 16
[08/31 23:45:23    222s]   Identified MBFF number: 0
[08/31 23:45:23    222s]   Identified SB Latch number: 0
[08/31 23:45:23    222s]   Identified MB Latch number: 0
[08/31 23:45:23    222s]   Not identified SBFF number: 0
[08/31 23:45:23    222s]   Not identified MBFF number: 0
[08/31 23:45:23    222s]   Not identified SB Latch number: 0
[08/31 23:45:23    222s]   Not identified MB Latch number: 0
[08/31 23:45:23    222s]   Number of sequential cells which are not FFs: 13
[08/31 23:45:23    222s] Creating Cell Server, finished. 
[08/31 23:45:23    222s] 
[08/31 23:45:23    222s] Deleting Cell Server ...
[08/31 23:45:23    222s] 
[08/31 23:45:23    222s] Creating Lib Analyzer ...
[08/31 23:45:23    222s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:45:23    222s] Summary for sequential cells identification: 
[08/31 23:45:23    222s]   Identified SBFF number: 16
[08/31 23:45:23    222s]   Identified MBFF number: 0
[08/31 23:45:23    222s]   Identified SB Latch number: 0
[08/31 23:45:23    222s]   Identified MB Latch number: 0
[08/31 23:45:23    222s]   Not identified SBFF number: 0
[08/31 23:45:23    222s]   Not identified MBFF number: 0
[08/31 23:45:23    222s]   Not identified SB Latch number: 0
[08/31 23:45:23    222s]   Not identified MB Latch number: 0
[08/31 23:45:23    222s]   Number of sequential cells which are not FFs: 13
[08/31 23:45:23    222s] Creating Cell Server, finished. 
[08/31 23:45:23    222s] 
[08/31 23:45:23    222s] 
[08/31 23:45:23    222s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:45:23    222s]   
[08/31 23:45:23    222s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:45:23    222s]   Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:45:23    222s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:45:23    222s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:45:23    222s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:45:23    222s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:45:23    222s] 
[08/31 23:45:24    222s] Creating Lib Analyzer, finished. 
[08/31 23:45:24    222s] 
[08/31 23:45:24    222s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[08/31 23:45:24    222s] *Info: worst delay setup view: default
[08/31 23:45:24    222s] Footprint list for hold buffering (delay unit: ps)
[08/31 23:45:24    222s] =================================================================
[08/31 23:45:24    222s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[08/31 23:45:24    222s] ------------------------------------------------------------------
[08/31 23:45:24    222s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[08/31 23:45:24    222s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[08/31 23:45:24    222s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[08/31 23:45:24    222s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[08/31 23:45:24    222s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[08/31 23:45:24    222s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[08/31 23:45:24    222s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[08/31 23:45:24    222s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[08/31 23:45:24    222s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[08/31 23:45:24    222s] =================================================================
[08/31 23:45:24    222s] **optDesign ... cpu = 0:00:16, real = 0:00:10, mem = 1165.2M, totSessionCpu=0:03:43 **
[08/31 23:45:24    222s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:45:24    222s] --------------------------------------------------- 
[08/31 23:45:24    222s]    Hold Timing Summary  - Initial 
[08/31 23:45:24    222s] --------------------------------------------------- 
[08/31 23:45:24    222s]  Target slack: 0.000 ns
[08/31 23:45:24    222s] View: default 
[08/31 23:45:24    222s] 	WNS: 200000.000 
[08/31 23:45:24    222s] 	TNS: 0.000 
[08/31 23:45:24    222s] 	VP: 0 
[08/31 23:45:24    222s] 	Worst hold path end point: datapath_i/execute_stage_dp/alu_reg_out/D_I_0/Q_reg/D 
[08/31 23:45:24    222s] --------------------------------------------------- 
[08/31 23:45:24    222s]    Setup Timing Summary  - Initial 
[08/31 23:45:24    222s] --------------------------------------------------- 
[08/31 23:45:24    222s]  Target slack: 0.000 ns
[08/31 23:45:24    222s] View: default 
[08/31 23:45:24    222s] 	WNS: 922337203685477.625 
[08/31 23:45:24    222s] 	TNS: 0.000 
[08/31 23:45:24    222s] 	VP: 0 
[08/31 23:45:24    222s] 	Worst setup path end point:[NULL] 
[08/31 23:45:24    222s] --------------------------------------------------- 
[08/31 23:45:24    222s] *** Hold timing is met. Hold fixing is not needed 
[08/31 23:45:24    222s] 
[08/31 23:45:24    222s] Active setup views:
[08/31 23:45:24    222s]  default
[08/31 23:45:24    222s]   Dominating endpoints: 0
[08/31 23:45:24    222s]   Dominating TNS: -0.000
[08/31 23:45:24    222s] 
[08/31 23:45:24    222s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:45:24    222s] [NR-eGR] Started earlyGlobalRoute kernel
[08/31 23:45:24    222s] [NR-eGR] Initial Peak syMemory usage = 1606.4 MB
[08/31 23:45:24    222s] (I)       Reading DB...
[08/31 23:45:24    223s] (I)       before initializing RouteDB syMemory usage = 1611.9 MB
[08/31 23:45:24    223s] (I)       congestionReportName   : 
[08/31 23:45:24    223s] (I)       layerRangeFor2DCongestion : 
[08/31 23:45:24    223s] (I)       buildTerm2TermWires    : 0
[08/31 23:45:24    223s] (I)       doTrackAssignment      : 1
[08/31 23:45:24    223s] (I)       dumpBookshelfFiles     : 0
[08/31 23:45:24    223s] (I)       numThreads             : 6
[08/31 23:45:24    223s] (I)       bufferingAwareRouting  : false
[08/31 23:45:24    223s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:45:24    223s] (I)       honorPin               : false
[08/31 23:45:24    223s] (I)       honorPinGuide          : true
[08/31 23:45:24    223s] (I)       honorPartition         : false
[08/31 23:45:24    223s] (I)       allowPartitionCrossover: false
[08/31 23:45:24    223s] (I)       honorSingleEntry       : true
[08/31 23:45:24    223s] (I)       honorSingleEntryStrong : true
[08/31 23:45:24    223s] (I)       handleViaSpacingRule   : false
[08/31 23:45:24    223s] (I)       handleEolSpacingRule   : false
[08/31 23:45:24    223s] (I)       PDConstraint           : none
[08/31 23:45:24    223s] (I)       expBetterNDRHandling   : false
[08/31 23:45:24    223s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:45:24    223s] (I)       routingEffortLevel     : 3
[08/31 23:45:24    223s] (I)       effortLevel            : standard
[08/31 23:45:24    223s] [NR-eGR] minRouteLayer          : 2
[08/31 23:45:24    223s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:45:24    223s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:45:24    223s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:45:24    223s] (I)       numRowsPerGCell        : 1
[08/31 23:45:24    223s] (I)       speedUpLargeDesign     : 0
[08/31 23:45:24    223s] (I)       multiThreadingTA       : 1
[08/31 23:45:24    223s] (I)       blkAwareLayerSwitching : 1
[08/31 23:45:24    223s] (I)       optimizationMode       : false
[08/31 23:45:24    223s] (I)       routeSecondPG          : false
[08/31 23:45:24    223s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:45:24    223s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:45:24    223s] (I)       punchThroughDistance   : 500.00
[08/31 23:45:24    223s] (I)       scenicBound            : 1.15
[08/31 23:45:24    223s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:45:24    223s] (I)       source-to-sink ratio   : 0.00
[08/31 23:45:24    223s] (I)       targetCongestionRatioH : 1.00
[08/31 23:45:24    223s] (I)       targetCongestionRatioV : 1.00
[08/31 23:45:24    223s] (I)       layerCongestionRatio   : 0.70
[08/31 23:45:24    223s] (I)       m1CongestionRatio      : 0.10
[08/31 23:45:24    223s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:45:24    223s] (I)       localRouteEffort       : 1.00
[08/31 23:45:24    223s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:45:24    223s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:45:24    223s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:45:24    223s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:45:24    223s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:45:24    223s] (I)       routeVias              : 
[08/31 23:45:24    223s] (I)       readTROption           : true
[08/31 23:45:24    223s] (I)       extraSpacingFactor     : 1.00
[08/31 23:45:24    223s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:45:24    223s] (I)       routeSelectedNetsOnly  : false
[08/31 23:45:24    223s] (I)       clkNetUseMaxDemand     : false
[08/31 23:45:24    223s] (I)       extraDemandForClocks   : 0
[08/31 23:45:24    223s] (I)       steinerRemoveLayers    : false
[08/31 23:45:24    223s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:45:24    223s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:45:24    223s] (I)       similarTopologyRoutingFast : false
[08/31 23:45:24    223s] (I)       spanningTreeRefinement : false
[08/31 23:45:24    223s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:45:24    223s] (I)       starting read tracks
[08/31 23:45:24    223s] (I)       build grid graph
[08/31 23:45:24    223s] (I)       build grid graph start
[08/31 23:45:24    223s] [NR-eGR] Layer1 has no routable track
[08/31 23:45:24    223s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:45:24    223s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:45:24    223s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:45:24    223s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:45:24    223s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:45:24    223s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:45:24    223s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:45:24    223s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:45:24    223s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:45:24    223s] (I)       build grid graph end
[08/31 23:45:24    223s] (I)       numViaLayers=10
[08/31 23:45:24    223s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:45:24    223s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:45:24    223s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:45:24    223s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:45:24    223s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:45:24    223s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:45:24    223s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:45:24    223s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:45:24    223s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:45:24    223s] (I)       end build via table
[08/31 23:45:24    223s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=5574 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:45:24    223s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:45:24    223s] (I)       readDataFromPlaceDB
[08/31 23:45:24    223s] (I)       Read net information..
[08/31 23:45:24    223s] [NR-eGR] Read numTotalNets=9716  numIgnoredNets=0
[08/31 23:45:24    223s] (I)       Read testcase time = 0.010 seconds
[08/31 23:45:24    223s] 
[08/31 23:45:24    223s] (I)       read default dcut vias
[08/31 23:45:24    223s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:45:24    223s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:45:24    223s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:45:24    223s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:45:24    223s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:45:24    223s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:45:24    223s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:45:24    223s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:45:24    223s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:45:24    223s] (I)       build grid graph start
[08/31 23:45:24    223s] (I)       build grid graph end
[08/31 23:45:24    223s] (I)       Model blockage into capacity
[08/31 23:45:24    223s] (I)       Read numBlocks=5574  numPreroutedWires=0  numCapScreens=0
[08/31 23:45:24    223s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:45:24    223s] (I)       blocked area on Layer2 : 833280000  (0.38%)
[08/31 23:45:24    223s] (I)       blocked area on Layer3 : 1010688000  (0.46%)
[08/31 23:45:24    223s] (I)       blocked area on Layer4 : 1405440000  (0.64%)
[08/31 23:45:24    223s] (I)       blocked area on Layer5 : 1631232000  (0.75%)
[08/31 23:45:24    223s] (I)       blocked area on Layer6 : 1764608000  (0.81%)
[08/31 23:45:24    223s] (I)       blocked area on Layer7 : 6553600000  (2.99%)
[08/31 23:45:24    223s] (I)       blocked area on Layer8 : 7168000000  (3.27%)
[08/31 23:45:24    223s] (I)       blocked area on Layer9 : 33161728000  (15.15%)
[08/31 23:45:24    223s] (I)       blocked area on Layer10 : 87985152000  (40.19%)
[08/31 23:45:24    223s] (I)       Modeling time = 0.010 seconds
[08/31 23:45:24    223s] 
[08/31 23:45:24    223s] (I)       Number of ignored nets = 0
[08/31 23:45:24    223s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:45:24    223s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:45:24    223s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:45:24    223s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:45:24    223s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:45:24    223s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:45:24    223s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:45:24    223s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:45:24    223s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:45:24    223s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1611.9 MB
[08/31 23:45:24    223s] (I)       Ndr track 0 does not exist
[08/31 23:45:24    223s] (I)       Layer1  viaCost=200.00
[08/31 23:45:24    223s] (I)       Layer2  viaCost=200.00
[08/31 23:45:24    223s] (I)       Layer3  viaCost=100.00
[08/31 23:45:24    223s] (I)       Layer4  viaCost=100.00
[08/31 23:45:24    223s] (I)       Layer5  viaCost=100.00
[08/31 23:45:24    223s] (I)       Layer6  viaCost=100.00
[08/31 23:45:24    223s] (I)       Layer7  viaCost=100.00
[08/31 23:45:24    223s] (I)       Layer8  viaCost=100.00
[08/31 23:45:24    223s] (I)       Layer9  viaCost=100.00
[08/31 23:45:24    223s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:45:24    223s] (I)       routing area        :  (0, 0) - (470440, 465360)
[08/31 23:45:24    223s] (I)       core area           :  (10260, 10080) - (460180, 455280)
[08/31 23:45:24    223s] (I)       Site Width          :   380  (dbu)
[08/31 23:45:24    223s] (I)       Row Height          :  2800  (dbu)
[08/31 23:45:24    223s] (I)       GCell Width         :  2800  (dbu)
[08/31 23:45:24    223s] (I)       GCell Height        :  2800  (dbu)
[08/31 23:45:24    223s] (I)       grid                :   168   166    10
[08/31 23:45:24    223s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/31 23:45:24    223s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/31 23:45:24    223s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:45:24    223s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:45:24    223s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:45:24    223s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:45:24    223s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/31 23:45:24    223s] (I)       Total num of tracks :     0  1238  1662   840   830   840   276   279   144   139
[08/31 23:45:24    223s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:45:24    223s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:45:24    223s] (I)       --------------------------------------------------------
[08/31 23:45:24    223s] 
[08/31 23:45:24    223s] [NR-eGR] ============ Routing rule table ============
[08/31 23:45:24    223s] [NR-eGR] Rule id 0. Nets 9716 
[08/31 23:45:24    223s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:45:24    223s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:45:24    223s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:45:24    223s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:45:24    223s] [NR-eGR] ========================================
[08/31 23:45:24    223s] [NR-eGR] 
[08/31 23:45:24    223s] (I)       After initializing earlyGlobalRoute syMemory usage = 1611.9 MB
[08/31 23:45:24    223s] (I)       Loading and dumping file time : 0.18 seconds
[08/31 23:45:24    223s] (I)       ============= Initialization =============
[08/31 23:45:24    223s] (I)       totalPins=39320  totalGlobalPin=39040 (99.29%)
[08/31 23:45:24    223s] (I)       total 2D Cap : 1027459 = (484614 H, 542845 V)
[08/31 23:45:24    223s] [NR-eGR] Layer group 1: route 9716 net(s) in layer range [2, 10]
[08/31 23:45:24    223s] (I)       ============  Phase 1a Route ============
[08/31 23:45:24    223s] (I)       Phase 1a runs 0.05 seconds
[08/31 23:45:24    223s] (I)       Usage: 108659 = (52442 H, 56217 V) = (10.82% H, 10.36% V) = (7.342e+04um H, 7.870e+04um V)
[08/31 23:45:24    223s] (I)       
[08/31 23:45:24    223s] (I)       ============  Phase 1b Route ============
[08/31 23:45:24    223s] (I)       Usage: 108659 = (52442 H, 56217 V) = (10.82% H, 10.36% V) = (7.342e+04um H, 7.870e+04um V)
[08/31 23:45:24    223s] (I)       
[08/31 23:45:24    223s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.521226e+05um
[08/31 23:45:24    223s] (I)       ============  Phase 1c Route ============
[08/31 23:45:24    223s] (I)       Usage: 108659 = (52442 H, 56217 V) = (10.82% H, 10.36% V) = (7.342e+04um H, 7.870e+04um V)
[08/31 23:45:24    223s] (I)       
[08/31 23:45:24    223s] (I)       ============  Phase 1d Route ============
[08/31 23:45:24    223s] (I)       Usage: 108659 = (52442 H, 56217 V) = (10.82% H, 10.36% V) = (7.342e+04um H, 7.870e+04um V)
[08/31 23:45:24    223s] (I)       
[08/31 23:45:24    223s] (I)       ============  Phase 1e Route ============
[08/31 23:45:24    223s] (I)       Phase 1e runs 0.00 seconds
[08/31 23:45:24    223s] (I)       Usage: 108659 = (52442 H, 56217 V) = (10.82% H, 10.36% V) = (7.342e+04um H, 7.870e+04um V)
[08/31 23:45:24    223s] (I)       
[08/31 23:45:24    223s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.521226e+05um
[08/31 23:45:24    223s] [NR-eGR] 
[08/31 23:45:24    223s] (I)       ============  Phase 1l Route ============
[08/31 23:45:24    223s] (I)       Phase 1l runs 0.10 seconds
[08/31 23:45:24    223s] (I)       
[08/31 23:45:24    223s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[08/31 23:45:24    223s] [NR-eGR]                OverCon            
[08/31 23:45:24    223s] [NR-eGR]                 #Gcell     %Gcell
[08/31 23:45:24    223s] [NR-eGR] Layer              (1)    OverCon 
[08/31 23:45:24    223s] [NR-eGR] ------------------------------------
[08/31 23:45:24    223s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[08/31 23:45:24    223s] [NR-eGR] Layer2       2( 0.01%)   ( 0.01%) 
[08/31 23:45:24    223s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[08/31 23:45:24    223s] [NR-eGR] Layer4       2( 0.01%)   ( 0.01%) 
[08/31 23:45:24    223s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[08/31 23:45:24    223s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[08/31 23:45:24    223s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[08/31 23:45:24    223s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[08/31 23:45:24    223s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[08/31 23:45:24    223s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[08/31 23:45:24    223s] [NR-eGR] ------------------------------------
[08/31 23:45:24    223s] [NR-eGR] Total        4( 0.00%)   ( 0.00%) 
[08/31 23:45:24    223s] [NR-eGR] 
[08/31 23:45:24    223s] (I)       Total Global Routing Runtime: 0.24 seconds
[08/31 23:45:24    223s] (I)       total 2D Cap : 1028579 = (485043 H, 543536 V)
[08/31 23:45:24    223s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:45:24    223s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/31 23:45:25    223s] [NR-eGR] End Peak syMemory usage = 1611.9 MB
[08/31 23:45:25    223s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.43 seconds
[08/31 23:45:25    223s] [hotspot] +------------+---------------+---------------+
[08/31 23:45:25    223s] [hotspot] |            |   max hotspot | total hotspot |
[08/31 23:45:25    223s] [hotspot] +------------+---------------+---------------+
[08/31 23:45:25    223s] [hotspot] | normalized |          0.00 |          0.00 |
[08/31 23:45:25    223s] [hotspot] +------------+---------------+---------------+
[08/31 23:45:25    223s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/31 23:45:25    223s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/31 23:45:25    223s] Reported timing to dir ./timingReports
[08/31 23:45:25    223s] **optDesign ... cpu = 0:00:16, real = 0:00:11, mem = 1154.0M, totSessionCpu=0:03:43 **
[08/31 23:45:25    223s] End AAE Lib Interpolated Model. (MEM=1606.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:45:25    223s] **INFO: Starting Blocking QThread with 6 CPU
[08/31 23:45:25    223s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[08/31 23:45:25    223s] Multi-CPU acceleration using 6 CPU(s).
[08/31 23:45:25    223s] Multithreaded Timing Analysis is initialized with 6 threads
[08/31 23:45:25    223s] 
[08/31 23:45:25    223s] #################################################################################
[08/31 23:45:25    223s] # Design Stage: PreRoute
[08/31 23:45:25    223s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:45:25    223s] # Design Mode: 90nm
[08/31 23:45:25    223s] # Analysis Mode: MMMC Non-OCV 
[08/31 23:45:25    223s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:45:25    223s] # Signoff Settings: SI Off 
[08/31 23:45:25    223s] #################################################################################
[08/31 23:45:25    223s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[08/31 23:45:25    223s] Calculate delays in Single mode...
[08/31 23:45:25    223s] Start delay calculation (fullDC) (6 T). (MEM=0)
[08/31 23:45:25    223s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:45:25    223s] Total number of fetched objects 14167
[08/31 23:45:25    223s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[08/31 23:45:25    223s] End delay calculation. (MEM=139.77 CPU=0:00:06.1 REAL=0:00:03.0)
[08/31 23:45:25    223s] End delay calculation (fullDC). (MEM=139.77 CPU=0:00:06.2 REAL=0:00:03.0)
[08/31 23:45:25    223s] *** CDM Built up (cpu=0:00:06.4  real=0:00:03.0  mem= 139.8M) ***
[08/31 23:45:25    223s] *** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:03.0 totSessionCpu=0:00:18.0 mem=107.8M)
[08/31 23:45:29    231s]  
_______________________________________________________________________
[08/31 23:45:30    232s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.617%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:09.1, REAL=0:00:05.0, MEM=1608.4M
[08/31 23:45:30    232s] **optDesign ... cpu = 0:00:25, real = 0:00:16, mem = 1154.3M, totSessionCpu=0:03:52 **
[08/31 23:45:30    232s] *** Finished optDesign ***
[08/31 23:45:30    232s] 
[08/31 23:45:30    232s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:26.0 real=0:00:16.5)
[08/31 23:45:30    232s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:45:30    232s] Deleting Lib Analyzer.
[08/31 23:45:30    232s] Info: Destroy the CCOpt slew target map.
[08/31 23:45:31    232s] <CMD> getFillerMode -quiet
[08/31 23:45:31    232s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X32 FILLCELL_X4 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[08/31 23:45:31    232s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:45:31    232s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:45:31    232s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[08/31 23:45:32    233s] *INFO: Adding fillers to top-module.
[08/31 23:45:32    233s] *INFO:   Added 264 filler insts (cell FILLCELL_X32 / prefix FILLER).
[08/31 23:45:32    233s] *INFO:   Added 761 filler insts (cell FILLCELL_X16 / prefix FILLER).
[08/31 23:45:32    233s] *INFO:   Added 3296 filler insts (cell FILLCELL_X8 / prefix FILLER).
[08/31 23:45:32    233s] *INFO:   Added 4876 filler insts (cell FILLCELL_X4 / prefix FILLER).
[08/31 23:45:32    233s] *INFO:   Added 15175 filler insts (cell FILLCELL_X1 / prefix FILLER).
[08/31 23:45:32    233s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[08/31 23:45:32    233s] *INFO: Total 24372 filler insts added - prefix FILLER (CPU: 0:00:01.3).
[08/31 23:45:32    233s] For 24372 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[08/31 23:45:32    233s] <CMD> setDrawView fplan
[08/31 23:45:32    233s] <CMD> fit
[08/31 23:45:32    233s] <CMD> dumpToGIF ./images_nopt/DLX_IR_SIZE32_PC_SIZE32_nopt_fplan_prerouting
[08/31 23:45:32    234s] <CMD> setDrawView ameba
[08/31 23:45:32    234s] <CMD> fit
[08/31 23:45:32    234s] <CMD> dumpToGIF ./images_nopt/DLX_IR_SIZE32_PC_SIZE32_nopt_ameba_prerouting
[08/31 23:45:32    234s] <CMD> setDrawView place
[08/31 23:45:32    234s] <CMD> fit
[08/31 23:45:32    234s] <CMD> dumpToGIF ./images_nopt/DLX_IR_SIZE32_PC_SIZE32_nopt_place_prerouting
[08/31 23:45:33    234s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[08/31 23:45:33    234s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[08/31 23:45:33    234s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[08/31 23:45:33    234s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/31 23:45:33    234s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[08/31 23:45:33    234s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[08/31 23:45:33    234s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[08/31 23:45:33    234s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[08/31 23:45:33    234s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[08/31 23:45:33    234s] <CMD> routeDesign -globalDetail
[08/31 23:45:33    234s] #% Begin routeDesign (date=08/31 23:45:33, mem=1188.7M)
[08/31 23:45:33    234s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1188.71 (MB), peak = 1499.70 (MB)
[08/31 23:45:33    234s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[08/31 23:45:33    234s] #**INFO: setDesignMode -flowEffort standard
[08/31 23:45:33    234s] #**INFO: mulit-cut via swapping is disabled by user.
[08/31 23:45:33    234s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[08/31 23:45:33    234s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[08/31 23:45:33    234s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[08/31 23:45:33    234s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:45:33    234s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:45:33    234s] Begin checking placement ... (start mem=1606.4M, init mem=1606.4M)
[08/31 23:45:33    234s] *info: Placed = 34929         
[08/31 23:45:33    234s] *info: Unplaced = 0           
[08/31 23:45:33    234s] Placement Density:100.00%(50076/50076)
[08/31 23:45:33    234s] Placement Density (including fixed std cells):100.00%(50076/50076)
[08/31 23:45:33    234s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1606.4M)
[08/31 23:45:33    234s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[08/31 23:45:33    234s] #**INFO: honoring user setting for routeWithSiDriven set to false
[08/31 23:45:33    234s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[08/31 23:45:33    234s] 
[08/31 23:45:33    234s] changeUseClockNetStatus Option :  -noFixedNetWires 
[08/31 23:45:33    234s] *** Changed status on (0) nets in Clock.
[08/31 23:45:33    234s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1606.4M) ***
[08/31 23:45:34    234s] % Begin globalDetailRoute (date=08/31 23:45:33, mem=1189.1M)
[08/31 23:45:34    234s] 
[08/31 23:45:34    234s] globalDetailRoute
[08/31 23:45:34    234s] 
[08/31 23:45:34    234s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[08/31 23:45:34    234s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[08/31 23:45:34    234s] #setNanoRouteMode -routeWithSiDriven false
[08/31 23:45:34    234s] #setNanoRouteMode -routeWithTimingDriven false
[08/31 23:45:34    234s] #Start globalDetailRoute on Mon Aug 31 23:45:34 2020
[08/31 23:45:34    234s] #
[08/31 23:45:34    235s] ### Net info: total nets: 12865
[08/31 23:45:34    235s] ### Net info: dirty nets: 7
[08/31 23:45:34    235s] ### Net info: marked as disconnected nets: 0
[08/31 23:45:34    235s] ### Net info: fully routed nets: 0
[08/31 23:45:34    235s] ### Net info: trivial (single pin) nets: 0
[08/31 23:45:34    235s] ### Net info: unrouted nets: 12865
[08/31 23:45:34    235s] ### Net info: re-extraction nets: 0
[08/31 23:45:34    235s] ### Net info: ignored nets: 0
[08/31 23:45:34    235s] ### Net info: skip routing nets: 0
[08/31 23:45:34    235s] ### import route signature (0) = 1888205058
[08/31 23:45:34    235s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[08/31 23:45:34    235s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[08/31 23:45:34    235s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[08/31 23:45:34    235s] #RTESIG:78da8dcecd0e8230100460cf3ec5a670a889e02eb4945e4dbcaa31ea9560527e1202495b
[08/31 23:45:34    235s] #       de5f8c5714f63a5f6627089fa71b30523151e430c782e07c23852aa12821290fa48a297a
[08/31 23:45:34    235s] #       1cd936082fd77b4a0808bcedbda98dddc3e88c0567bc6ffb7af7255996425576ce007f0d
[08/31 23:45:34    235s] #       43376bb4144018137e0e78d50da59f8584942cb611a102d6b475c3803b6fa764dea55a80
[08/31 23:45:34    235s] #       b7e3df2e91ebe58742d31ab462ba4c24b09fb3376fe95c7b05
[08/31 23:45:34    235s] #
[08/31 23:45:34    235s] #RTESIG:78da8dcecd0e8230100460cf3ec5a670a889e02eb4945e4dbcaa31ea9560527e1202495b
[08/31 23:45:34    235s] #       de5f8c5714f63a5f6627089fa71b30523151e430c782e07c23852aa12821290fa48a297a
[08/31 23:45:34    235s] #       1cd936082fd77b4a0808bcedbda98dddc3e88c0567bc6ffb7af7255996425576ce007f0d
[08/31 23:45:34    235s] #       43376bb4144018137e0e78d50da59f8584942cb611a102d6b475c3803b6fa764dea55a80
[08/31 23:45:34    235s] #       b7e3df2e91ebe58742d31ab462ba4c24b09fb3376fe95c7b05
[08/31 23:45:34    235s] #
[08/31 23:45:34    235s] #Using multithreading with 6 threads.
[08/31 23:45:34    235s] #Start routing data preparation on Mon Aug 31 23:45:34 2020
[08/31 23:45:34    235s] #
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[08/31 23:45:34    235s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[08/31 23:45:34    235s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[08/31 23:45:34    235s] #Minimum voltage of a net in the design = 0.000.
[08/31 23:45:34    235s] #Maximum voltage of a net in the design = 1.100.
[08/31 23:45:34    235s] #Voltage range [0.000 - 0.000] has 1940 nets.
[08/31 23:45:34    235s] #Voltage range [1.100 - 1.100] has 7 nets.
[08/31 23:45:34    235s] #Voltage range [0.000 - 1.100] has 10918 nets.
[08/31 23:45:35    236s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[08/31 23:45:35    236s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[08/31 23:45:35    236s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[08/31 23:45:35    236s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:45:35    236s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:45:35    236s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:45:35    236s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[08/31 23:45:35    236s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[08/31 23:45:35    236s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[08/31 23:45:35    236s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[08/31 23:45:35    236s] #Regenerating Ggrids automatically.
[08/31 23:45:35    236s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[08/31 23:45:35    236s] #Using automatically generated G-grids.
[08/31 23:45:35    236s] #Done routing data preparation.
[08/31 23:45:35    236s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1121.09 (MB), peak = 1499.70 (MB)
[08/31 23:45:35    236s] #Merging special wires using 6 threads...
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #Finished routing data preparation on Mon Aug 31 23:45:35 2020
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #Cpu time = 00:00:02
[08/31 23:45:35    237s] #Elapsed time = 00:00:01
[08/31 23:45:35    237s] #Increased memory = 10.66 (MB)
[08/31 23:45:35    237s] #Total memory = 1121.23 (MB)
[08/31 23:45:35    237s] #Peak memory = 1499.70 (MB)
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #Start global routing on Mon Aug 31 23:45:35 2020
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #Number of eco nets is 0
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #Start global routing data preparation on Mon Aug 31 23:45:35 2020
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #Start routing resource analysis on Mon Aug 31 23:45:35 2020
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #Routing resource analysis is done on Mon Aug 31 23:45:35 2020
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #  Resource Analysis:
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #               Routing  #Avail      #Track     #Total     %Gcell
[08/31 23:45:35    237s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[08/31 23:45:35    237s] #  --------------------------------------------------------------
[08/31 23:45:35    237s] #  metal1         H        1662           0       12432    63.12%
[08/31 23:45:35    237s] #  metal2         V        1238           0       12432     0.00%
[08/31 23:45:35    237s] #  metal3         H        1662           0       12432     0.00%
[08/31 23:45:35    237s] #  metal4         V         840           0       12432     0.00%
[08/31 23:45:35    237s] #  metal5         H         830           0       12432     0.00%
[08/31 23:45:35    237s] #  metal6         V         840           0       12432     0.00%
[08/31 23:45:35    237s] #  metal7         H         276           0       12432     0.00%
[08/31 23:45:35    237s] #  metal8         V         279           0       12432     1.71%
[08/31 23:45:35    237s] #  metal9         H         107           4       12432     7.03%
[08/31 23:45:35    237s] #  metal10        V          84          28       12432    25.72%
[08/31 23:45:35    237s] #  --------------------------------------------------------------
[08/31 23:45:35    237s] #  Total                   7818       2.86%      124320     9.76%
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #Global routing data preparation is done on Mon Aug 31 23:45:35 2020
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1123.34 (MB), peak = 1499.70 (MB)
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1123.61 (MB), peak = 1499.70 (MB)
[08/31 23:45:35    237s] #
[08/31 23:45:35    237s] #start global routing iteration 1...
[08/31 23:45:43    244s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1177.85 (MB), peak = 1499.70 (MB)
[08/31 23:45:43    244s] #
[08/31 23:45:43    244s] #start global routing iteration 2...
[08/31 23:45:43    245s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1177.92 (MB), peak = 1499.70 (MB)
[08/31 23:45:43    245s] #
[08/31 23:45:44    245s] #
[08/31 23:45:44    245s] #Total number of trivial nets (e.g. < 2 pins) = 3140 (skipped).
[08/31 23:45:44    245s] #Total number of routable nets = 9725.
[08/31 23:45:44    245s] #Total number of nets in the design = 12865.
[08/31 23:45:44    245s] #
[08/31 23:45:44    245s] #9725 routable nets have only global wires.
[08/31 23:45:44    245s] #
[08/31 23:45:44    245s] #Routed nets constraints summary:
[08/31 23:45:44    245s] #-----------------------------
[08/31 23:45:44    245s] #        Rules   Unconstrained  
[08/31 23:45:44    245s] #-----------------------------
[08/31 23:45:44    245s] #      Default            9725  
[08/31 23:45:44    245s] #-----------------------------
[08/31 23:45:44    245s] #        Total            9725  
[08/31 23:45:44    245s] #-----------------------------
[08/31 23:45:44    245s] #
[08/31 23:45:44    245s] #Routing constraints summary of the whole design:
[08/31 23:45:44    245s] #-----------------------------
[08/31 23:45:44    245s] #        Rules   Unconstrained  
[08/31 23:45:44    245s] #-----------------------------
[08/31 23:45:44    245s] #      Default            9725  
[08/31 23:45:44    245s] #-----------------------------
[08/31 23:45:44    245s] #        Total            9725  
[08/31 23:45:44    245s] #-----------------------------
[08/31 23:45:44    245s] #
[08/31 23:45:44    245s] #
[08/31 23:45:44    245s] #  Congestion Analysis: (blocked Gcells are excluded)
[08/31 23:45:44    245s] #
[08/31 23:45:44    245s] #                 OverCon          
[08/31 23:45:44    245s] #                  #Gcell    %Gcell
[08/31 23:45:44    245s] #     Layer           (1)   OverCon
[08/31 23:45:44    245s] #  --------------------------------
[08/31 23:45:44    245s] #  metal1        0(0.00%)   (0.00%)
[08/31 23:45:44    245s] #  metal2        8(0.06%)   (0.06%)
[08/31 23:45:44    245s] #  metal3        0(0.00%)   (0.00%)
[08/31 23:45:44    245s] #  metal4        0(0.00%)   (0.00%)
[08/31 23:45:44    245s] #  metal5        0(0.00%)   (0.00%)
[08/31 23:45:44    245s] #  metal6        0(0.00%)   (0.00%)
[08/31 23:45:44    245s] #  metal7        0(0.00%)   (0.00%)
[08/31 23:45:44    245s] #  metal8        0(0.00%)   (0.00%)
[08/31 23:45:44    245s] #  metal9        0(0.00%)   (0.00%)
[08/31 23:45:44    245s] #  metal10       0(0.00%)   (0.00%)
[08/31 23:45:44    245s] #  --------------------------------
[08/31 23:45:44    245s] #     Total      8(0.01%)   (0.01%)
[08/31 23:45:44    245s] #
[08/31 23:45:44    245s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[08/31 23:45:44    245s] #  Overflow after GR: 0.00% H + 0.01% V
[08/31 23:45:44    245s] #
[08/31 23:45:44    245s] [hotspot] +------------+---------------+---------------+
[08/31 23:45:44    245s] [hotspot] |            |   max hotspot | total hotspot |
[08/31 23:45:44    245s] [hotspot] +------------+---------------+---------------+
[08/31 23:45:44    245s] [hotspot] | normalized |          0.00 |          0.00 |
[08/31 23:45:44    245s] [hotspot] +------------+---------------+---------------+
[08/31 23:45:44    245s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/31 23:45:44    245s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/31 23:45:44    245s] #Complete Global Routing.
[08/31 23:45:44    245s] #Total wire length = 149651 um.
[08/31 23:45:44    245s] #Total half perimeter of net bounding box = 126831 um.
[08/31 23:45:44    245s] #Total wire length on LAYER metal1 = 542 um.
[08/31 23:45:44    245s] #Total wire length on LAYER metal2 = 55922 um.
[08/31 23:45:44    245s] #Total wire length on LAYER metal3 = 69317 um.
[08/31 23:45:44    245s] #Total wire length on LAYER metal4 = 22212 um.
[08/31 23:45:44    245s] #Total wire length on LAYER metal5 = 1447 um.
[08/31 23:45:44    245s] #Total wire length on LAYER metal6 = 212 um.
[08/31 23:45:44    245s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:45:44    245s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:45:44    245s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:45:44    245s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:45:44    245s] #Total number of vias = 65809
[08/31 23:45:44    245s] #Up-Via Summary (total 65809):
[08/31 23:45:44    245s] #           
[08/31 23:45:44    245s] #-----------------------
[08/31 23:45:44    245s] # metal1          38264
[08/31 23:45:44    245s] # metal2          24897
[08/31 23:45:44    245s] # metal3           2508
[08/31 23:45:44    245s] # metal4            126
[08/31 23:45:44    245s] # metal5             14
[08/31 23:45:44    245s] #-----------------------
[08/31 23:45:44    245s] #                 65809 
[08/31 23:45:44    245s] #
[08/31 23:45:44    245s] #Max overcon = 1 tracks.
[08/31 23:45:44    245s] #Total overcon = 0.01%.
[08/31 23:45:44    245s] #Worst layer Gcell overcon rate = 0.00%.
[08/31 23:45:44    245s] #
[08/31 23:45:44    245s] #Global routing statistics:
[08/31 23:45:44    245s] #Cpu time = 00:00:09
[08/31 23:45:44    245s] #Elapsed time = 00:00:09
[08/31 23:45:44    245s] #Increased memory = 59.67 (MB)
[08/31 23:45:44    245s] #Total memory = 1180.94 (MB)
[08/31 23:45:44    245s] #Peak memory = 1499.70 (MB)
[08/31 23:45:44    245s] #
[08/31 23:45:44    245s] #Finished global routing on Mon Aug 31 23:45:44 2020
[08/31 23:45:44    245s] #
[08/31 23:45:44    245s] #
[08/31 23:45:44    245s] ### route signature (4) = 1934942611
[08/31 23:45:44    245s] ### violation signature (2) = 1905142130
[08/31 23:45:44    245s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1148.43 (MB), peak = 1499.70 (MB)
[08/31 23:45:44    245s] #Start Track Assignment.
[08/31 23:45:46    248s] #Done with 18665 horizontal wires in 1 hboxes and 21055 vertical wires in 1 hboxes.
[08/31 23:45:49    251s] #Done with 4139 horizontal wires in 1 hboxes and 5132 vertical wires in 1 hboxes.
[08/31 23:45:50    251s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[08/31 23:45:50    251s] #
[08/31 23:45:50    251s] #Track assignment summary:
[08/31 23:45:50    251s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[08/31 23:45:50    251s] #------------------------------------------------------------------------
[08/31 23:45:50    251s] # metal1       532.76 	  2.34%  	  0.00% 	  2.33%
[08/31 23:45:50    251s] # metal2     55402.79 	  0.08%  	  0.00% 	  0.00%
[08/31 23:45:50    251s] # metal3     68552.83 	  0.04%  	  0.00% 	  0.00%
[08/31 23:45:50    251s] # metal4     22396.08 	  0.01%  	  0.00% 	  0.00%
[08/31 23:45:50    251s] # metal5      1448.12 	  0.00%  	  0.00% 	  0.00%
[08/31 23:45:50    251s] # metal6       212.80 	  0.00%  	  0.00% 	  0.00%
[08/31 23:45:50    251s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[08/31 23:45:50    251s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[08/31 23:45:50    251s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[08/31 23:45:50    251s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[08/31 23:45:50    251s] #------------------------------------------------------------------------
[08/31 23:45:50    251s] # All      148545.38  	  0.06% 	  0.00% 	  0.00%
[08/31 23:45:50    251s] #Complete Track Assignment.
[08/31 23:45:50    251s] #Total wire length = 158455 um.
[08/31 23:45:50    251s] #Total half perimeter of net bounding box = 126831 um.
[08/31 23:45:50    251s] #Total wire length on LAYER metal1 = 7045 um.
[08/31 23:45:50    251s] #Total wire length on LAYER metal2 = 55606 um.
[08/31 23:45:50    251s] #Total wire length on LAYER metal3 = 71695 um.
[08/31 23:45:50    251s] #Total wire length on LAYER metal4 = 22444 um.
[08/31 23:45:50    251s] #Total wire length on LAYER metal5 = 1452 um.
[08/31 23:45:50    251s] #Total wire length on LAYER metal6 = 213 um.
[08/31 23:45:50    251s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:45:50    251s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:45:50    251s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:45:50    251s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:45:50    251s] #Total number of vias = 65809
[08/31 23:45:50    251s] #Up-Via Summary (total 65809):
[08/31 23:45:50    251s] #           
[08/31 23:45:50    251s] #-----------------------
[08/31 23:45:50    251s] # metal1          38264
[08/31 23:45:50    251s] # metal2          24897
[08/31 23:45:50    251s] # metal3           2508
[08/31 23:45:50    251s] # metal4            126
[08/31 23:45:50    251s] # metal5             14
[08/31 23:45:50    251s] #-----------------------
[08/31 23:45:50    251s] #                 65809 
[08/31 23:45:50    251s] #
[08/31 23:45:50    251s] ### route signature (8) =  994979711
[08/31 23:45:50    251s] ### violation signature (6) = 1905142130
[08/31 23:45:50    251s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1166.49 (MB), peak = 1499.70 (MB)
[08/31 23:45:50    251s] #
[08/31 23:45:50    252s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[08/31 23:45:50    252s] #Cpu time = 00:00:17
[08/31 23:45:50    252s] #Elapsed time = 00:00:16
[08/31 23:45:50    252s] #Increased memory = 56.05 (MB)
[08/31 23:45:50    252s] #Total memory = 1166.50 (MB)
[08/31 23:45:50    252s] #Peak memory = 1499.70 (MB)
[08/31 23:45:50    252s] #Using multithreading with 6 threads.
[08/31 23:45:50    252s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[08/31 23:45:50    252s] #
[08/31 23:45:50    252s] #Start Detail Routing..
[08/31 23:45:50    252s] #start initial detail routing ...
[08/31 23:46:11    341s] #   number of violations = 2
[08/31 23:46:11    341s] #
[08/31 23:46:11    341s] #    By Layer and Type :
[08/31 23:46:11    341s] #	          Short   Totals
[08/31 23:46:11    341s] #	metal1        1        1
[08/31 23:46:11    341s] #	metal2        1        1
[08/31 23:46:11    341s] #	Totals        2        2
[08/31 23:46:11    341s] #cpu time = 00:01:29, elapsed time = 00:00:21, memory = 1355.55 (MB), peak = 1499.70 (MB)
[08/31 23:46:11    341s] #start 1st optimization iteration ...
[08/31 23:46:11    341s] #   number of violations = 0
[08/31 23:46:11    341s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1356.62 (MB), peak = 1499.70 (MB)
[08/31 23:46:12    341s] #Complete Detail Routing.
[08/31 23:46:12    341s] #Total wire length = 158192 um.
[08/31 23:46:12    341s] #Total half perimeter of net bounding box = 126831 um.
[08/31 23:46:12    341s] #Total wire length on LAYER metal1 = 8046 um.
[08/31 23:46:12    341s] #Total wire length on LAYER metal2 = 62601 um.
[08/31 23:46:12    341s] #Total wire length on LAYER metal3 = 64024 um.
[08/31 23:46:12    341s] #Total wire length on LAYER metal4 = 21852 um.
[08/31 23:46:12    341s] #Total wire length on LAYER metal5 = 1440 um.
[08/31 23:46:12    341s] #Total wire length on LAYER metal6 = 227 um.
[08/31 23:46:12    341s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:46:12    341s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:46:12    341s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:46:12    341s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:46:12    341s] #Total number of vias = 69479
[08/31 23:46:12    341s] #Up-Via Summary (total 69479):
[08/31 23:46:12    341s] #           
[08/31 23:46:12    341s] #-----------------------
[08/31 23:46:12    341s] # metal1          40348
[08/31 23:46:12    341s] # metal2          26314
[08/31 23:46:12    341s] # metal3           2685
[08/31 23:46:12    341s] # metal4            118
[08/31 23:46:12    341s] # metal5             14
[08/31 23:46:12    341s] #-----------------------
[08/31 23:46:12    341s] #                 69479 
[08/31 23:46:12    341s] #
[08/31 23:46:12    341s] #Total number of DRC violations = 0
[08/31 23:46:12    341s] ### route signature (15) = 1600553896
[08/31 23:46:12    341s] ### violation signature (13) = 1905142130
[08/31 23:46:12    341s] #Cpu time = 00:01:30
[08/31 23:46:12    341s] #Elapsed time = 00:00:22
[08/31 23:46:12    341s] #Increased memory = -17.02 (MB)
[08/31 23:46:12    341s] #Total memory = 1149.49 (MB)
[08/31 23:46:12    341s] #Peak memory = 1499.70 (MB)
[08/31 23:46:12    342s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[08/31 23:46:12    342s] #
[08/31 23:46:12    342s] #Start Post Route wire spreading..
[08/31 23:46:12    342s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[08/31 23:46:12    342s] #
[08/31 23:46:12    342s] #Start DRC checking..
[08/31 23:46:16    354s] #   number of violations = 0
[08/31 23:46:16    354s] #cpu time = 00:00:12, elapsed time = 00:00:04, memory = 1284.20 (MB), peak = 1499.70 (MB)
[08/31 23:46:16    354s] #CELL_VIEW DLX_IR_SIZE32_PC_SIZE32,init has no DRC violation.
[08/31 23:46:16    354s] #Total number of DRC violations = 0
[08/31 23:46:16    354s] ### route signature (21) = 1600553896
[08/31 23:46:16    354s] ### violation signature (19) = 1905142130
[08/31 23:46:16    354s] #
[08/31 23:46:16    354s] #Start data preparation for wire spreading...
[08/31 23:46:16    354s] #
[08/31 23:46:16    354s] #Data preparation is done on Mon Aug 31 23:46:16 2020
[08/31 23:46:16    354s] #
[08/31 23:46:16    354s] #
[08/31 23:46:16    354s] #Start Post Route Wire Spread.
[08/31 23:46:18    356s] #Done with 7032 horizontal wires in 2 hboxes and 5411 vertical wires in 2 hboxes.
[08/31 23:46:18    356s] #Complete Post Route Wire Spread.
[08/31 23:46:18    356s] #
[08/31 23:46:18    357s] #Total wire length = 161940 um.
[08/31 23:46:18    357s] #Total half perimeter of net bounding box = 126831 um.
[08/31 23:46:18    357s] #Total wire length on LAYER metal1 = 8056 um.
[08/31 23:46:18    357s] #Total wire length on LAYER metal2 = 63994 um.
[08/31 23:46:18    357s] #Total wire length on LAYER metal3 = 65957 um.
[08/31 23:46:18    357s] #Total wire length on LAYER metal4 = 22261 um.
[08/31 23:46:18    357s] #Total wire length on LAYER metal5 = 1444 um.
[08/31 23:46:18    357s] #Total wire length on LAYER metal6 = 227 um.
[08/31 23:46:18    357s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:46:18    357s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:46:18    357s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:46:18    357s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:46:18    357s] #Total number of vias = 69479
[08/31 23:46:18    357s] #Up-Via Summary (total 69479):
[08/31 23:46:18    357s] #           
[08/31 23:46:18    357s] #-----------------------
[08/31 23:46:18    357s] # metal1          40348
[08/31 23:46:18    357s] # metal2          26314
[08/31 23:46:18    357s] # metal3           2685
[08/31 23:46:18    357s] # metal4            118
[08/31 23:46:18    357s] # metal5             14
[08/31 23:46:18    357s] #-----------------------
[08/31 23:46:18    357s] #                 69479 
[08/31 23:46:18    357s] #
[08/31 23:46:18    357s] ### route signature (24) = 1138661626
[08/31 23:46:18    357s] ### violation signature (22) = 1905142130
[08/31 23:46:18    357s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[08/31 23:46:18    357s] #
[08/31 23:46:18    357s] #Start DRC checking..
[08/31 23:46:22    369s] #   number of violations = 0
[08/31 23:46:22    369s] #cpu time = 00:00:12, elapsed time = 00:00:03, memory = 1284.58 (MB), peak = 1499.70 (MB)
[08/31 23:46:22    369s] #CELL_VIEW DLX_IR_SIZE32_PC_SIZE32,init has no DRC violation.
[08/31 23:46:22    369s] #Total number of DRC violations = 0
[08/31 23:46:22    369s] ### route signature (29) = 1481805892
[08/31 23:46:22    369s] ### violation signature (27) = 1905142130
[08/31 23:46:22    369s] #   number of violations = 0
[08/31 23:46:22    369s] #cpu time = 00:00:15, elapsed time = 00:00:06, memory = 1149.30 (MB), peak = 1499.70 (MB)
[08/31 23:46:22    369s] #CELL_VIEW DLX_IR_SIZE32_PC_SIZE32,init has no DRC violation.
[08/31 23:46:22    369s] #Total number of DRC violations = 0
[08/31 23:46:22    369s] #Post Route wire spread is done.
[08/31 23:46:22    369s] #Total wire length = 161940 um.
[08/31 23:46:22    369s] #Total half perimeter of net bounding box = 126831 um.
[08/31 23:46:22    369s] #Total wire length on LAYER metal1 = 8056 um.
[08/31 23:46:22    369s] #Total wire length on LAYER metal2 = 63994 um.
[08/31 23:46:22    369s] #Total wire length on LAYER metal3 = 65957 um.
[08/31 23:46:22    369s] #Total wire length on LAYER metal4 = 22261 um.
[08/31 23:46:22    369s] #Total wire length on LAYER metal5 = 1444 um.
[08/31 23:46:22    369s] #Total wire length on LAYER metal6 = 227 um.
[08/31 23:46:22    369s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:46:22    369s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:46:22    369s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:46:22    369s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:46:22    369s] #Total number of vias = 69479
[08/31 23:46:22    369s] #Up-Via Summary (total 69479):
[08/31 23:46:22    369s] #           
[08/31 23:46:22    369s] #-----------------------
[08/31 23:46:22    369s] # metal1          40348
[08/31 23:46:22    369s] # metal2          26314
[08/31 23:46:22    369s] # metal3           2685
[08/31 23:46:22    369s] # metal4            118
[08/31 23:46:22    369s] # metal5             14
[08/31 23:46:22    369s] #-----------------------
[08/31 23:46:22    369s] #                 69479 
[08/31 23:46:22    369s] #
[08/31 23:46:22    369s] ### route signature (31) = 1481805892
[08/31 23:46:22    369s] ### violation signature (29) = 1905142130
[08/31 23:46:22    369s] #detailRoute Statistics:
[08/31 23:46:22    369s] #Cpu time = 00:01:58
[08/31 23:46:22    369s] #Elapsed time = 00:00:32
[08/31 23:46:22    369s] #Increased memory = -19.29 (MB)
[08/31 23:46:22    369s] #Total memory = 1147.21 (MB)
[08/31 23:46:22    369s] #Peak memory = 1499.70 (MB)
[08/31 23:46:22    370s] ### export route signature (32) = 1481805892
[08/31 23:46:22    370s] ### export violation signature (30) = 1905142130
[08/31 23:46:23    370s] #
[08/31 23:46:23    370s] #globalDetailRoute statistics:
[08/31 23:46:23    370s] #Cpu time = 00:02:16
[08/31 23:46:23    370s] #Elapsed time = 00:00:49
[08/31 23:46:23    370s] #Increased memory = -71.09 (MB)
[08/31 23:46:23    370s] #Total memory = 1118.02 (MB)
[08/31 23:46:23    370s] #Peak memory = 1499.70 (MB)
[08/31 23:46:23    370s] #Number of warnings = 38
[08/31 23:46:23    370s] #Total number of warnings = 39
[08/31 23:46:23    370s] #Number of fails = 0
[08/31 23:46:23    370s] #Total number of fails = 0
[08/31 23:46:23    370s] #Complete globalDetailRoute on Mon Aug 31 23:46:23 2020
[08/31 23:46:23    370s] #
[08/31 23:46:23    370s] % End globalDetailRoute (date=08/31 23:46:23, total cpu=0:02:16, real=0:00:49.0, peak res=1189.1M, current mem=1053.3M)
[08/31 23:46:23    370s] #routeDesign: cpu time = 00:02:17, elapsed time = 00:00:49, memory = 1053.29 (MB), peak = 1499.70 (MB)
[08/31 23:46:23    370s] 
[08/31 23:46:23    370s] *** Summary of all messages that are not suppressed in this session:
[08/31 23:46:23    370s] Severity  ID               Count  Summary                                  
[08/31 23:46:23    370s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[08/31 23:46:23    370s] *** Message Summary: 1 warning(s), 0 error(s)
[08/31 23:46:23    370s] 
[08/31 23:46:23    370s] ### 
[08/31 23:46:23    370s] ###   Scalability Statistics
[08/31 23:46:23    370s] ### 
[08/31 23:46:23    370s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:46:23    370s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[08/31 23:46:23    370s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:46:23    370s] ###   Data Preparation      |        00:00:02|        00:00:01|             1.0|
[08/31 23:46:23    370s] ###   Global Routing        |        00:00:09|        00:00:09|             1.0|
[08/31 23:46:23    370s] ###   Track Assignment      |        00:00:06|        00:00:06|             1.0|
[08/31 23:46:23    370s] ###   Detail Routing        |        00:01:30|        00:00:22|             4.1|
[08/31 23:46:23    370s] ###   Total                 |        00:02:17|        00:00:49|             2.8|
[08/31 23:46:23    370s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:46:23    370s] ### 
[08/31 23:46:23    370s] #% End routeDesign (date=08/31 23:46:23, total cpu=0:02:17, real=0:00:50.0, peak res=1189.1M, current mem=1053.3M)
[08/31 23:46:23    370s] <CMD> setAnalysisMode -analysisType onChipVariation
[08/31 23:46:23    370s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[08/31 23:46:23    370s] <CMD> optDesign -postRoute
[08/31 23:46:23    370s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/31 23:46:23    370s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[08/31 23:46:23    371s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:46:23    371s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:46:24    371s] #spOpts: mergeVia=F 
[08/31 23:46:24    371s] Switching SI Aware to true by default in postroute mode   
[08/31 23:46:24    371s] GigaOpt running with 6 threads.
[08/31 23:46:24    371s] Info: 6 threads available for lower-level modules during optimization.
[08/31 23:46:24    371s] #spOpts: mergeVia=F 
[08/31 23:46:24    372s] Updating RC grid for preRoute extraction ...
[08/31 23:46:24    372s] Initializing multi-corner capacitance tables ... 
[08/31 23:46:24    372s] Initializing multi-corner resistance tables ...
[08/31 23:46:24    372s] 
[08/31 23:46:24    372s] Creating Lib Analyzer ...
[08/31 23:46:24    372s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:46:24    372s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:46:24    372s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:46:24    372s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:46:24    372s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:46:24    372s] 
[08/31 23:46:24    372s] Creating Lib Analyzer, finished. 
[08/31 23:46:25    372s] Effort level <high> specified for reg2reg path_group
[08/31 23:46:25    373s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1069.7M, totSessionCpu=0:06:13 **
[08/31 23:46:25    373s] #Created 135 library cell signatures
[08/31 23:46:25    373s] #Created 12865 NETS and 0 SPECIALNETS signatures
[08/31 23:46:25    373s] #Created 34929 instance signatures
[08/31 23:46:25    373s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1070.36 (MB), peak = 1499.70 (MB)
[08/31 23:46:25    373s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1070.41 (MB), peak = 1499.70 (MB)
[08/31 23:46:25    373s] Begin checking placement ... (start mem=1541.1M, init mem=1541.1M)
[08/31 23:46:25    373s] *info: Placed = 34929         
[08/31 23:46:25    373s] *info: Unplaced = 0           
[08/31 23:46:25    373s] Placement Density:100.00%(50076/50076)
[08/31 23:46:25    373s] Placement Density (including fixed std cells):100.00%(50076/50076)
[08/31 23:46:25    373s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.2; mem=1541.1M)
[08/31 23:46:25    373s]  Initial DC engine is -> aae
[08/31 23:46:25    373s]  
[08/31 23:46:25    373s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[08/31 23:46:25    373s]  
[08/31 23:46:25    373s]  
[08/31 23:46:25    373s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[08/31 23:46:25    373s]  
[08/31 23:46:25    373s] Reset EOS DB
[08/31 23:46:25    373s] Ignoring AAE DB Resetting ...
[08/31 23:46:25    373s]  Set Options for AAE Based Opt flow 
[08/31 23:46:25    373s] *** optDesign -postRoute ***
[08/31 23:46:25    373s] DRC Margin: user margin 0.0; extra margin 0
[08/31 23:46:25    373s] Setup Target Slack: user slack 0
[08/31 23:46:25    373s] Hold Target Slack: user slack 0
[08/31 23:46:25    373s] Opt: RC extraction mode changed to 'detail'
[08/31 23:46:25    373s] Multi-VT timing optimization disabled based on library information.
[08/31 23:46:25    373s] Deleting Cell Server ...
[08/31 23:46:25    373s] Deleting Lib Analyzer.
[08/31 23:46:25    373s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:46:25    373s] Summary for sequential cells identification: 
[08/31 23:46:25    373s]   Identified SBFF number: 16
[08/31 23:46:25    373s]   Identified MBFF number: 0
[08/31 23:46:25    373s]   Identified SB Latch number: 0
[08/31 23:46:25    373s]   Identified MB Latch number: 0
[08/31 23:46:25    373s]   Not identified SBFF number: 0
[08/31 23:46:25    373s]   Not identified MBFF number: 0
[08/31 23:46:25    373s]   Not identified SB Latch number: 0
[08/31 23:46:25    373s]   Not identified MB Latch number: 0
[08/31 23:46:25    373s]   Number of sequential cells which are not FFs: 13
[08/31 23:46:25    373s] Creating Cell Server, finished. 
[08/31 23:46:25    373s] 
[08/31 23:46:25    373s] 
[08/31 23:46:25    373s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:46:25    373s]   
[08/31 23:46:25    373s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:46:25    373s]   Deleting Cell Server ...
[08/31 23:46:25    373s] ** INFO : this run is activating 'postRoute' automaton
[08/31 23:46:25    373s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=34929 and nets=12865 using extraction engine 'postRoute' at effort level 'low' .
[08/31 23:46:25    373s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:46:25    373s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:46:25    373s] PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:46:25    373s] RC Extraction called in multi-corner(1) mode.
[08/31 23:46:25    373s] Process corner(s) are loaded.
[08/31 23:46:25    373s]  Corner: standard
[08/31 23:46:25    373s] extractDetailRC Option : -outfile /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d  -extended
[08/31 23:46:25    373s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/31 23:46:25    373s]       RC Corner Indexes            0   
[08/31 23:46:25    373s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:46:25    373s] Coupling Cap. Scaling Factor : 1.00000 
[08/31 23:46:25    373s] Resistance Scaling Factor    : 1.00000 
[08/31 23:46:25    373s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:46:25    373s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:46:25    373s] Shrink Factor                : 1.00000
[08/31 23:46:26    374s] Initializing multi-corner capacitance tables ... 
[08/31 23:46:26    374s] Initializing multi-corner resistance tables ...
[08/31 23:46:26    374s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1535.1M)
[08/31 23:46:26    374s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d' for storing RC.
[08/31 23:46:26    374s] Extracted 10.0008% (CPU Time= 0:00:00.5  MEM= 1600.8M)
[08/31 23:46:26    374s] Extracted 20.0009% (CPU Time= 0:00:00.6  MEM= 1600.8M)
[08/31 23:46:26    374s] Extracted 30.001% (CPU Time= 0:00:00.7  MEM= 1600.8M)
[08/31 23:46:27    375s] Extracted 40.0011% (CPU Time= 0:00:00.9  MEM= 1600.8M)
[08/31 23:46:27    375s] Extracted 50.0011% (CPU Time= 0:00:01.0  MEM= 1600.8M)
[08/31 23:46:27    375s] Extracted 60.0012% (CPU Time= 0:00:01.2  MEM= 1600.8M)
[08/31 23:46:27    375s] Extracted 70.0013% (CPU Time= 0:00:01.4  MEM= 1600.8M)
[08/31 23:46:27    375s] Extracted 80.0014% (CPU Time= 0:00:01.7  MEM= 1600.8M)
[08/31 23:46:28    376s] Extracted 90.0014% (CPU Time= 0:00:02.0  MEM= 1600.8M)
[08/31 23:46:28    376s] Extracted 100% (CPU Time= 0:00:02.6  MEM= 1604.8M)
[08/31 23:46:29    377s] Number of Extracted Resistors     : 201771
[08/31 23:46:29    377s] Number of Extracted Ground Cap.   : 211483
[08/31 23:46:29    377s] Number of Extracted Coupling Cap. : 322556
[08/31 23:46:29    377s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d' for reading.
[08/31 23:46:29    377s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/31 23:46:29    377s]  Corner: standard
[08/31 23:46:29    377s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1572.8M)
[08/31 23:46:29    377s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb_Filter.rcdb.d' for storing RC.
[08/31 23:46:29    377s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d'. 9716 times net's RC data read were performed.
[08/31 23:46:29    377s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1572.828M)
[08/31 23:46:29    377s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d' for reading.
[08/31 23:46:29    377s] processing rcdb (/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d) for hinst (top) of cell (DLX_IR_SIZE32_PC_SIZE32);
[08/31 23:46:29    377s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1572.828M)
[08/31 23:46:29    377s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:04.0  MEM: 1572.828M)
[08/31 23:46:29    377s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d' for reading.
[08/31 23:46:29    377s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1572.8M)
[08/31 23:46:29    377s] Initializing multi-corner capacitance tables ... 
[08/31 23:46:29    377s] Initializing multi-corner resistance tables ...
[08/31 23:46:29    377s] Unfixed 0 ViaPillar Nets
[08/31 23:46:29    377s] End AAE Lib Interpolated Model. (MEM=1572.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:46:29    377s] **INFO: Starting Blocking QThread with 6 CPU
[08/31 23:46:29    377s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[08/31 23:46:29    377s] Multi-CPU acceleration using 6 CPU(s).
[08/31 23:46:29    377s] Multithreaded Timing Analysis is initialized with 6 threads
[08/31 23:46:29    377s] 
[08/31 23:46:29    377s] #################################################################################
[08/31 23:46:29    377s] # Design Stage: PostRoute
[08/31 23:46:29    377s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:46:29    377s] # Design Mode: 90nm
[08/31 23:46:29    377s] # Analysis Mode: MMMC OCV 
[08/31 23:46:29    377s] # Parasitics Mode: SPEF/RCDB
[08/31 23:46:29    377s] # Signoff Settings: SI Off 
[08/31 23:46:29    377s] #################################################################################
[08/31 23:46:29    377s] Topological Sorting (REAL = 0:00:00.0, MEM = 7.4M, InitMEM = 7.4M)
[08/31 23:46:29    377s] Calculate late delays in OCV mode...
[08/31 23:46:29    377s] Calculate early delays in OCV mode...
[08/31 23:46:29    377s] Start delay calculation (fullDC) (6 T). (MEM=0)
[08/31 23:46:29    377s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:46:29    377s] Total number of fetched objects 14167
[08/31 23:46:29    377s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/31 23:46:29    377s] End delay calculation. (MEM=159.043 CPU=0:00:06.3 REAL=0:00:02.0)
[08/31 23:46:29    377s] End delay calculation (fullDC). (MEM=159.043 CPU=0:00:06.5 REAL=0:00:03.0)
[08/31 23:46:29    377s] *** CDM Built up (cpu=0:00:06.7  real=0:00:03.0  mem= 159.0M) ***
[08/31 23:46:29    377s] *** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:03.0 totSessionCpu=0:00:26.3 mem=127.0M)
[08/31 23:46:29    377s] Done building cte hold timing graph (HoldAware) cpu=0:00:09.3 real=0:00:04.0 totSessionCpu=0:00:26.3 mem=127.0M ***
[08/31 23:46:34    386s]  
_______________________________________________________________________
[08/31 23:46:34    387s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:46:34    387s] Begin IPO call back ...
[08/31 23:46:34    387s] End IPO call back ...
[08/31 23:46:34    387s] #################################################################################
[08/31 23:46:34    387s] # Design Stage: PostRoute
[08/31 23:46:34    387s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:46:34    387s] # Design Mode: 90nm
[08/31 23:46:34    387s] # Analysis Mode: MMMC OCV 
[08/31 23:46:34    387s] # Parasitics Mode: SPEF/RCDB
[08/31 23:46:34    387s] # Signoff Settings: SI On 
[08/31 23:46:34    387s] #################################################################################
[08/31 23:46:34    387s] Topological Sorting (REAL = 0:00:00.0, MEM = 1570.8M, InitMEM = 1570.8M)
[08/31 23:46:34    388s] Setting infinite Tws ...
[08/31 23:46:34    388s] First Iteration Infinite Tw... 
[08/31 23:46:34    388s] Calculate early delays in OCV mode...
[08/31 23:46:34    388s] Calculate late delays in OCV mode...
[08/31 23:46:34    388s] Start delay calculation (fullDC) (6 T). (MEM=1570.83)
[08/31 23:46:35    388s] End AAE Lib Interpolated Model. (MEM=1587.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:46:38    398s] Total number of fetched objects 14167
[08/31 23:46:38    398s] AAE_INFO-618: Total number of nets in the design is 12865,  100.0 percent of the nets selected for SI analysis
[08/31 23:46:38    398s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:46:38    398s] End delay calculation. (MEM=1941.08 CPU=0:00:09.6 REAL=0:00:03.0)
[08/31 23:46:38    398s] End delay calculation (fullDC). (MEM=1941.08 CPU=0:00:10.3 REAL=0:00:04.0)
[08/31 23:46:38    398s] *** CDM Built up (cpu=0:00:10.7  real=0:00:04.0  mem= 1941.1M) ***
[08/31 23:46:39    399s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1516.7M)
[08/31 23:46:39    399s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:46:39    399s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1548.7M)
[08/31 23:46:39    399s] 
[08/31 23:46:39    399s] Executing IPO callback for view pruning ..
[08/31 23:46:39    399s] Starting SI iteration 2
[08/31 23:46:39    399s] Calculate early delays in OCV mode...
[08/31 23:46:39    399s] Calculate late delays in OCV mode...
[08/31 23:46:39    399s] Start delay calculation (fullDC) (6 T). (MEM=1556.73)
[08/31 23:46:39    399s] End AAE Lib Interpolated Model. (MEM=1556.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:46:40    400s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:46:40    400s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 14167. 
[08/31 23:46:40    400s] Total number of fetched objects 14167
[08/31 23:46:40    400s] AAE_INFO-618: Total number of nets in the design is 12865,  1.6 percent of the nets selected for SI analysis
[08/31 23:46:40    400s] End delay calculation. (MEM=1868.13 CPU=0:00:01.1 REAL=0:00:01.0)
[08/31 23:46:40    400s] End delay calculation (fullDC). (MEM=1868.13 CPU=0:00:01.1 REAL=0:00:01.0)
[08/31 23:46:40    400s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1868.1M) ***
[08/31 23:46:40    402s] *** Done Building Timing Graph (cpu=0:00:15.1 real=0:00:06.0 totSessionCpu=0:06:42 mem=1524.7M)
[08/31 23:46:40    402s] End AAE Lib Interpolated Model. (MEM=1524.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:46:41    402s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.617%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:16, mem = 1105.0M, totSessionCpu=0:06:43 **
[08/31 23:46:41    402s] Setting latch borrow mode to budget during optimization.
[08/31 23:46:41    404s] Glitch fixing enabled
[08/31 23:46:41    404s] **INFO: Start fixing DRV (Mem = 1591.50M) ...
[08/31 23:46:41    404s] Begin: GigaOpt DRV Optimization
[08/31 23:46:41    404s] Glitch fixing enabled
[08/31 23:46:41    404s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:46:41    404s] End AAE Lib Interpolated Model. (MEM=1591.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:46:41    404s] PhyDesignGrid: maxLocalDensity 0.96
[08/31 23:46:41    404s] ### Creating PhyDesignMc. totSessionCpu=0:06:44 mem=1591.5M
[08/31 23:46:41    404s] #spOpts: mergeVia=F 
[08/31 23:46:42    404s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:44 mem=1591.5M
[08/31 23:46:42    404s] ### Creating LA Mngr. totSessionCpu=0:06:44 mem=1591.5M
[08/31 23:46:42    405s] ### Creating LA Mngr, finished. totSessionCpu=0:06:45 mem=1629.5M
[08/31 23:46:43    405s] ### Creating LA Mngr. totSessionCpu=0:06:46 mem=1778.0M
[08/31 23:46:43    405s] ### Creating LA Mngr, finished. totSessionCpu=0:06:46 mem=1778.0M
[08/31 23:46:43    405s] 
[08/31 23:46:43    405s] Creating Lib Analyzer ...
[08/31 23:46:43    405s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:46:43    405s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:46:43    405s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:46:43    405s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:46:43    405s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:46:43    405s] 
[08/31 23:46:43    406s] Creating Lib Analyzer, finished. 
[08/31 23:46:44    407s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[08/31 23:46:45    407s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:46:45    407s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[08/31 23:46:45    407s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:46:45    407s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/31 23:46:45    407s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:46:45    407s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:46:45    407s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:46:45    407s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:46:45    408s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 100.00|          |         |
[08/31 23:46:45    408s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:46:45    408s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:46:45    408s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:46:45    408s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  2262.1M|
[08/31 23:46:45    408s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:46:45    408s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:46:45    408s] 0 Ndr or Layer constraints added by optimization 
[08/31 23:46:45    408s] **** End NDR-Layer Usage Statistics ****
[08/31 23:46:45    408s] 
[08/31 23:46:45    408s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2262.1M) ***
[08/31 23:46:45    408s] 
[08/31 23:46:45    408s] Begin: glitch net info
[08/31 23:46:45    408s] glitch slack range: number of glitch nets
[08/31 23:46:45    408s] glitch slack < -0.32 : 0
[08/31 23:46:45    408s] -0.32 < glitch slack < -0.28 : 0
[08/31 23:46:45    408s] -0.28 < glitch slack < -0.24 : 0
[08/31 23:46:45    408s] -0.24 < glitch slack < -0.2 : 0
[08/31 23:46:45    408s] -0.2 < glitch slack < -0.16 : 0
[08/31 23:46:45    408s] -0.16 < glitch slack < -0.12 : 0
[08/31 23:46:45    408s] -0.12 < glitch slack < -0.08 : 0
[08/31 23:46:45    408s] -0.08 < glitch slack < -0.04 : 0
[08/31 23:46:45    408s] -0.04 < glitch slack : 0
[08/31 23:46:45    408s] End: glitch net info
[08/31 23:46:45    408s] drv optimizer changes nothing and skips refinePlace
[08/31 23:46:45    408s] End: GigaOpt DRV Optimization
[08/31 23:46:45    408s] **optDesign ... cpu = 0:00:35, real = 0:00:20, mem = 1213.2M, totSessionCpu=0:06:49 **
[08/31 23:46:45    408s] *info:
[08/31 23:46:45    408s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1700.03M).
[08/31 23:46:46    409s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1700.0M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.617%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:21, mem = 1208.5M, totSessionCpu=0:06:49 **
[08/31 23:46:46    409s]   DRV Snapshot: (REF)
[08/31 23:46:46    409s]          Tran DRV: 0
[08/31 23:46:46    409s]           Cap DRV: 0
[08/31 23:46:46    409s]        Fanout DRV: 0
[08/31 23:46:46    409s]            Glitch: 0
[08/31 23:46:46    409s] *** Check timing (0:00:00.0)
[08/31 23:46:46    409s] Deleting Lib Analyzer.
[08/31 23:46:46    409s] Begin: GigaOpt Optimization in WNS mode
[08/31 23:46:46    409s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:46:46    409s] End AAE Lib Interpolated Model. (MEM=1688.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:46:46    409s] PhyDesignGrid: maxLocalDensity 0.96
[08/31 23:46:46    409s] ### Creating PhyDesignMc. totSessionCpu=0:06:50 mem=1688.5M
[08/31 23:46:46    409s] #spOpts: mergeVia=F 
[08/31 23:46:47    409s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:50 mem=1688.5M
[08/31 23:46:47    409s] ### Creating LA Mngr. totSessionCpu=0:06:50 mem=1688.5M
[08/31 23:46:47    409s] ### Creating LA Mngr, finished. totSessionCpu=0:06:50 mem=1688.5M
[08/31 23:46:47    409s] 
[08/31 23:46:47    409s] Creating Lib Analyzer ...
[08/31 23:46:47    410s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:46:47    410s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:46:47    410s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:46:47    410s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:46:47    410s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:46:47    410s] 
[08/31 23:46:47    410s] Creating Lib Analyzer, finished. 
[08/31 23:46:51    414s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:46:51    414s] *info: 2 special nets excluded.
[08/31 23:46:51    414s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:46:51    414s] *info: 32 multi-driver nets excluded.
[08/31 23:46:51    414s] *info: 2078 no-driver nets excluded.
[08/31 23:46:53    416s] PathGroup :  reg2reg  TargetSlack : 0 
[08/31 23:46:53    416s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 100.00
[08/31 23:46:53    416s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:46:53    416s] 0 Ndr or Layer constraints added by optimization 
[08/31 23:46:53    416s] **** End NDR-Layer Usage Statistics ****
[08/31 23:46:53    416s] 
[08/31 23:46:53    416s] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2159.7M) ***
[08/31 23:46:53    416s] *** Starting refinePlace (0:06:57 mem=1629.2M) ***
[08/31 23:46:53    416s] Total net bbox length = 1.190e+05 (5.838e+04 6.066e+04) (ext = 2.774e+03)
[08/31 23:46:53    416s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[08/31 23:46:53    416s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[08/31 23:46:53    416s] Type 'man IMPSP-5140' for more detail.
[08/31 23:46:53    416s] **WARN: (IMPSP-315):	Found 34929 instances insts with no PG Term connections.
[08/31 23:46:53    416s] Type 'man IMPSP-315' for more detail.
[08/31 23:46:53    416s] Total net bbox length = 1.190e+05 (5.838e+04 6.066e+04) (ext = 2.774e+03)
[08/31 23:46:53    416s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1629.2MB
[08/31 23:46:53    416s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1629.2MB) @(0:06:57 - 0:06:57).
[08/31 23:46:53    416s] *** Finished refinePlace (0:06:57 mem=1629.2M) ***
[08/31 23:46:53    416s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
[08/31 23:46:53    416s] Deleting Lib Analyzer.
[08/31 23:46:53    416s] Begin: GigaOpt Optimization in TNS mode
[08/31 23:46:53    416s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:46:53    416s] End AAE Lib Interpolated Model. (MEM=1629.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:46:53    416s] PhyDesignGrid: maxLocalDensity 0.96
[08/31 23:46:53    416s] ### Creating PhyDesignMc. totSessionCpu=0:06:57 mem=1629.2M
[08/31 23:46:54    416s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:57 mem=1629.2M
[08/31 23:46:54    417s] ### Creating LA Mngr. totSessionCpu=0:06:57 mem=1629.2M
[08/31 23:46:54    417s] ### Creating LA Mngr, finished. totSessionCpu=0:06:57 mem=1629.2M
[08/31 23:46:54    417s] 
[08/31 23:46:54    417s] Creating Lib Analyzer ...
[08/31 23:46:54    417s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:46:54    417s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:46:54    417s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:46:54    417s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:46:54    417s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:46:54    417s] 
[08/31 23:46:54    417s] Creating Lib Analyzer, finished. 
[08/31 23:46:58    421s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:46:58    421s] *info: 2 special nets excluded.
[08/31 23:46:58    421s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:46:58    421s] *info: 32 multi-driver nets excluded.
[08/31 23:46:58    421s] *info: 2078 no-driver nets excluded.
[08/31 23:47:00    423s] PathGroup :  reg2reg  TargetSlack : 0 
[08/31 23:47:00    423s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 100.00
[08/31 23:47:00    423s] Optimizer TNS Opt
[08/31 23:47:00    423s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[08/31 23:47:00    423s] Info: End MT loop @oiCellDelayCachingJob.
[08/31 23:47:00    423s] 
[08/31 23:47:00    423s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2191.7M) ***
[08/31 23:47:00    423s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:47:00    423s] 0 Ndr or Layer constraints added by optimization 
[08/31 23:47:00    423s] **** End NDR-Layer Usage Statistics ****
[08/31 23:47:00    423s] 
[08/31 23:47:00    423s] *** Finish Post Route Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2191.7M) ***
[08/31 23:47:00    423s] *** Starting refinePlace (0:07:04 mem=1629.2M) ***
[08/31 23:47:00    423s] Total net bbox length = 1.190e+05 (5.838e+04 6.066e+04) (ext = 2.774e+03)
[08/31 23:47:00    423s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[08/31 23:47:00    423s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[08/31 23:47:00    423s] Type 'man IMPSP-5140' for more detail.
[08/31 23:47:00    423s] **WARN: (IMPSP-315):	Found 34929 instances insts with no PG Term connections.
[08/31 23:47:00    423s] Type 'man IMPSP-315' for more detail.
[08/31 23:47:00    423s] Total net bbox length = 1.190e+05 (5.838e+04 6.066e+04) (ext = 2.774e+03)
[08/31 23:47:00    423s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1629.2MB
[08/31 23:47:00    423s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1629.2MB) @(0:07:04 - 0:07:04).
[08/31 23:47:00    423s] *** Finished refinePlace (0:07:04 mem=1629.2M) ***
[08/31 23:47:00    423s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
[08/31 23:47:01    424s]   Timing Snapshot: (REF)
[08/31 23:47:01    424s]      Weighted WNS: -922337203685477.625
[08/31 23:47:01    424s]       All  PG WNS: 0.000
[08/31 23:47:01    424s]       High PG WNS: 0.000
[08/31 23:47:01    424s]       All  PG TNS: 0.000
[08/31 23:47:01    424s]       High PG TNS: 0.000
[08/31 23:47:01    424s]    Category Slack: { }
[08/31 23:47:01    424s] 
[08/31 23:47:01    424s] Running postRoute recovery in preEcoRoute mode
[08/31 23:47:01    424s] **optDesign ... cpu = 0:00:51, real = 0:00:36, mem = 1202.8M, totSessionCpu=0:07:04 **
[08/31 23:47:01    424s]   DRV Snapshot: (TGT)
[08/31 23:47:01    424s]          Tran DRV: 0
[08/31 23:47:01    424s]           Cap DRV: 0
[08/31 23:47:01    424s]        Fanout DRV: 0
[08/31 23:47:01    424s]            Glitch: 0
[08/31 23:47:01    424s] Checking DRV degradation...
[08/31 23:47:01    424s] 
[08/31 23:47:01    424s] Recovery Manager:
[08/31 23:47:01    424s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/31 23:47:01    424s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/31 23:47:01    424s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/31 23:47:01    424s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[08/31 23:47:01    424s] 
[08/31 23:47:01    424s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[08/31 23:47:01    424s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1629.17M, totSessionCpu=0:07:05).
[08/31 23:47:01    424s] **optDesign ... cpu = 0:00:51, real = 0:00:36, mem = 1203.1M, totSessionCpu=0:07:05 **
[08/31 23:47:01    424s] 
[08/31 23:47:01    424s]   Timing/DRV Snapshot: (REF)
[08/31 23:47:01    424s]      Weighted WNS: -922337203685477.625
[08/31 23:47:01    424s]       All  PG WNS: 0.000
[08/31 23:47:01    424s]       High PG WNS: 0.000
[08/31 23:47:01    424s]       All  PG TNS: 0.000
[08/31 23:47:01    424s]       High PG TNS: 0.000
[08/31 23:47:01    424s]          Tran DRV: 0
[08/31 23:47:01    424s]           Cap DRV: 0
[08/31 23:47:01    424s]        Fanout DRV: 0
[08/31 23:47:01    424s]            Glitch: 0
[08/31 23:47:01    424s]    Category Slack: { }
[08/31 23:47:01    424s] 
[08/31 23:47:01    424s] ### Creating LA Mngr. totSessionCpu=0:07:05 mem=1629.2M
[08/31 23:47:01    425s] ### Creating LA Mngr, finished. totSessionCpu=0:07:05 mem=1629.2M
[08/31 23:47:02    425s] Default Rule : ""
[08/31 23:47:02    425s] Non Default Rules :
[08/31 23:47:02    425s] Worst Slack : 214748.365 ns
[08/31 23:47:02    425s] Total 0 nets layer assigned (0.1).
[08/31 23:47:02    425s] GigaOpt: setting up router preferences
[08/31 23:47:02    425s] GigaOpt: 0 nets assigned router directives
[08/31 23:47:02    425s] 
[08/31 23:47:02    425s] Start Assign Priority Nets ...
[08/31 23:47:02    425s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[08/31 23:47:02    425s] Existing Priority Nets 0 (0.0%)
[08/31 23:47:02    425s] Assigned Priority Nets 0 (0.0%)
[08/31 23:47:02    425s] ### Creating LA Mngr. totSessionCpu=0:07:05 mem=1686.4M
[08/31 23:47:02    425s] ### Creating LA Mngr, finished. totSessionCpu=0:07:05 mem=1686.4M
[08/31 23:47:02    425s] ### Creating LA Mngr. totSessionCpu=0:07:05 mem=1686.4M
[08/31 23:47:02    425s] ### Creating LA Mngr, finished. totSessionCpu=0:07:05 mem=1686.4M
[08/31 23:47:02    425s] Default Rule : ""
[08/31 23:47:02    425s] Non Default Rules :
[08/31 23:47:02    425s] Worst Slack : 214748.365 ns
[08/31 23:47:02    425s] Total 0 nets layer assigned (0.3).
[08/31 23:47:02    425s] GigaOpt: setting up router preferences
[08/31 23:47:02    425s] GigaOpt: 0 nets assigned router directives
[08/31 23:47:02    425s] 
[08/31 23:47:02    425s] Start Assign Priority Nets ...
[08/31 23:47:02    425s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[08/31 23:47:02    425s] Existing Priority Nets 0 (0.0%)
[08/31 23:47:02    425s] Assigned Priority Nets 0 (0.0%)
[08/31 23:47:03    426s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.617%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:53, real = 0:00:38, mem = 1125.1M, totSessionCpu=0:07:06 **
[08/31 23:47:03    426s] -routeWithEco false                       # bool, default=false
[08/31 23:47:03    426s] -routeWithEco true                        # bool, default=false, user setting
[08/31 23:47:03    426s] -routeSelectedNetOnly false               # bool, default=false
[08/31 23:47:03    426s] -routeWithTimingDriven false              # bool, default=false, user setting
[08/31 23:47:03    426s] -routeWithSiDriven false                  # bool, default=false, user setting
[08/31 23:47:03    426s] 
[08/31 23:47:03    426s] globalDetailRoute
[08/31 23:47:03    426s] 
[08/31 23:47:03    426s] #setNanoRouteMode -routeWithEco true
[08/31 23:47:03    426s] #setNanoRouteMode -routeWithSiDriven false
[08/31 23:47:03    426s] #setNanoRouteMode -routeWithTimingDriven false
[08/31 23:47:03    426s] #Start globalDetailRoute on Mon Aug 31 23:47:03 2020
[08/31 23:47:03    426s] #
[08/31 23:47:03    426s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d'. 9716 times net's RC data read were performed.
[08/31 23:47:03    426s] ### Net info: total nets: 12865
[08/31 23:47:03    426s] ### Net info: dirty nets: 0
[08/31 23:47:03    426s] ### Net info: marked as disconnected nets: 0
[08/31 23:47:03    427s] ### Net info: fully routed nets: 9725
[08/31 23:47:03    427s] ### Net info: trivial (single pin) nets: 0
[08/31 23:47:03    427s] ### Net info: unrouted nets: 3140
[08/31 23:47:03    427s] ### Net info: re-extraction nets: 0
[08/31 23:47:03    427s] ### Net info: ignored nets: 0
[08/31 23:47:03    427s] ### Net info: skip routing nets: 0
[08/31 23:47:03    427s] ### import route signature (33) =  642021561
[08/31 23:47:03    427s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[08/31 23:47:03    427s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[08/31 23:47:03    427s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[08/31 23:47:03    427s] #RTESIG:78da8dcf410b82401005e0cefd8a61f56090366fdd75dd6bd0b522aaab18680492e0aeff
[08/31 23:47:03    427s] #       3fa35b44eb1cdf7c3c66a2f8ba3b9180c980d471c915687f826123914a68bd81a9a6d565
[08/31 23:47:03    427s] #       2b96517c389e8b22a7b6ee5c43c9adefbb358dae19c835de3f9ef7d5c758ad089c81df43
[08/31 23:47:03    427s] #       49dbf5b5ff09c190c136c852911fc6bf26870e1a55f20c63c307298b70919df199969a84
[08/31 23:47:03    427s] #       a0c4f9614abfcde2054a7b7a31
[08/31 23:47:03    427s] #
[08/31 23:47:03    427s] #Loading the last recorded routing design signature
[08/31 23:47:04    427s] #Created 2260 NETS and 0 SPECIALNETS new signatures
[08/31 23:47:04    427s] #No placement changes detected since last routing
[08/31 23:47:04    427s] #RTESIG:78da8dcf410b82401005e0cefd8a61f56090366fdd75dd6bd0b522aaab18680492e0aeff
[08/31 23:47:04    427s] #       3fa35b44eb1cdf7c3c66a2f8ba3b9180c980d471c915687f826123914a68bd81a9a6d565
[08/31 23:47:04    427s] #       2b96517c389e8b22a7b6ee5c43c9adefbb358dae19c835de3f9ef7d5c758ad089c81df43
[08/31 23:47:04    427s] #       49dbf5b5ff09c190c136c852911fc6bf26870e1a55f20c63c307298b70919df199969a84
[08/31 23:47:04    427s] #       a0c4f9614abfcde2054a7b7a31
[08/31 23:47:04    427s] #
[08/31 23:47:04    427s] #Using multithreading with 6 threads.
[08/31 23:47:04    427s] #Start routing data preparation on Mon Aug 31 23:47:04 2020
[08/31 23:47:04    427s] #
[08/31 23:47:04    427s] #Minimum voltage of a net in the design = 0.000.
[08/31 23:47:04    427s] #Maximum voltage of a net in the design = 1.100.
[08/31 23:47:04    427s] #Voltage range [0.000 - 0.000] has 1940 nets.
[08/31 23:47:04    427s] #Voltage range [1.100 - 1.100] has 7 nets.
[08/31 23:47:04    427s] #Voltage range [0.000 - 1.100] has 10918 nets.
[08/31 23:47:04    428s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[08/31 23:47:04    428s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[08/31 23:47:04    428s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[08/31 23:47:04    428s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:47:04    428s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:47:04    428s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:47:04    428s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[08/31 23:47:04    428s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[08/31 23:47:04    428s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[08/31 23:47:04    428s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[08/31 23:47:05    428s] #Regenerating Ggrids automatically.
[08/31 23:47:05    428s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[08/31 23:47:05    428s] #Using automatically generated G-grids.
[08/31 23:47:05    428s] #Done routing data preparation.
[08/31 23:47:05    428s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1126.39 (MB), peak = 1499.70 (MB)
[08/31 23:47:05    428s] #Merging special wires using 6 threads...
[08/31 23:47:05    428s] #
[08/31 23:47:05    428s] #Connectivity extraction summary:
[08/31 23:47:05    428s] #2258 routed nets are extracted.
[08/31 23:47:05    428s] #7467 routed net(s) are imported.
[08/31 23:47:05    428s] #3140 nets are fixed|skipped|trivial (not extracted).
[08/31 23:47:05    428s] #Total number of nets = 12865.
[08/31 23:47:05    428s] #
[08/31 23:47:05    428s] #Found 0 nets for post-route si or timing fixing.
[08/31 23:47:05    429s] #
[08/31 23:47:05    429s] #Finished routing data preparation on Mon Aug 31 23:47:05 2020
[08/31 23:47:05    429s] #
[08/31 23:47:05    429s] #Cpu time = 00:00:01
[08/31 23:47:05    429s] #Elapsed time = 00:00:01
[08/31 23:47:05    429s] #Increased memory = 3.75 (MB)
[08/31 23:47:05    429s] #Total memory = 1126.25 (MB)
[08/31 23:47:05    429s] #Peak memory = 1499.70 (MB)
[08/31 23:47:05    429s] #
[08/31 23:47:05    429s] #
[08/31 23:47:05    429s] #Start global routing on Mon Aug 31 23:47:05 2020
[08/31 23:47:05    429s] #
[08/31 23:47:05    429s] #WARNING (NRGR-22) Design is already detail routed.
[08/31 23:47:05    429s] ### route signature (36) = 2114109057
[08/31 23:47:05    429s] ### violation signature (33) = 1905142130
[08/31 23:47:05    429s] ### route signature (39) =  651709212
[08/31 23:47:05    429s] ### violation signature (36) = 1905142130
[08/31 23:47:05    429s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[08/31 23:47:05    429s] #Cpu time = 00:00:02
[08/31 23:47:05    429s] #Elapsed time = 00:00:02
[08/31 23:47:05    429s] #Increased memory = 4.04 (MB)
[08/31 23:47:05    429s] #Total memory = 1126.50 (MB)
[08/31 23:47:05    429s] #Peak memory = 1499.70 (MB)
[08/31 23:47:05    429s] #Using multithreading with 6 threads.
[08/31 23:47:05    429s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[08/31 23:47:06    429s] #
[08/31 23:47:06    429s] #Start Detail Routing..
[08/31 23:47:06    429s] #start initial detail routing ...
[08/31 23:47:06    430s] #   number of violations = 0
[08/31 23:47:06    430s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1128.86 (MB), peak = 1499.70 (MB)
[08/31 23:47:06    430s] #start 1st optimization iteration ...
[08/31 23:47:06    430s] #   number of violations = 0
[08/31 23:47:06    430s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1128.93 (MB), peak = 1499.70 (MB)
[08/31 23:47:06    430s] #Complete Detail Routing.
[08/31 23:47:06    430s] #Total wire length = 161940 um.
[08/31 23:47:06    430s] #Total half perimeter of net bounding box = 126831 um.
[08/31 23:47:06    430s] #Total wire length on LAYER metal1 = 8056 um.
[08/31 23:47:06    430s] #Total wire length on LAYER metal2 = 63994 um.
[08/31 23:47:06    430s] #Total wire length on LAYER metal3 = 65957 um.
[08/31 23:47:06    430s] #Total wire length on LAYER metal4 = 22261 um.
[08/31 23:47:06    430s] #Total wire length on LAYER metal5 = 1444 um.
[08/31 23:47:06    430s] #Total wire length on LAYER metal6 = 227 um.
[08/31 23:47:06    430s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:47:06    430s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:47:06    430s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:47:06    430s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:47:06    430s] #Total number of vias = 69479
[08/31 23:47:06    430s] #Up-Via Summary (total 69479):
[08/31 23:47:06    430s] #           
[08/31 23:47:06    430s] #-----------------------
[08/31 23:47:06    430s] # metal1          40348
[08/31 23:47:06    430s] # metal2          26314
[08/31 23:47:06    430s] # metal3           2685
[08/31 23:47:06    430s] # metal4            118
[08/31 23:47:06    430s] # metal5             14
[08/31 23:47:06    430s] #-----------------------
[08/31 23:47:06    430s] #                 69479 
[08/31 23:47:06    430s] #
[08/31 23:47:06    430s] #Total number of DRC violations = 0
[08/31 23:47:06    430s] ### route signature (44) =  651709212
[08/31 23:47:06    430s] ### violation signature (41) = 1905142130
[08/31 23:47:06    430s] #Cpu time = 00:00:01
[08/31 23:47:06    430s] #Elapsed time = 00:00:01
[08/31 23:47:06    430s] #Increased memory = 0.03 (MB)
[08/31 23:47:06    430s] #Total memory = 1126.53 (MB)
[08/31 23:47:06    430s] #Peak memory = 1499.70 (MB)
[08/31 23:47:06    430s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[08/31 23:47:06    430s] #
[08/31 23:47:06    430s] #Start Post Route wire spreading..
[08/31 23:47:06    430s] #
[08/31 23:47:06    430s] #Start data preparation for wire spreading...
[08/31 23:47:06    431s] #
[08/31 23:47:06    431s] #Data preparation is done on Mon Aug 31 23:47:06 2020
[08/31 23:47:06    431s] #
[08/31 23:47:06    431s] #
[08/31 23:47:06    431s] #Start Post Route Wire Spread.
[08/31 23:47:09    433s] #Done with 1878 horizontal wires in 2 hboxes and 924 vertical wires in 2 hboxes.
[08/31 23:47:09    433s] #Complete Post Route Wire Spread.
[08/31 23:47:09    433s] #
[08/31 23:47:09    433s] #Total wire length = 162585 um.
[08/31 23:47:09    433s] #Total half perimeter of net bounding box = 126831 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal1 = 8058 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal2 = 64220 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal3 = 66315 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal4 = 22319 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal5 = 1445 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal6 = 227 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:47:09    433s] #Total number of vias = 69479
[08/31 23:47:09    433s] #Up-Via Summary (total 69479):
[08/31 23:47:09    433s] #           
[08/31 23:47:09    433s] #-----------------------
[08/31 23:47:09    433s] # metal1          40348
[08/31 23:47:09    433s] # metal2          26314
[08/31 23:47:09    433s] # metal3           2685
[08/31 23:47:09    433s] # metal4            118
[08/31 23:47:09    433s] # metal5             14
[08/31 23:47:09    433s] #-----------------------
[08/31 23:47:09    433s] #                 69479 
[08/31 23:47:09    433s] #
[08/31 23:47:09    433s] ### route signature (48) = 2027912443
[08/31 23:47:09    433s] ### violation signature (45) = 1905142130
[08/31 23:47:09    433s] #   number of violations = 0
[08/31 23:47:09    433s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1156.48 (MB), peak = 1499.70 (MB)
[08/31 23:47:09    433s] #CELL_VIEW DLX_IR_SIZE32_PC_SIZE32,init has no DRC violation.
[08/31 23:47:09    433s] #Total number of DRC violations = 0
[08/31 23:47:09    433s] #Post Route wire spread is done.
[08/31 23:47:09    433s] #Total wire length = 162585 um.
[08/31 23:47:09    433s] #Total half perimeter of net bounding box = 126831 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal1 = 8058 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal2 = 64220 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal3 = 66315 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal4 = 22319 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal5 = 1445 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal6 = 227 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:47:09    433s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:47:09    433s] #Total number of vias = 69479
[08/31 23:47:09    433s] #Up-Via Summary (total 69479):
[08/31 23:47:09    433s] #           
[08/31 23:47:09    433s] #-----------------------
[08/31 23:47:09    433s] # metal1          40348
[08/31 23:47:09    433s] # metal2          26314
[08/31 23:47:09    433s] # metal3           2685
[08/31 23:47:09    433s] # metal4            118
[08/31 23:47:09    433s] # metal5             14
[08/31 23:47:09    433s] #-----------------------
[08/31 23:47:09    433s] #                 69479 
[08/31 23:47:09    433s] #
[08/31 23:47:09    434s] ### route signature (50) = 2027912443
[08/31 23:47:09    434s] ### violation signature (47) = 1905142130
[08/31 23:47:09    434s] #detailRoute Statistics:
[08/31 23:47:09    434s] #Cpu time = 00:00:04
[08/31 23:47:09    434s] #Elapsed time = 00:00:04
[08/31 23:47:09    434s] #Increased memory = 0.62 (MB)
[08/31 23:47:09    434s] #Total memory = 1127.12 (MB)
[08/31 23:47:09    434s] #Peak memory = 1499.70 (MB)
[08/31 23:47:09    434s] #Updating routing design signature
[08/31 23:47:09    434s] #Created 135 library cell signatures
[08/31 23:47:09    434s] #Created 12865 NETS and 0 SPECIALNETS signatures
[08/31 23:47:09    434s] #Created 34929 instance signatures
[08/31 23:47:09    434s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1128.93 (MB), peak = 1499.70 (MB)
[08/31 23:47:09    434s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1129.17 (MB), peak = 1499.70 (MB)
[08/31 23:47:09    434s] ### export route signature (51) = 2027912443
[08/31 23:47:10    435s] #
[08/31 23:47:10    435s] #globalDetailRoute statistics:
[08/31 23:47:10    435s] #Cpu time = 00:00:09
[08/31 23:47:10    435s] #Elapsed time = 00:00:07
[08/31 23:47:10    435s] #Increased memory = -10.55 (MB)
[08/31 23:47:10    435s] #Total memory = 1114.58 (MB)
[08/31 23:47:10    435s] #Peak memory = 1499.70 (MB)
[08/31 23:47:10    435s] #Number of warnings = 3
[08/31 23:47:10    435s] #Total number of warnings = 42
[08/31 23:47:10    435s] #Number of fails = 0
[08/31 23:47:10    435s] #Total number of fails = 0
[08/31 23:47:10    435s] #Complete globalDetailRoute on Mon Aug 31 23:47:10 2020
[08/31 23:47:10    435s] #
[08/31 23:47:10    435s] ### 
[08/31 23:47:10    435s] ###   Scalability Statistics
[08/31 23:47:10    435s] ### 
[08/31 23:47:10    435s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:47:10    435s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[08/31 23:47:10    435s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:47:10    435s] ###   Data Preparation      |        00:00:01|        00:00:01|             1.0|
[08/31 23:47:10    435s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[08/31 23:47:10    435s] ###   Detail Routing        |        00:00:01|        00:00:01|             1.0|
[08/31 23:47:10    435s] ###   Total                 |        00:00:09|        00:00:07|             1.3|
[08/31 23:47:10    435s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:47:10    435s] ### 
[08/31 23:47:10    435s] **optDesign ... cpu = 0:01:02, real = 0:00:45, mem = 1114.8M, totSessionCpu=0:07:15 **
[08/31 23:47:10    435s] -routeWithEco false                       # bool, default=false
[08/31 23:47:10    435s] -routeSelectedNetOnly false               # bool, default=false
[08/31 23:47:10    435s] -routeWithTimingDriven false              # bool, default=false, user setting
[08/31 23:47:10    435s] -routeWithSiDriven false                  # bool, default=false, user setting
[08/31 23:47:10    435s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=34929 and nets=12865 using extraction engine 'postRoute' at effort level 'low' .
[08/31 23:47:10    435s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:47:10    435s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:47:10    435s] PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:47:10    435s] RC Extraction called in multi-corner(1) mode.
[08/31 23:47:10    435s] Process corner(s) are loaded.
[08/31 23:47:10    435s]  Corner: standard
[08/31 23:47:10    435s] extractDetailRC Option : -outfile /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d -maxResLength 200  -extended
[08/31 23:47:10    435s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/31 23:47:10    435s]       RC Corner Indexes            0   
[08/31 23:47:10    435s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:47:10    435s] Coupling Cap. Scaling Factor : 1.00000 
[08/31 23:47:10    435s] Resistance Scaling Factor    : 1.00000 
[08/31 23:47:10    435s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:47:10    435s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:47:10    435s] Shrink Factor                : 1.00000
[08/31 23:47:10    435s] Initializing multi-corner capacitance tables ... 
[08/31 23:47:10    435s] Initializing multi-corner resistance tables ...
[08/31 23:47:10    435s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1566.9M)
[08/31 23:47:10    435s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d' for storing RC.
[08/31 23:47:11    436s] Extracted 10.0009% (CPU Time= 0:00:00.6  MEM= 1616.6M)
[08/31 23:47:11    436s] Extracted 20.0012% (CPU Time= 0:00:00.7  MEM= 1616.6M)
[08/31 23:47:11    436s] Extracted 30.0014% (CPU Time= 0:00:00.8  MEM= 1616.6M)
[08/31 23:47:11    436s] Extracted 40.0009% (CPU Time= 0:00:00.9  MEM= 1616.6M)
[08/31 23:47:11    436s] Extracted 50.0011% (CPU Time= 0:00:01.1  MEM= 1616.6M)
[08/31 23:47:11    436s] Extracted 60.0013% (CPU Time= 0:00:01.3  MEM= 1616.6M)
[08/31 23:47:12    437s] Extracted 70.0008% (CPU Time= 0:00:01.4  MEM= 1616.6M)
[08/31 23:47:12    437s] Extracted 80.001% (CPU Time= 0:00:01.8  MEM= 1616.6M)
[08/31 23:47:12    437s] Extracted 90.0012% (CPU Time= 0:00:02.1  MEM= 1616.6M)
[08/31 23:47:13    438s] Extracted 100% (CPU Time= 0:00:02.7  MEM= 1620.6M)
[08/31 23:47:13    438s] Number of Extracted Resistors     : 207539
[08/31 23:47:13    438s] Number of Extracted Ground Cap.   : 217251
[08/31 23:47:13    438s] Number of Extracted Coupling Cap. : 331560
[08/31 23:47:13    438s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d' for reading.
[08/31 23:47:13    438s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/31 23:47:13    438s]  Corner: standard
[08/31 23:47:13    438s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1604.6M)
[08/31 23:47:13    438s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb_Filter.rcdb.d' for storing RC.
[08/31 23:47:13    438s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d'. 9716 times net's RC data read were performed.
[08/31 23:47:13    438s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1604.605M)
[08/31 23:47:13    438s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d' for reading.
[08/31 23:47:13    438s] processing rcdb (/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d) for hinst (top) of cell (DLX_IR_SIZE32_PC_SIZE32);
[08/31 23:47:14    439s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1604.605M)
[08/31 23:47:14    439s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.8  Real Time: 0:00:04.0  MEM: 1604.605M)
[08/31 23:47:14    439s] **optDesign ... cpu = 0:01:06, real = 0:00:49, mem = 1076.8M, totSessionCpu=0:07:19 **
[08/31 23:47:14    439s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:47:14    439s] Begin IPO call back ...
[08/31 23:47:14    439s] End IPO call back ...
[08/31 23:47:15    439s] #################################################################################
[08/31 23:47:15    439s] # Design Stage: PostRoute
[08/31 23:47:15    439s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:47:15    439s] # Design Mode: 90nm
[08/31 23:47:15    439s] # Analysis Mode: MMMC OCV 
[08/31 23:47:15    439s] # Parasitics Mode: SPEF/RCDB
[08/31 23:47:15    439s] # Signoff Settings: SI On 
[08/31 23:47:15    439s] #################################################################################
[08/31 23:47:15    440s] Topological Sorting (REAL = 0:00:00.0, MEM = 1575.8M, InitMEM = 1575.8M)
[08/31 23:47:15    441s] Setting infinite Tws ...
[08/31 23:47:15    441s] First Iteration Infinite Tw... 
[08/31 23:47:15    441s] Calculate early delays in OCV mode...
[08/31 23:47:15    441s] Calculate late delays in OCV mode...
[08/31 23:47:15    441s] Start delay calculation (fullDC) (6 T). (MEM=1575.83)
[08/31 23:47:15    441s] Initializing multi-corner capacitance tables ... 
[08/31 23:47:15    441s] Initializing multi-corner resistance tables ...
[08/31 23:47:16    441s] End AAE Lib Interpolated Model. (MEM=1592.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:47:16    441s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d' for reading.
[08/31 23:47:16    441s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1594.2M)
[08/31 23:47:16    441s] AAE_INFO: 6 threads acquired from CTE.
[08/31 23:47:18    451s] Total number of fetched objects 14167
[08/31 23:47:18    451s] AAE_INFO-618: Total number of nets in the design is 12865,  100.0 percent of the nets selected for SI analysis
[08/31 23:47:18    451s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:47:18    451s] End delay calculation. (MEM=1975.73 CPU=0:00:09.4 REAL=0:00:02.0)
[08/31 23:47:18    451s] End delay calculation (fullDC). (MEM=1975.73 CPU=0:00:10.1 REAL=0:00:03.0)
[08/31 23:47:18    451s] *** CDM Built up (cpu=0:00:11.3  real=0:00:03.0  mem= 1975.7M) ***
[08/31 23:47:19    452s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1564.2M)
[08/31 23:47:19    452s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:47:19    452s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1596.2M)
[08/31 23:47:19    452s] Starting SI iteration 2
[08/31 23:47:19    452s] Calculate early delays in OCV mode...
[08/31 23:47:19    452s] Calculate late delays in OCV mode...
[08/31 23:47:19    452s] Start delay calculation (fullDC) (6 T). (MEM=1604.22)
[08/31 23:47:19    452s] End AAE Lib Interpolated Model. (MEM=1604.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:47:20    453s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:47:20    453s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 14167. 
[08/31 23:47:20    453s] Total number of fetched objects 14167
[08/31 23:47:20    453s] AAE_INFO-618: Total number of nets in the design is 12865,  1.5 percent of the nets selected for SI analysis
[08/31 23:47:20    453s] End delay calculation. (MEM=1896.54 CPU=0:00:01.1 REAL=0:00:01.0)
[08/31 23:47:20    453s] End delay calculation (fullDC). (MEM=1896.54 CPU=0:00:01.2 REAL=0:00:01.0)
[08/31 23:47:20    453s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1896.5M) ***
[08/31 23:47:21    455s] *** Done Building Timing Graph (cpu=0:00:16.5 real=0:00:07.0 totSessionCpu=0:07:36 mem=1896.5M)
[08/31 23:47:21    455s] **optDesign ... cpu = 0:01:23, real = 0:00:56, mem = 1193.4M, totSessionCpu=0:07:36 **
[08/31 23:47:21    455s] Executing marking Critical Nets1
[08/31 23:47:21    455s] Footprint XOR2_X1 has at least 2 pins...
[08/31 23:47:21    455s] Footprint XNOR2_X1 has at least 3 pins...
[08/31 23:47:21    455s] Footprint TLAT_X1 has at least 4 pins...
[08/31 23:47:21    455s] Footprint SDFF_X1 has at least 5 pins...
[08/31 23:47:21    455s] *** Number of Vt Cells Partition = 1
[08/31 23:47:21    455s] Running postRoute recovery in postEcoRoute mode
[08/31 23:47:21    455s] **optDesign ... cpu = 0:01:23, real = 0:00:56, mem = 1193.4M, totSessionCpu=0:07:36 **
[08/31 23:47:21    456s]   Timing/DRV Snapshot: (TGT)
[08/31 23:47:21    456s]      Weighted WNS: -922337203685477.625
[08/31 23:47:21    456s]       All  PG WNS: 0.000
[08/31 23:47:21    456s]       High PG WNS: 0.000
[08/31 23:47:21    456s]       All  PG TNS: 0.000
[08/31 23:47:21    456s]       High PG TNS: 0.000
[08/31 23:47:21    456s]          Tran DRV: 0
[08/31 23:47:21    456s]           Cap DRV: 0
[08/31 23:47:21    456s]        Fanout DRV: 0
[08/31 23:47:21    456s]            Glitch: 0
[08/31 23:47:21    456s]    Category Slack: { }
[08/31 23:47:21    456s] 
[08/31 23:47:21    456s] Checking setup slack degradation ...
[08/31 23:47:21    456s] 
[08/31 23:47:21    456s] Recovery Manager:
[08/31 23:47:21    456s]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.101) - Skip
[08/31 23:47:21    456s]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.051) - Skip
[08/31 23:47:21    456s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[08/31 23:47:21    456s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[08/31 23:47:21    456s] 
[08/31 23:47:21    456s] Checking DRV degradation...
[08/31 23:47:21    456s] 
[08/31 23:47:21    456s] Recovery Manager:
[08/31 23:47:21    456s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[08/31 23:47:21    456s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[08/31 23:47:21    456s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[08/31 23:47:21    456s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[08/31 23:47:21    456s] 
[08/31 23:47:21    456s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[08/31 23:47:21    456s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=1572.21M, totSessionCpu=0:07:36).
[08/31 23:47:21    456s] **optDesign ... cpu = 0:01:23, real = 0:00:56, mem = 1193.8M, totSessionCpu=0:07:36 **
[08/31 23:47:21    456s] 
[08/31 23:47:22    456s] Latch borrow mode reset to max_borrow
[08/31 23:47:22    457s] Reported timing to dir ./timingReports
[08/31 23:47:22    457s] **optDesign ... cpu = 0:01:24, real = 0:00:57, mem = 1196.4M, totSessionCpu=0:07:37 **
[08/31 23:47:22    457s] End AAE Lib Interpolated Model. (MEM=1572.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:47:22    457s] Begin: glitch net info
[08/31 23:47:22    457s] glitch slack range: number of glitch nets
[08/31 23:47:22    457s] glitch slack < -0.32 : 0
[08/31 23:47:22    457s] -0.32 < glitch slack < -0.28 : 0
[08/31 23:47:22    457s] -0.28 < glitch slack < -0.24 : 0
[08/31 23:47:22    457s] -0.24 < glitch slack < -0.2 : 0
[08/31 23:47:22    457s] -0.2 < glitch slack < -0.16 : 0
[08/31 23:47:22    457s] -0.16 < glitch slack < -0.12 : 0
[08/31 23:47:22    457s] -0.12 < glitch slack < -0.08 : 0
[08/31 23:47:22    457s] -0.08 < glitch slack < -0.04 : 0
[08/31 23:47:22    457s] -0.04 < glitch slack : 0
[08/31 23:47:22    457s] End: glitch net info
[08/31 23:47:23    458s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.617%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:25, real = 0:00:58, mem = 1189.6M, totSessionCpu=0:07:38 **
[08/31 23:47:23    458s]  ReSet Options after AAE Based Opt flow 
[08/31 23:47:23    458s] Opt: RC extraction mode changed to 'detail'
[08/31 23:47:23    458s] *** Finished optDesign ***
[08/31 23:47:23    458s] 
[08/31 23:47:23    458s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:27 real=  0:01:00)
[08/31 23:47:23    458s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:47:23    458s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:07.9 real=0:00:07.9)
[08/31 23:47:23    458s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:26.4 real=0:00:12.0)
[08/31 23:47:23    458s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:47:23    458s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:47:23    458s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:05.4 real=0:00:05.0)
[08/31 23:47:23    458s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:15.5 real=0:00:15.3)
[08/31 23:47:23    458s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.1 real=0:00:01.2)
[08/31 23:47:23    458s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:09.1 real=0:00:07.0)
[08/31 23:47:23    458s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:16.5 real=0:00:07.0)
[08/31 23:47:23    458s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:47:23    458s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.7 real=0:00:01.2)
[08/31 23:47:23    458s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:47:23    458s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:47:23    458s] Deleting Lib Analyzer.
[08/31 23:47:23    458s] Info: Destroy the CCOpt slew target map.
[08/31 23:47:23    458s] <CMD> optDesign -postRoute -hold
[08/31 23:47:23    458s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/31 23:47:23    458s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[08/31 23:47:23    458s] GigaOpt running with 6 threads.
[08/31 23:47:23    458s] Info: 6 threads available for lower-level modules during optimization.
[08/31 23:47:23    458s] #spOpts: mergeVia=F 
[08/31 23:47:23    458s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:47:23    458s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:47:23    458s] #spOpts: mergeVia=F 
[08/31 23:47:24    458s] #spOpts: mergeVia=F 
[08/31 23:47:24    459s] 
[08/31 23:47:24    459s] Creating Lib Analyzer ...
[08/31 23:47:24    459s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:47:24    459s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:47:24    459s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:47:24    459s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:47:24    459s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:47:24    459s] 
[08/31 23:47:24    459s] Creating Lib Analyzer, finished. 
[08/31 23:47:24    459s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1190.9M, totSessionCpu=0:07:40 **
[08/31 23:47:24    459s] #Created 135 library cell signatures
[08/31 23:47:24    459s] #Created 12865 NETS and 0 SPECIALNETS signatures
[08/31 23:47:25    459s] #Created 34929 instance signatures
[08/31 23:47:25    459s] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1191.52 (MB), peak = 1499.70 (MB)
[08/31 23:47:25    460s] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1191.57 (MB), peak = 1499.70 (MB)
[08/31 23:47:25    460s] Begin checking placement ... (start mem=1606.2M, init mem=1606.2M)
[08/31 23:47:25    460s] *info: Placed = 34929         
[08/31 23:47:25    460s] *info: Unplaced = 0           
[08/31 23:47:25    460s] Placement Density:100.00%(50076/50076)
[08/31 23:47:25    460s] Placement Density (including fixed std cells):100.00%(50076/50076)
[08/31 23:47:25    460s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.2; mem=1606.2M)
[08/31 23:47:25    460s]  Initial DC engine is -> aae
[08/31 23:47:25    460s]  
[08/31 23:47:25    460s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[08/31 23:47:25    460s]  
[08/31 23:47:25    460s]  
[08/31 23:47:25    460s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[08/31 23:47:25    460s]  
[08/31 23:47:25    460s] Reset EOS DB
[08/31 23:47:25    460s] Ignoring AAE DB Resetting ...
[08/31 23:47:25    460s]  Set Options for AAE Based Opt flow 
[08/31 23:47:25    460s] *** optDesign -postRoute ***
[08/31 23:47:25    460s] DRC Margin: user margin 0.0; extra margin 0
[08/31 23:47:25    460s] Setup Target Slack: user slack 0
[08/31 23:47:25    460s] Hold Target Slack: user slack 0
[08/31 23:47:25    460s] Deleting Cell Server ...
[08/31 23:47:25    460s] Deleting Lib Analyzer.
[08/31 23:47:25    460s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:47:25    460s] Summary for sequential cells identification: 
[08/31 23:47:25    460s]   Identified SBFF number: 16
[08/31 23:47:25    460s]   Identified MBFF number: 0
[08/31 23:47:25    460s]   Identified SB Latch number: 0
[08/31 23:47:25    460s]   Identified MB Latch number: 0
[08/31 23:47:25    460s]   Not identified SBFF number: 0
[08/31 23:47:25    460s]   Not identified MBFF number: 0
[08/31 23:47:25    460s]   Not identified SB Latch number: 0
[08/31 23:47:25    460s]   Not identified MB Latch number: 0
[08/31 23:47:25    460s]   Number of sequential cells which are not FFs: 13
[08/31 23:47:25    460s] Creating Cell Server, finished. 
[08/31 23:47:25    460s] 
[08/31 23:47:25    460s] Deleting Cell Server ...
[08/31 23:47:25    460s] ** INFO : this run is activating 'postRoute' automaton
[08/31 23:47:25    460s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d'. 9716 times net's RC data read were performed.
[08/31 23:47:25    460s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=34929 and nets=12865 using extraction engine 'postRoute' at effort level 'low' .
[08/31 23:47:25    460s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:47:25    460s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:47:25    460s] PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:47:25    460s] RC Extraction called in multi-corner(1) mode.
[08/31 23:47:25    460s] Process corner(s) are loaded.
[08/31 23:47:25    460s]  Corner: standard
[08/31 23:47:25    460s] extractDetailRC Option : -outfile /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d -maxResLength 200  -extended
[08/31 23:47:25    460s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/31 23:47:25    460s]       RC Corner Indexes            0   
[08/31 23:47:25    460s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:47:25    460s] Coupling Cap. Scaling Factor : 1.00000 
[08/31 23:47:25    460s] Resistance Scaling Factor    : 1.00000 
[08/31 23:47:25    460s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:47:25    460s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:47:25    460s] Shrink Factor                : 1.00000
[08/31 23:47:26    460s] Initializing multi-corner capacitance tables ... 
[08/31 23:47:26    460s] Initializing multi-corner resistance tables ...
[08/31 23:47:26    461s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1598.2M)
[08/31 23:47:26    461s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d' for storing RC.
[08/31 23:47:26    461s] Extracted 10.0009% (CPU Time= 0:00:00.6  MEM= 1664.0M)
[08/31 23:47:26    461s] Extracted 20.0012% (CPU Time= 0:00:00.7  MEM= 1664.0M)
[08/31 23:47:26    461s] Extracted 30.0014% (CPU Time= 0:00:00.8  MEM= 1664.0M)
[08/31 23:47:26    461s] Extracted 40.0009% (CPU Time= 0:00:00.9  MEM= 1664.0M)
[08/31 23:47:27    461s] Extracted 50.0011% (CPU Time= 0:00:01.1  MEM= 1664.0M)
[08/31 23:47:27    462s] Extracted 60.0013% (CPU Time= 0:00:01.3  MEM= 1664.0M)
[08/31 23:47:27    462s] Extracted 70.0008% (CPU Time= 0:00:01.4  MEM= 1664.0M)
[08/31 23:47:27    462s] Extracted 80.001% (CPU Time= 0:00:01.7  MEM= 1664.0M)
[08/31 23:47:27    462s] Extracted 90.0012% (CPU Time= 0:00:02.0  MEM= 1664.0M)
[08/31 23:47:28    463s] Extracted 100% (CPU Time= 0:00:02.6  MEM= 1668.0M)
[08/31 23:47:28    463s] Number of Extracted Resistors     : 207539
[08/31 23:47:28    463s] Number of Extracted Ground Cap.   : 217251
[08/31 23:47:28    463s] Number of Extracted Coupling Cap. : 331560
[08/31 23:47:28    463s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d' for reading.
[08/31 23:47:28    463s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/31 23:47:28    463s]  Corner: standard
[08/31 23:47:28    463s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1636.0M)
[08/31 23:47:28    463s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb_Filter.rcdb.d' for storing RC.
[08/31 23:47:29    463s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d'. 9716 times net's RC data read were performed.
[08/31 23:47:29    463s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1635.957M)
[08/31 23:47:29    463s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d' for reading.
[08/31 23:47:29    463s] processing rcdb (/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d) for hinst (top) of cell (DLX_IR_SIZE32_PC_SIZE32);
[08/31 23:47:29    464s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1635.957M)
[08/31 23:47:29    464s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:04.0  MEM: 1635.957M)
[08/31 23:47:29    464s] Unfixed 0 ViaPillar Nets
[08/31 23:47:29    464s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[08/31 23:47:29    464s] *info: All cells identified as Buffer and Delay cells:
[08/31 23:47:29    464s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[08/31 23:47:29    464s] *info: ------------------------------------------------------------------
[08/31 23:47:29    464s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[08/31 23:47:29    464s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[08/31 23:47:29    464s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[08/31 23:47:29    464s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[08/31 23:47:29    464s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[08/31 23:47:29    464s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[08/31 23:47:29    464s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[08/31 23:47:29    464s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[08/31 23:47:29    464s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[08/31 23:47:29    464s] Unfixed 0 ViaPillar Nets
[08/31 23:47:29    464s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[08/31 23:47:29    464s] GigaOpt Hold Optimizer is used
[08/31 23:47:29    464s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d' for reading.
[08/31 23:47:29    464s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1613.6M)
[08/31 23:47:29    464s] Initializing multi-corner capacitance tables ... 
[08/31 23:47:29    464s] Initializing multi-corner resistance tables ...
[08/31 23:47:29    464s] End AAE Lib Interpolated Model. (MEM=1613.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:47:29    464s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:45 mem=1613.6M ***
[08/31 23:47:31    465s] ### Creating LA Mngr. totSessionCpu=0:07:46 mem=1613.6M
[08/31 23:47:31    466s] ### Creating LA Mngr, finished. totSessionCpu=0:07:46 mem=1613.5M
[08/31 23:47:31    466s] ### Creating LA Mngr. totSessionCpu=0:07:47 mem=1743.2M
[08/31 23:47:31    466s] ### Creating LA Mngr, finished. totSessionCpu=0:07:47 mem=1743.2M
[08/31 23:47:31    466s] 
[08/31 23:47:31    466s] Creating Lib Analyzer ...
[08/31 23:47:31    466s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:47:31    466s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:47:31    466s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:47:31    466s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:47:31    466s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:47:31    466s] 
[08/31 23:47:32    467s] Creating Lib Analyzer, finished. 
[08/31 23:47:32    467s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[08/31 23:47:32    467s] *info: Run optDesign holdfix with 6 threads.
[08/31 23:47:32    467s] Effort level <high> specified for reg2reg path_group
[08/31 23:47:32    467s] End AAE Lib Interpolated Model. (MEM=2195.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:47:32    467s] **INFO: Starting Non-Blocking QThread
[08/31 23:47:32    467s] **INFO: Distributing 6 CPU to Master 3 CPU and QThread 3 CPU
[08/31 23:47:32    467s] Non-Blocking console log file: /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/opt_qtdata_sDRasB/qtjob.1598910452.console
[08/31 23:47:32    467s] Multi-CPU acceleration using 2 CPU(s).
[08/31 23:47:33    468s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:47:33    468s] Begin IPO call back ...
[08/31 23:47:33    468s] End IPO call back ...
[08/31 23:47:33    468s] #################################################################################
[08/31 23:47:33    468s] # Design Stage: PostRoute
[08/31 23:47:33    468s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:47:33    468s] # Design Mode: 90nm
[08/31 23:47:33    468s] # Analysis Mode: MMMC OCV 
[08/31 23:47:33    468s] # Parasitics Mode: SPEF/RCDB
[08/31 23:47:33    468s] # Signoff Settings: SI On 
[08/31 23:47:33    468s] #################################################################################
[08/31 23:47:34    469s] Topological Sorting (REAL = 0:00:01.0, MEM = 2193.4M, InitMEM = 2193.4M)
[08/31 23:47:34    469s] Setting infinite Tws ...
[08/31 23:47:34    469s] First Iteration Infinite Tw... 
[08/31 23:47:34    469s] Calculate early delays in OCV mode...
[08/31 23:47:34    469s] Calculate late delays in OCV mode...
[08/31 23:47:34    469s] Start delay calculation (fullDC) (3 T). (MEM=2193.4)
[08/31 23:47:34    469s] End AAE Lib Interpolated Model. (MEM=2209.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:47:39    479s] Total number of fetched objects 14167
[08/31 23:47:39    479s] AAE_INFO-618: Total number of nets in the design is 12865,  100.0 percent of the nets selected for SI analysis
[08/31 23:47:39    479s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:47:39    479s] End delay calculation. (MEM=2408.53 CPU=0:00:09.6 REAL=0:00:05.0)
[08/31 23:47:39    479s] End delay calculation (fullDC). (MEM=2408.53 CPU=0:00:10.3 REAL=0:00:05.0)
[08/31 23:47:39    479s] *** CDM Built up (cpu=0:00:10.7  real=0:00:06.0  mem= 2408.5M) ***
[08/31 23:47:40    480s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2376.5M)
[08/31 23:47:40    480s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:47:40    480s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2408.5M)
[08/31 23:47:40    480s] 
[08/31 23:47:40    480s] Executing IPO callback for view pruning ..
[08/31 23:47:40    480s] Starting SI iteration 2
[08/31 23:47:41    480s] Calculate early delays in OCV mode...
[08/31 23:47:41    480s] Calculate late delays in OCV mode...
[08/31 23:47:41    480s] Start delay calculation (fullDC) (3 T). (MEM=2416.57)
[08/31 23:47:41    480s] End AAE Lib Interpolated Model. (MEM=2416.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:47:41    481s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:47:41    481s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 14167. 
[08/31 23:47:41    481s] Total number of fetched objects 14167
[08/31 23:47:41    481s] AAE_INFO-618: Total number of nets in the design is 12865,  1.5 percent of the nets selected for SI analysis
[08/31 23:47:41    481s] End delay calculation. (MEM=2384.57 CPU=0:00:01.0 REAL=0:00:00.0)
[08/31 23:47:41    481s] End delay calculation (fullDC). (MEM=2384.57 CPU=0:00:01.1 REAL=0:00:00.0)
[08/31 23:47:41    481s] *** CDM Built up (cpu=0:00:01.1  real=0:00:00.0  mem= 2384.6M) ***
[08/31 23:47:42    483s] *** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:09.0 totSessionCpu=0:08:03 mem=2384.6M)
[08/31 23:47:42    483s] Done building cte setup timing graph (fixHold) cpu=0:00:18.6 real=0:00:13.0 totSessionCpu=0:08:03 mem=2384.6M ***
[08/31 23:47:43    483s] Setting latch borrow mode to budget during optimization.
[08/31 23:47:44    484s] *info: category slack lower bound [L 0.0] default
[08/31 23:47:44    484s] *info: category slack lower bound [H 0.0] reg2reg 
[08/31 23:47:44    484s] --------------------------------------------------- 
[08/31 23:47:44    484s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/31 23:47:44    484s] --------------------------------------------------- 
[08/31 23:47:44    484s]          WNS    reg2regWNS
[08/31 23:47:44    484s]  -922337203685477.625 ns   -922337203685477.625 ns
[08/31 23:47:44    484s] --------------------------------------------------- 
[08/31 23:47:44    484s]   Timing Snapshot: (REF)
[08/31 23:47:44    484s]      Weighted WNS: -922337203685477.625
[08/31 23:47:44    484s]       All  PG WNS: 0.000
[08/31 23:47:44    484s]       High PG WNS: 0.000
[08/31 23:47:44    484s]       All  PG TNS: 0.000
[08/31 23:47:44    484s]       High PG TNS: 0.000
[08/31 23:47:44    484s]    Category Slack: { }
[08/31 23:47:44    484s] 
[08/31 23:47:44    484s]  
   ____________________________________________________________________
__/ message from Non-Blocking QThread
[08/31 23:47:44    499s] [08/31 23:47:32    467s] Multithreaded Timing Analysis is initialized with 3 threads
[08/31 23:47:32    467s] 
[08/31 23:47:32    467s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:47:32    467s] Info: 3 threads available for lower-level modules during optimization.
[08/31 23:47:32    467s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:47:32    467s] Begin IPO call back ...
[08/31 23:47:32    467s] End IPO call back ...
[08/31 23:47:32    467s] #################################################################################
[08/31 23:47:32    467s] # Design Stage: PostRoute
[08/31 23:47:32    467s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:47:32    467s] # Design Mode: 90nm
[08/31 23:47:32    467s] # Analysis Mode: MMMC OCV 
[08/31 23:47:32    467s] # Parasitics Mode: SPEF/RCDB
[08/31 23:47:32    467s] # Signoff Settings: SI On 
[08/31 23:47:32    467s] #################################################################################
[08/31 23:47:32    467s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[08/31 23:47:32    467s] Setting infinite Tws ...
[08/31 23:47:32    467s] First Iteration Infinite Tw... 
[08/31 23:47:32    467s] Calculate late delays in OCV mode...
[08/31 23:47:32    467s] Calculate early delays in OCV mode...
[08/31 23:47:32    467s] Start delay calculation (fullDC) (3 T). (MEM=0)
[08/31 23:47:32    467s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:47:32    467s] Total number of fetched objects 14167
[08/31 23:47:32    467s] AAE_INFO-618: Total number of nets in the design is 12865,  100.0 percent of the nets selected for SI analysis
[08/31 23:47:32    467s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/31 23:47:32    467s] End delay calculation. (MEM=0 CPU=0:00:09.3 REAL=0:00:05.0)
[08/31 23:47:32    467s] End delay calculation (fullDC). (MEM=0 CPU=0:00:09.9 REAL=0:00:06.0)
[08/31 23:47:32    467s] *** CDM Built up (cpu=0:00:10.3  real=0:00:06.0  mem= 0.0M) ***
[08/31 23:47:32    467s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[08/31 23:47:32    467s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:47:32    467s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[08/31 23:47:32    467s] 
[08/31 23:47:32    467s] Executing IPO callback for view pruning ..
[08/31 23:47:32    467s] Starting SI iteration 2
[08/31 23:47:32    467s] Calculate late delays in OCV mode...
[08/31 23:47:32    467s] Calculate early delays in OCV mode...
[08/31 23:47:32    467s] Start delay calculation (fullDC) (3 T). (MEM=0)
[08/31 23:47:32    467s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:47:32    467s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:47:32    467s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
[08/31 23:47:32    467s] Total number of fetched objects 14167
[08/31 23:47:32    467s] AAE_INFO-618: Total number of nets in the design is 12865,  1.5 percent of the nets selected for SI analysis
[08/31 23:47:32    467s] End delay calculation. (MEM=0 CPU=0:00:01.0 REAL=0:00:01.0)
[08/31 23:47:32    467s] End delay calculation (fullDC). (MEM=0 CPU=0:00:01.1 REAL=0:00:01.0)
[08/31 23:47:32    467s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 0.0M) ***
[08/31 23:47:32    467s] *** Done Building Timing Graph (cpu=0:00:14.1 real=0:00:10.0 totSessionCpu=0:00:41.5 mem=0.0M)
[08/31 23:47:32    467s] Done building cte hold timing graph (fixHold) cpu=0:00:15.5 real=0:00:11.0 totSessionCpu=0:00:41.5 mem=0.0M ***
[08/31 23:47:32    467s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.8 real=0:00:11.0 totSessionCpu=0:00:41.8 mem=0.0M ***
[08/31 23:47:32    467s] Timing Data dump into file /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/coe_eosdata_duohNG/default.twf, for view: default 
[08/31 23:47:32    467s] 	 Dumping view 0 default 
[08/31 23:47:32    467s] Info: pop threads available for lower-level modules during optimization.
_______________________________________________________________________
[08/31 23:47:44    499s] Loading timing data from /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/coe_eosdata_duohNG/default.twf 
[08/31 23:47:44    499s] 	 Loading view 0 default 
[08/31 23:47:44    500s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.617%
       (100.000% with Fillers)
------------------------------------------------------------
Deleting Cell Server ...
[08/31 23:47:44    500s] Deleting Lib Analyzer.
[08/31 23:47:44    500s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:47:44    500s] Summary for sequential cells identification: 
[08/31 23:47:44    500s]   Identified SBFF number: 16
[08/31 23:47:44    500s]   Identified MBFF number: 0
[08/31 23:47:44    500s]   Identified SB Latch number: 0
[08/31 23:47:44    500s]   Identified MB Latch number: 0
[08/31 23:47:44    500s]   Not identified SBFF number: 0
[08/31 23:47:44    500s]   Not identified MBFF number: 0
[08/31 23:47:44    500s]   Not identified SB Latch number: 0
[08/31 23:47:44    500s]   Not identified MB Latch number: 0
[08/31 23:47:44    500s]   Number of sequential cells which are not FFs: 13
[08/31 23:47:44    500s] Creating Cell Server, finished. 
[08/31 23:47:44    500s] 
[08/31 23:47:44    500s] Deleting Cell Server ...
[08/31 23:47:44    500s] 
[08/31 23:47:44    500s] Creating Lib Analyzer ...
[08/31 23:47:44    500s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:47:44    500s] Summary for sequential cells identification: 
[08/31 23:47:44    500s]   Identified SBFF number: 16
[08/31 23:47:44    500s]   Identified MBFF number: 0
[08/31 23:47:44    500s]   Identified SB Latch number: 0
[08/31 23:47:44    500s]   Identified MB Latch number: 0
[08/31 23:47:44    500s]   Not identified SBFF number: 0
[08/31 23:47:44    500s]   Not identified MBFF number: 0
[08/31 23:47:44    500s]   Not identified SB Latch number: 0
[08/31 23:47:44    500s]   Not identified MB Latch number: 0
[08/31 23:47:44    500s]   Number of sequential cells which are not FFs: 13
[08/31 23:47:44    500s] Creating Cell Server, finished. 
[08/31 23:47:44    500s] 
[08/31 23:47:44    500s] 
[08/31 23:47:44    500s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:47:44    500s]   
[08/31 23:47:44    500s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:47:44    500s]   Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:47:44    500s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:47:44    500s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:47:44    500s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:47:44    500s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:47:44    500s] 
[08/31 23:47:45    500s] Creating Lib Analyzer, finished. 
[08/31 23:47:45    500s] 
[08/31 23:47:45    500s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[08/31 23:47:45    500s] *Info: worst delay setup view: default
[08/31 23:47:45    500s] Footprint list for hold buffering (delay unit: ps)
[08/31 23:47:45    500s] =================================================================
[08/31 23:47:45    500s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[08/31 23:47:45    500s] ------------------------------------------------------------------
[08/31 23:47:45    500s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[08/31 23:47:45    500s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[08/31 23:47:45    500s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[08/31 23:47:45    500s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[08/31 23:47:45    500s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[08/31 23:47:45    500s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[08/31 23:47:45    500s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[08/31 23:47:45    500s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[08/31 23:47:45    500s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[08/31 23:47:45    500s] =================================================================
[08/31 23:47:45    500s] **optDesign ... cpu = 0:00:41, real = 0:00:21, mem = 1234.2M, totSessionCpu=0:08:21 **
[08/31 23:47:45    500s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:47:45    501s] --------------------------------------------------- 
[08/31 23:47:45    501s]    Hold Timing Summary  - Initial 
[08/31 23:47:45    501s] --------------------------------------------------- 
[08/31 23:47:45    501s]  Target slack: 0.000 ns
[08/31 23:47:45    501s] View: default 
[08/31 23:47:45    501s] 	WNS: 200000.000 
[08/31 23:47:45    501s] 	TNS: 0.000 
[08/31 23:47:45    501s] 	VP: 0 
[08/31 23:47:45    501s] 	Worst hold path end point: datapath_i/execute_stage_dp/alu_reg_out/D_I_0/Q_reg/D 
[08/31 23:47:45    501s] --------------------------------------------------- 
[08/31 23:47:45    501s]    Setup Timing Summary  - Initial 
[08/31 23:47:45    501s] --------------------------------------------------- 
[08/31 23:47:45    501s]  Target slack: 0.000 ns
[08/31 23:47:45    501s] View: default 
[08/31 23:47:45    501s] 	WNS: 922337203685477.625 
[08/31 23:47:45    501s] 	TNS: 0.000 
[08/31 23:47:45    501s] 	VP: 0 
[08/31 23:47:45    501s] 	Worst setup path end point:[NULL] 
[08/31 23:47:45    501s] --------------------------------------------------- 
[08/31 23:47:45    501s] *** Hold timing is met. Hold fixing is not needed 
[08/31 23:47:45    501s] Latch borrow mode reset to max_borrow
[08/31 23:47:45    502s] Reported timing to dir ./timingReports
[08/31 23:47:45    502s] **optDesign ... cpu = 0:00:42, real = 0:00:21, mem = 1217.7M, totSessionCpu=0:08:22 **
[08/31 23:47:45    502s] End AAE Lib Interpolated Model. (MEM=1612.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:47:45    502s] Begin: glitch net info
[08/31 23:47:46    502s] glitch slack range: number of glitch nets
[08/31 23:47:46    502s] glitch slack < -0.32 : 0
[08/31 23:47:46    502s] -0.32 < glitch slack < -0.28 : 0
[08/31 23:47:46    502s] -0.28 < glitch slack < -0.24 : 0
[08/31 23:47:46    502s] -0.24 < glitch slack < -0.2 : 0
[08/31 23:47:46    502s] -0.2 < glitch slack < -0.16 : 0
[08/31 23:47:46    502s] -0.16 < glitch slack < -0.12 : 0
[08/31 23:47:46    502s] -0.12 < glitch slack < -0.08 : 0
[08/31 23:47:46    502s] -0.08 < glitch slack < -0.04 : 0
[08/31 23:47:46    502s] -0.04 < glitch slack : 0
[08/31 23:47:46    502s] End: glitch net info
[08/31 23:47:46    502s] End AAE Lib Interpolated Model. (MEM=1670.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:47:46    502s] **INFO: Starting Blocking QThread with 6 CPU
[08/31 23:47:46    502s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[08/31 23:47:46    502s] Multi-CPU acceleration using 6 CPU(s).
[08/31 23:47:46    502s] Multithreaded Timing Analysis is initialized with 6 threads
[08/31 23:47:46    502s] 
[08/31 23:47:46    502s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:47:46    502s] Begin IPO call back ...
[08/31 23:47:46    502s] End IPO call back ...
[08/31 23:47:46    502s] #################################################################################
[08/31 23:47:46    502s] # Design Stage: PostRoute
[08/31 23:47:46    502s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:47:46    502s] # Design Mode: 90nm
[08/31 23:47:46    502s] # Analysis Mode: MMMC OCV 
[08/31 23:47:46    502s] # Parasitics Mode: SPEF/RCDB
[08/31 23:47:46    502s] # Signoff Settings: SI On 
[08/31 23:47:46    502s] #################################################################################
[08/31 23:47:46    502s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[08/31 23:47:46    502s] Setting infinite Tws ...
[08/31 23:47:46    502s] First Iteration Infinite Tw... 
[08/31 23:47:46    502s] Calculate late delays in OCV mode...
[08/31 23:47:46    502s] Calculate early delays in OCV mode...
[08/31 23:47:46    502s] Start delay calculation (fullDC) (6 T). (MEM=0)
[08/31 23:47:46    502s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:47:46    502s] Total number of fetched objects 14167
[08/31 23:47:46    502s] AAE_INFO-618: Total number of nets in the design is 12865,  100.0 percent of the nets selected for SI analysis
[08/31 23:47:46    502s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/31 23:47:46    502s] End delay calculation. (MEM=153.199 CPU=0:00:09.2 REAL=0:00:03.0)
[08/31 23:47:46    502s] End delay calculation (fullDC). (MEM=153.199 CPU=0:00:09.8 REAL=0:00:03.0)
[08/31 23:47:46    502s] *** CDM Built up (cpu=0:00:10.2  real=0:00:04.0  mem= 153.2M) ***
[08/31 23:47:46    502s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 121.2M)
[08/31 23:47:46    502s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:47:46    502s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 153.2M)
[08/31 23:47:46    502s] Starting SI iteration 2
[08/31 23:47:46    502s] Calculate late delays in OCV mode...
[08/31 23:47:46    502s] Calculate early delays in OCV mode...
[08/31 23:47:46    502s] Start delay calculation (fullDC) (6 T). (MEM=161.246)
[08/31 23:47:46    502s] End AAE Lib Interpolated Model. (MEM=161.246 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:47:46    502s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:47:46    502s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
[08/31 23:47:46    502s] Total number of fetched objects 14167
[08/31 23:47:46    502s] AAE_INFO-618: Total number of nets in the design is 12865,  1.5 percent of the nets selected for SI analysis
[08/31 23:47:46    502s] End delay calculation. (MEM=129.242 CPU=0:00:01.0 REAL=0:00:01.0)
[08/31 23:47:46    502s] End delay calculation (fullDC). (MEM=129.242 CPU=0:00:01.1 REAL=0:00:01.0)
[08/31 23:47:46    502s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 129.2M) ***
[08/31 23:47:46    502s] *** Done Building Timing Graph (cpu=0:00:14.5 real=0:00:06.0 totSessionCpu=0:00:57.1 mem=129.2M)
[08/31 23:47:53    517s]  
_______________________________________________________________________
[08/31 23:47:54    518s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.617%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:16.1, REAL=0:00:08.0, MEM=1623.0M
[08/31 23:47:54    518s] **optDesign ... cpu = 0:00:59, real = 0:00:30, mem = 1215.2M, totSessionCpu=0:08:38 **
[08/31 23:47:54    518s]  ReSet Options after AAE Based Opt flow 
[08/31 23:47:54    518s] *** Finished optDesign ***
[08/31 23:47:54    518s] 
[08/31 23:47:54    518s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:59.9 real=0:00:31.2)
[08/31 23:47:54    518s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:47:54    518s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:04.0 real=0:00:04.0)
[08/31 23:47:54    518s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:47:54    518s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:37.7 real=0:00:16.4)
[08/31 23:47:54    518s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:47:54    518s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:47:54    518s] Deleting Lib Analyzer.
[08/31 23:47:54    518s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d' for reading.
[08/31 23:47:54    518s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_6hUUE5.rcdb.d'. 9716 times net's RC data read were performed.
[08/31 23:47:54    518s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1645.0M)
[08/31 23:47:54    518s] Info: Destroy the CCOpt slew target map.
[08/31 23:47:54    518s] <CMD> saveDesign DLX_IR_SIZE32_PC_SIZE32_nopt_saved
[08/31 23:47:54    518s] The in-memory database contained RC information but was not saved. To save 
[08/31 23:47:54    518s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[08/31 23:47:54    518s] so it should only be saved when it is really desired.
[08/31 23:47:55    518s] #% Begin save design ... (date=08/31 23:47:54, mem=1212.2M)
[08/31 23:47:55    518s] % Begin Save netlist data ... (date=08/31 23:47:55, mem=1212.8M)
[08/31 23:47:55    518s] Writing Binary DB to DLX_IR_SIZE32_PC_SIZE32_nopt_saved.dat/DLX_IR_SIZE32_PC_SIZE32.v.bin in single-threaded mode...
[08/31 23:47:55    518s] % End Save netlist data ... (date=08/31 23:47:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1213.2M, current mem=1213.2M)
[08/31 23:47:55    518s] % Begin Save AAE data ... (date=08/31 23:47:55, mem=1213.2M)
[08/31 23:47:55    518s] Saving AAE Data ...
[08/31 23:47:55    518s] % End Save AAE data ... (date=08/31 23:47:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1213.2M, current mem=1213.2M)
[08/31 23:47:55    518s] % Begin Save clock tree data ... (date=08/31 23:47:55, mem=1213.4M)
[08/31 23:47:55    518s] % End Save clock tree data ... (date=08/31 23:47:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1213.4M, current mem=1213.4M)
[08/31 23:47:55    518s] Saving preference file DLX_IR_SIZE32_PC_SIZE32_nopt_saved.dat/gui.pref.tcl ...
[08/31 23:47:55    518s] Saving mode setting ...
[08/31 23:47:55    518s] Saving global file ...
[08/31 23:47:55    518s] Saving symbol-table file in separate thread ...
[08/31 23:47:55    519s] Saving Drc markers ...
[08/31 23:47:55    519s] ... No Drc file written since there is no markers found.
[08/31 23:47:55    519s] % Begin Save routing data ... (date=08/31 23:47:55, mem=1214.1M)
[08/31 23:47:55    519s] Saving route file ...
[08/31 23:47:56    519s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1645.0M) ***
[08/31 23:47:56    519s] % End Save routing data ... (date=08/31 23:47:56, total cpu=0:00:00.5, real=0:00:01.0, peak res=1215.2M, current mem=1215.2M)
[08/31 23:47:56    519s] Saving floorplan file in separate thread ...
[08/31 23:47:56    519s] Saving PG Conn file in separate thread ...
[08/31 23:47:56    519s] Saving placement file in separate thread ...
[08/31 23:47:56    519s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/31 23:47:56    519s] ** Saving stdCellPlacement_binary (version# 1) ...
[08/31 23:47:56    519s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1645.0M) ***
[08/31 23:47:56    519s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[08/31 23:47:56    519s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/31 23:47:56    519s] Saving property file DLX_IR_SIZE32_PC_SIZE32_nopt_saved.dat/DLX_IR_SIZE32_PC_SIZE32.prop
[08/31 23:47:56    519s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1645.0M) ***
[08/31 23:47:56    519s] #Saving pin access info...
[08/31 23:47:56    519s] #
[08/31 23:47:56    519s] % Begin Save power constraints data ... (date=08/31 23:47:56, mem=1217.5M)
[08/31 23:47:56    519s] % End Save power constraints data ... (date=08/31 23:47:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1217.5M, current mem=1217.5M)
[08/31 23:47:56    519s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/31 23:47:57    520s] Generated self-contained design DLX_IR_SIZE32_PC_SIZE32_nopt_saved.dat
[08/31 23:47:57    520s] #% End save design ... (date=08/31 23:47:57, total cpu=0:00:01.6, real=0:00:02.0, peak res=1217.5M, current mem=1124.9M)
[08/31 23:47:57    520s] *** Message Summary: 0 warning(s), 0 error(s)
[08/31 23:47:57    520s] 
[08/31 23:47:57    520s] <CMD> reset_parasitics
[08/31 23:47:57    520s] <CMD> extractRC
[08/31 23:47:57    520s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=34929 and nets=12865 using extraction engine 'postRoute' at effort level 'low' .
[08/31 23:47:57    520s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:47:57    520s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:47:57    520s] PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:47:57    520s] RC Extraction called in multi-corner(1) mode.
[08/31 23:47:57    520s] Process corner(s) are loaded.
[08/31 23:47:57    520s]  Corner: standard
[08/31 23:47:57    520s] extractDetailRC Option : -outfile /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d -maxResLength 200  -extended
[08/31 23:47:57    520s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/31 23:47:57    520s]       RC Corner Indexes            0   
[08/31 23:47:57    520s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:47:57    520s] Coupling Cap. Scaling Factor : 1.00000 
[08/31 23:47:57    520s] Resistance Scaling Factor    : 1.00000 
[08/31 23:47:57    520s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:47:57    520s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:47:57    520s] Shrink Factor                : 1.00000
[08/31 23:47:57    520s] Initializing multi-corner capacitance tables ... 
[08/31 23:47:57    520s] Initializing multi-corner resistance tables ...
[08/31 23:47:58    520s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1573.9M)
[08/31 23:47:58    520s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for storing RC.
[08/31 23:47:58    521s] Extracted 10.0009% (CPU Time= 0:00:00.6  MEM= 1623.6M)
[08/31 23:47:58    521s] Extracted 20.0012% (CPU Time= 0:00:00.6  MEM= 1623.6M)
[08/31 23:47:58    521s] Extracted 30.0014% (CPU Time= 0:00:00.7  MEM= 1623.6M)
[08/31 23:47:58    521s] Extracted 40.0009% (CPU Time= 0:00:00.8  MEM= 1623.6M)
[08/31 23:47:58    521s] Extracted 50.0011% (CPU Time= 0:00:01.0  MEM= 1623.6M)
[08/31 23:47:58    521s] Extracted 60.0013% (CPU Time= 0:00:01.1  MEM= 1623.6M)
[08/31 23:47:59    521s] Extracted 70.0008% (CPU Time= 0:00:01.3  MEM= 1623.6M)
[08/31 23:47:59    522s] Extracted 80.001% (CPU Time= 0:00:01.6  MEM= 1623.6M)
[08/31 23:47:59    522s] Extracted 90.0012% (CPU Time= 0:00:01.9  MEM= 1623.6M)
[08/31 23:48:00    523s] Extracted 100% (CPU Time= 0:00:02.5  MEM= 1627.6M)
[08/31 23:48:00    523s] Number of Extracted Resistors     : 207539
[08/31 23:48:00    523s] Number of Extracted Ground Cap.   : 217251
[08/31 23:48:00    523s] Number of Extracted Coupling Cap. : 331560
[08/31 23:48:00    523s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for reading.
[08/31 23:48:00    523s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/31 23:48:00    523s]  Corner: standard
[08/31 23:48:00    523s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1611.6M)
[08/31 23:48:00    523s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb_Filter.rcdb.d' for storing RC.
[08/31 23:48:00    523s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d'. 9716 times net's RC data read were performed.
[08/31 23:48:01    523s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1611.621M)
[08/31 23:48:01    523s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for reading.
[08/31 23:48:01    523s] processing rcdb (/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d) for hinst (top) of cell (DLX_IR_SIZE32_PC_SIZE32);
[08/31 23:48:01    523s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1611.621M)
[08/31 23:48:01    523s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.7  Real Time: 0:00:04.0  MEM: 1611.621M)
[08/31 23:48:01    524s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[08/31 23:48:01    524s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix DLX_IR_SIZE32_PC_SIZE32_nopt_postroute -outDir timingReports
[08/31 23:48:01    524s]  Reset EOS DB
[08/31 23:48:01    524s] Ignoring AAE DB Resetting ...
[08/31 23:48:01    524s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=34929 and nets=12865 using extraction engine 'postRoute' at effort level 'low' .
[08/31 23:48:01    524s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:48:01    524s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:48:01    524s] PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:48:01    524s] RC Extraction called in multi-corner(1) mode.
[08/31 23:48:01    524s] Process corner(s) are loaded.
[08/31 23:48:01    524s]  Corner: standard
[08/31 23:48:01    524s] extractDetailRC Option : -outfile /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d -maxResLength 200  -extended
[08/31 23:48:01    524s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/31 23:48:01    524s]       RC Corner Indexes            0   
[08/31 23:48:01    524s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:48:01    524s] Coupling Cap. Scaling Factor : 1.00000 
[08/31 23:48:01    524s] Resistance Scaling Factor    : 1.00000 
[08/31 23:48:01    524s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:48:01    524s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:48:01    524s] Shrink Factor                : 1.00000
[08/31 23:48:01    524s] Initializing multi-corner capacitance tables ... 
[08/31 23:48:01    524s] Initializing multi-corner resistance tables ...
[08/31 23:48:02    524s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1544.0M)
[08/31 23:48:02    524s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for storing RC.
[08/31 23:48:02    525s] Extracted 10.0009% (CPU Time= 0:00:00.7  MEM= 1593.7M)
[08/31 23:48:02    525s] Extracted 20.0012% (CPU Time= 0:00:00.8  MEM= 1593.7M)
[08/31 23:48:02    525s] Extracted 30.0014% (CPU Time= 0:00:00.9  MEM= 1593.7M)
[08/31 23:48:02    525s] Extracted 40.0009% (CPU Time= 0:00:01.0  MEM= 1593.7M)
[08/31 23:48:02    525s] Extracted 50.0011% (CPU Time= 0:00:01.2  MEM= 1593.7M)
[08/31 23:48:03    525s] Extracted 60.0013% (CPU Time= 0:00:01.3  MEM= 1593.7M)
[08/31 23:48:03    526s] Extracted 70.0008% (CPU Time= 0:00:01.5  MEM= 1593.7M)
[08/31 23:48:03    526s] Extracted 80.001% (CPU Time= 0:00:01.8  MEM= 1593.7M)
[08/31 23:48:03    526s] Extracted 90.0012% (CPU Time= 0:00:02.1  MEM= 1593.7M)
[08/31 23:48:04    527s] Extracted 100% (CPU Time= 0:00:02.7  MEM= 1597.7M)
[08/31 23:48:04    527s] Number of Extracted Resistors     : 207539
[08/31 23:48:04    527s] Number of Extracted Ground Cap.   : 217251
[08/31 23:48:04    527s] Number of Extracted Coupling Cap. : 331560
[08/31 23:48:04    527s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for reading.
[08/31 23:48:04    527s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/31 23:48:04    527s]  Corner: standard
[08/31 23:48:04    527s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1581.7M)
[08/31 23:48:04    527s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb_Filter.rcdb.d' for storing RC.
[08/31 23:48:04    527s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d'. 9716 times net's RC data read were performed.
[08/31 23:48:05    527s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1581.688M)
[08/31 23:48:05    527s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for reading.
[08/31 23:48:05    527s] processing rcdb (/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d) for hinst (top) of cell (DLX_IR_SIZE32_PC_SIZE32);
[08/31 23:48:05    528s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1581.688M)
[08/31 23:48:05    528s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.8  Real Time: 0:00:04.0  MEM: 1581.688M)
[08/31 23:48:05    528s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:48:05    528s] Begin IPO call back ...
[08/31 23:48:05    528s] End IPO call back ...
[08/31 23:48:05    528s] #################################################################################
[08/31 23:48:05    528s] # Design Stage: PostRoute
[08/31 23:48:05    528s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:48:05    528s] # Design Mode: 90nm
[08/31 23:48:05    528s] # Analysis Mode: MMMC OCV 
[08/31 23:48:05    528s] # Parasitics Mode: SPEF/RCDB
[08/31 23:48:05    528s] # Signoff Settings: SI On 
[08/31 23:48:05    528s] #################################################################################
[08/31 23:48:06    529s] Topological Sorting (REAL = 0:00:00.0, MEM = 1619.5M, InitMEM = 1617.9M)
[08/31 23:48:06    529s] Setting infinite Tws ...
[08/31 23:48:06    529s] First Iteration Infinite Tw... 
[08/31 23:48:06    529s] Calculate early delays in OCV mode...
[08/31 23:48:06    529s] Calculate late delays in OCV mode...
[08/31 23:48:06    529s] Start delay calculation (fullDC) (6 T). (MEM=1619.48)
[08/31 23:48:06    530s] Initializing multi-corner capacitance tables ... 
[08/31 23:48:06    530s] Initializing multi-corner resistance tables ...
[08/31 23:48:07    530s] End AAE Lib Interpolated Model. (MEM=1635.83 CPU Time=0:00:00.0, Real Time=0:00:01.0)
[08/31 23:48:07    530s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for reading.
[08/31 23:48:07    530s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1637.8M)
[08/31 23:48:07    530s] AAE_INFO: 6 threads acquired from CTE.
[08/31 23:48:09    540s] Total number of fetched objects 14167
[08/31 23:48:09    540s] AAE_INFO-618: Total number of nets in the design is 12865,  100.0 percent of the nets selected for SI analysis
[08/31 23:48:09    540s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:48:09    540s] End delay calculation. (MEM=2000.3 CPU=0:00:09.7 REAL=0:00:02.0)
[08/31 23:48:09    540s] End delay calculation (fullDC). (MEM=2000.3 CPU=0:00:10.5 REAL=0:00:03.0)
[08/31 23:48:09    540s] *** CDM Built up (cpu=0:00:11.7  real=0:00:04.0  mem= 2000.3M) ***
[08/31 23:48:10    541s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1968.3M)
[08/31 23:48:10    541s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:48:10    541s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2000.3M)
[08/31 23:48:10    541s] Starting SI iteration 2
[08/31 23:48:10    541s] Calculate early delays in OCV mode...
[08/31 23:48:10    541s] Calculate late delays in OCV mode...
[08/31 23:48:10    541s] Start delay calculation (fullDC) (6 T). (MEM=2008.35)
[08/31 23:48:10    541s] End AAE Lib Interpolated Model. (MEM=2008.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:48:11    542s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:48:11    542s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 14167. 
[08/31 23:48:11    542s] Total number of fetched objects 14167
[08/31 23:48:11    542s] AAE_INFO-618: Total number of nets in the design is 12865,  1.5 percent of the nets selected for SI analysis
[08/31 23:48:11    542s] End delay calculation. (MEM=1976.35 CPU=0:00:01.0 REAL=0:00:01.0)
[08/31 23:48:11    542s] End delay calculation (fullDC). (MEM=1976.35 CPU=0:00:01.1 REAL=0:00:01.0)
[08/31 23:48:11    542s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 1976.3M) ***
[08/31 23:48:12    543s] Effort level <high> specified for reg2reg path_group
[08/31 23:48:12    543s] End AAE Lib Interpolated Model. (MEM=1617.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:48:12    543s] Begin: glitch net info
[08/31 23:48:12    543s] glitch slack range: number of glitch nets
[08/31 23:48:12    543s] glitch slack < -0.32 : 0
[08/31 23:48:12    543s] -0.32 < glitch slack < -0.28 : 0
[08/31 23:48:12    543s] -0.28 < glitch slack < -0.24 : 0
[08/31 23:48:12    543s] -0.24 < glitch slack < -0.2 : 0
[08/31 23:48:12    543s] -0.2 < glitch slack < -0.16 : 0
[08/31 23:48:12    543s] -0.16 < glitch slack < -0.12 : 0
[08/31 23:48:12    543s] -0.12 < glitch slack < -0.08 : 0
[08/31 23:48:12    543s] -0.08 < glitch slack < -0.04 : 0
[08/31 23:48:12    543s] -0.04 < glitch slack : 0
[08/31 23:48:12    543s] End: glitch net info
[08/31 23:48:13    545s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.617%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[08/31 23:48:13    545s] Total CPU time: 21.36 sec
[08/31 23:48:13    545s] Total Real time: 12.0 sec
[08/31 23:48:13    545s] Total Memory Usage: 1623.867188 Mbytes
[08/31 23:48:13    545s] Reset AAE Options
[08/31 23:48:13    545s] <CMD> get_time_unit
[08/31 23:48:13    545s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > DLX_IR_SIZE32_PC_SIZE32_nopt.mtarpt
[08/31 23:48:14    546s] <CMD> load_timing_debug_report -name default_report DLX_IR_SIZE32_PC_SIZE32_nopt.mtarpt
[08/31 23:48:14    546s] Parsing file DLX_IR_SIZE32_PC_SIZE32_nopt.mtarpt...
[08/31 23:48:14    546s] **WARN: (IMPGTD-801):	File (DLX_IR_SIZE32_PC_SIZE32_nopt.mtarpt) does not contain any timing paths.
[08/31 23:48:14    546s] This could be because the report is not of the correct format,
[08/31 23:48:14    546s] or because it does not contain any paths (because there are no
[08/31 23:48:14    546s] failing paths in the design, for instance).
[08/31 23:48:14    546s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/31 23:48:14    546s] VERIFY_CONNECTIVITY use new engine.
[08/31 23:48:14    546s] 
[08/31 23:48:14    546s] ******** Start: VERIFY CONNECTIVITY ********
[08/31 23:48:14    546s] Start Time: Mon Aug 31 23:48:14 2020
[08/31 23:48:14    546s] 
[08/31 23:48:14    546s] Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:48:14    546s] Database Units: 2000
[08/31 23:48:14    546s] Design Boundary: (0.0000, 0.0000) (235.2200, 232.6800)
[08/31 23:48:14    546s] Error Limit = 1000; Warning Limit = 50
[08/31 23:48:14    546s] Check all nets
[08/31 23:48:14    546s] Use 6 pthreads
[08/31 23:48:14    547s] 
[08/31 23:48:14    547s] Begin Summary 
[08/31 23:48:14    547s]   Found no problems or warnings.
[08/31 23:48:14    547s] End Summary
[08/31 23:48:14    547s] 
[08/31 23:48:14    547s] End Time: Mon Aug 31 23:48:14 2020
[08/31 23:48:14    547s] Time Elapsed: 0:00:00.0
[08/31 23:48:14    547s] 
[08/31 23:48:14    547s] ******** End: VERIFY CONNECTIVITY ********
[08/31 23:48:14    547s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/31 23:48:14    547s]   (CPU Time: 0:00:01.0  MEM: 32.016M)
[08/31 23:48:14    547s] 
[08/31 23:48:14    547s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[08/31 23:48:14    547s] <CMD> verifyGeometry
[08/31 23:48:14    547s]  *** Starting Verify Geometry (MEM: 1649.9) ***
[08/31 23:48:14    547s] 
[08/31 23:48:14    547s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[08/31 23:48:14    547s]   VERIFY GEOMETRY ...... Starting Verification
[08/31 23:48:14    547s]   VERIFY GEOMETRY ...... Initializing
[08/31 23:48:14    547s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[08/31 23:48:14    547s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[08/31 23:48:14    547s]                   ...... bin size: 2160
[08/31 23:48:14    547s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[08/31 23:48:14    547s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[08/31 23:48:17    550s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[08/31 23:48:17    550s] 
[08/31 23:48:21    554s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[08/31 23:48:21    554s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[08/31 23:48:21    554s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[08/31 23:48:21    554s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[08/31 23:48:21    554s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[08/31 23:48:21    554s] VG: elapsed time: 7.00
[08/31 23:48:21    554s] Begin Summary ...
[08/31 23:48:21    554s]   Cells       : 0
[08/31 23:48:21    554s]   SameNet     : 0
[08/31 23:48:21    554s]   Wiring      : 0
[08/31 23:48:21    554s]   Antenna     : 0
[08/31 23:48:21    554s]   Short       : 0
[08/31 23:48:21    554s]   Overlap     : 0
[08/31 23:48:21    554s] End Summary
[08/31 23:48:21    554s] 
[08/31 23:48:21    554s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/31 23:48:21    554s] 
[08/31 23:48:21    554s] **********End: VERIFY GEOMETRY**********
[08/31 23:48:21    554s]  *** verify geometry (CPU: 0:00:07.2  MEM: 296.9M)
[08/31 23:48:21    554s] 
[08/31 23:48:21    554s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[08/31 23:48:21    554s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/31 23:48:21    554s] <CMD> get_verify_drc_mode -quiet -area
[08/31 23:48:21    554s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/31 23:48:21    554s] <CMD> get_verify_drc_mode -check_implant -quiet
[08/31 23:48:21    554s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[08/31 23:48:21    554s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/31 23:48:21    554s] <CMD> get_verify_drc_mode -check_only -quiet
[08/31 23:48:21    554s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/31 23:48:21    554s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/31 23:48:21    554s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/31 23:48:21    554s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/31 23:48:21    554s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/31 23:48:21    554s] <CMD> get_verify_drc_mode -limit -quiet
[08/31 23:48:21    554s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report DLX_IR_SIZE32_PC_SIZE32_nopt.drc.rpt -limit 1000
[08/31 23:48:21    554s] <CMD> verify_drc
[08/31 23:48:21    554s] #-report DLX_IR_SIZE32_PC_SIZE32_nopt.drc.rpt # string, default="", user setting
[08/31 23:48:21    554s]  *** Starting Verify DRC (MEM: 1946.8) ***
[08/31 23:48:21    554s] 
[08/31 23:48:21    554s]   VERIFY DRC ...... Starting Verification
[08/31 23:48:21    554s]   VERIFY DRC ...... Initializing
[08/31 23:48:21    554s]   VERIFY DRC ...... Deleting Existing Violations
[08/31 23:48:21    554s]   VERIFY DRC ...... Creating Sub-Areas
[08/31 23:48:21    554s]   VERIFY DRC ...... Using new threading
[08/31 23:48:22    556s]  VERIFY DRC ...... Sub-Area: {157.680 0.000 235.220 77.760} 3 of 9  Thread : 1
[08/31 23:48:22    556s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 78.840 77.760} 1 of 9  Thread : 2
[08/31 23:48:22    556s]  VERIFY DRC ...... Sub-Area: {0.000 155.520 78.840 232.680} 7 of 9  Thread : 5
[08/31 23:48:22    556s]  VERIFY DRC ...... Sub-Area: {157.680 155.520 235.220 232.680} 9 of 9  Thread : 3
[08/31 23:48:22    557s]  VERIFY DRC ...... Sub-Area: {78.840 0.000 157.680 77.760} 2 of 9  Thread : 2
[08/31 23:48:22    557s]  VERIFY DRC ...... Sub-Area: {78.840 155.520 157.680 232.680} 8 of 9  Thread : 3
[08/31 23:48:23    558s]  VERIFY DRC ...... Sub-Area: {157.680 77.760 235.220 155.520} 6 of 9  Thread : 2
[08/31 23:48:23    558s]  VERIFY DRC ...... Sub-Area: {0.000 77.760 78.840 155.520} 4 of 9  Thread : 3
[08/31 23:48:23    558s]  VERIFY DRC ...... Thread : 2 finished.
[08/31 23:48:23    558s]  VERIFY DRC ...... Thread : 5 finished.
[08/31 23:48:23    558s]  VERIFY DRC ...... Thread : 1 finished.
[08/31 23:48:23    558s]  VERIFY DRC ...... Thread : 0 finished.
[08/31 23:48:23    558s]  VERIFY DRC ...... Thread : 4 finished.
[08/31 23:48:24    559s]  VERIFY DRC ...... Sub-Area: {78.840 77.760 157.680 155.520} 5 of 9  Thread : 3
[08/31 23:48:24    559s]  VERIFY DRC ...... Thread : 3 finished.
[08/31 23:48:24    559s] 
[08/31 23:48:24    559s]   Verification Complete : 160 Viols.
[08/31 23:48:24    559s] 
[08/31 23:48:24    559s]  *** End Verify DRC (CPU: 0:00:04.5  ELAPSED TIME: 3.00  MEM: 0.0M) ***
[08/31 23:48:24    559s] 
[08/31 23:48:24    559s] <CMD> setDrawView fplan
[08/31 23:48:24    559s] <CMD> fit
[08/31 23:48:24    559s] <CMD> dumpToGIF ./images_nopt/DLX_IR_SIZE32_PC_SIZE32_nopt_fplan
[08/31 23:48:24    559s] <CMD> setDrawView ameba
[08/31 23:48:24    559s] <CMD> fit
[08/31 23:48:24    559s] <CMD> dumpToGIF ./images_nopt/DLX_IR_SIZE32_PC_SIZE32_nopt_ameba
[08/31 23:48:24    559s] <CMD> setDrawView place
[08/31 23:48:24    559s] <CMD> fit
[08/31 23:48:24    559s] <CMD> dumpToGIF ./images_nopt/DLX_IR_SIZE32_PC_SIZE32_nopt_place
[08/31 23:48:25    559s] <CMD> dumpPictures -dir ./images_nopt/ -prefix DLX_IR_SIZE32_PC_SIZE32 -fullScreen
[08/31 23:48:25    559s] [Information] : dumping pictures ...
[08/31 23:48:29    561s] <CMD> saveFPlan ./DLX_IR_SIZE32_PC_SIZE32_nopt_floorplan
[08/31 23:48:29    561s] <CMD> reportGateCount -level 5 -limit 100 -outfile DLX_IR_SIZE32_PC_SIZE32_nopt.gateCount
[08/31 23:48:29    561s] Gate area 0.7980 um^2
[08/31 23:48:29    561s] [0] DLX_IR_SIZE32_PC_SIZE32 Gates=35528 Cells=10557 Area=28351.6 um^2
[08/31 23:48:29    561s] [1] cu_i Gates=827 Cells=286 Area=660.2 um^2
[08/31 23:48:29    561s] [1] datapath_i Gates=34651 Cells=10231 Area=27652.0 um^2
[08/31 23:48:29    561s] [2] datapath_i/fetch_stage_dp Gates=986 Cells=279 Area=786.8 um^2
[08/31 23:48:29    561s] [2] datapath_i/decode_stage_dp Gates=13101 Cells=4184 Area=10454.9 um^2
[08/31 23:48:29    561s] [3] datapath_i/decode_stage_dp/reg_file Gates=11343 Cells=3795 Area=9051.7 um^2
[08/31 23:48:29    561s] [3] datapath_i/decode_stage_dp/reg_a Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:48:29    561s] [3] datapath_i/decode_stage_dp/reg_b Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:48:29    561s] [3] datapath_i/decode_stage_dp/sign_extension_logic_immediate Gates=106 Cells=32 Area=85.1 um^2
[08/31 23:48:29    561s] [3] datapath_i/decode_stage_dp/sign_extension_logic_jump Gates=106 Cells=32 Area=85.1 um^2
[08/31 23:48:29    561s] [3] datapath_i/decode_stage_dp/immediate_reg_mux Gates=181 Cells=64 Area=144.7 um^2
[08/31 23:48:29    561s] [3] datapath_i/decode_stage_dp/reg_immediate Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:48:29    561s] [3] datapath_i/decode_stage_dp/pc_delay_reg1 Gates=220 Cells=33 Area=175.6 um^2
[08/31 23:48:29    561s] [3] datapath_i/decode_stage_dp/pc_delay_reg_2 Gates=220 Cells=33 Area=176.1 um^2
[08/31 23:48:29    561s] [2] datapath_i/execute_stage_dp Gates=19536 Cells=5457 Area=15589.7 um^2
[08/31 23:48:29    561s] [3] datapath_i/execute_stage_dp/alu_opa Gates=181 Cells=64 Area=144.7 um^2
[08/31 23:48:29    561s] [3] datapath_i/execute_stage_dp/alu_opb Gates=181 Cells=64 Area=144.7 um^2
[08/31 23:48:29    561s] [3] datapath_i/execute_stage_dp/general_alu_i Gates=18704 Cells=5237 Area=14926.1 um^2
[08/31 23:48:29    561s] [4] datapath_i/execute_stage_dp/general_alu_i/p4_adder_lab Gates=696 Cells=453 Area=555.9 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/p4_adder_lab/carry_select Gates=216 Cells=165 Area=172.9 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/p4_adder_lab/sums Gates=480 Cells=288 Area=383.0 um^2
[08/31 23:48:29    561s] [4] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i Gates=15536 Cells=3388 Area=12398.3 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUX0_0 Gates=233 Cells=117 Area=185.9 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_1 Gates=261 Cells=127 Area=208.3 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADD1_1 Gates=106 Cells=20 Area=85.1 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_add1_1 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_2 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_2 Gates=284 Cells=139 Area=226.9 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDi_2 Gates=117 Cells=22 Area=93.6 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_addi_2 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_3 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_3 Gates=300 Cells=155 Area=239.4 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDi_3 Gates=128 Cells=24 Area=102.1 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_addi_3 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_4 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_4 Gates=317 Cells=170 Area=253.2 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDi_4 Gates=138 Cells=26 Area=110.7 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_addi_4 Gates=214 Cells=33 Area=170.8 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_5 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_5 Gates=340 Cells=182 Area=271.9 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDi_5 Gates=149 Cells=28 Area=119.2 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_addi_5 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_6 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_6 Gates=364 Cells=194 Area=290.5 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDi_6 Gates=160 Cells=30 Area=127.7 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_addi_6 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_7 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_7 Gates=387 Cells=206 Area=309.1 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDn_7 Gates=170 Cells=32 Area=136.2 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_2 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_3 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_4 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_5 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_6 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:48:29    561s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_7 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:48:29    561s] [4] datapath_i/execute_stage_dp/general_alu_i/r323 Gates=197 Cells=184 Area=157.2 um^2
[08/31 23:48:29    561s] [3] datapath_i/execute_stage_dp/alu_reg_out Gates=214 Cells=33 Area=171.0 um^2
[08/31 23:48:29    561s] [3] datapath_i/execute_stage_dp/reg_del_b Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:48:29    561s] [2] datapath_i/memory_stage_dp Gates=818 Cells=224 Area=653.3 um^2
[08/31 23:48:29    561s] [2] datapath_i/write_back_stage_dp Gates=182 Cells=65 Area=145.8 um^2
[08/31 23:48:29    561s] <CMD> saveNetlist DLX_IR_SIZE32_PC_SIZE32_nopt.v
[08/31 23:48:29    561s] Writing Netlist "DLX_IR_SIZE32_PC_SIZE32_nopt.v" ...
[08/31 23:48:29    561s] <CMD> all_hold_analysis_views 
[08/31 23:48:29    561s] <CMD> all_setup_analysis_views 
[08/31 23:48:29    561s] <CMD> write_sdf  -ideal_clock_network DLX_IR_SIZE32_PC_SIZE32_nopt.sdf
[08/31 23:48:29    561s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[08/31 23:48:29    562s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:48:29    562s] #################################################################################
[08/31 23:48:29    562s] # Design Stage: PostRoute
[08/31 23:48:29    562s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:48:29    562s] # Design Mode: 90nm
[08/31 23:48:29    562s] # Analysis Mode: MMMC OCV 
[08/31 23:48:29    562s] # Parasitics Mode: SPEF/RCDB
[08/31 23:48:29    562s] # Signoff Settings: SI On 
[08/31 23:48:29    562s] #################################################################################
[08/31 23:48:30    563s] Topological Sorting (REAL = 0:00:00.0, MEM = 1922.4M, InitMEM = 1922.4M)
[08/31 23:48:30    563s] Setting infinite Tws ...
[08/31 23:48:30    563s] First Iteration Infinite Tw... 
[08/31 23:48:30    563s] Start delay calculation (fullDC) (6 T). (MEM=1922.35)
[08/31 23:48:30    563s] End AAE Lib Interpolated Model. (MEM=1930.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:48:33    572s] Total number of fetched objects 14167
[08/31 23:48:33    572s] AAE_INFO-618: Total number of nets in the design is 12865,  100.0 percent of the nets selected for SI analysis
[08/31 23:48:34    573s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[08/31 23:48:34    573s] End delay calculation. (MEM=2292.89 CPU=0:00:09.2 REAL=0:00:04.0)
[08/31 23:48:34    573s] End delay calculation (fullDC). (MEM=2292.89 CPU=0:00:09.8 REAL=0:00:04.0)
[08/31 23:48:34    573s] *** CDM Built up (cpu=0:00:10.9  real=0:00:05.0  mem= 2292.9M) ***
[08/31 23:48:34    574s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1648.0M)
[08/31 23:48:34    574s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:48:34    574s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1680.1M)
[08/31 23:48:34    574s] Starting SI iteration 2
[08/31 23:48:34    574s] Start delay calculation (fullDC) (6 T). (MEM=1680.05)
[08/31 23:48:34    574s] End AAE Lib Interpolated Model. (MEM=1680.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:48:35    575s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:48:35    575s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 14167. 
[08/31 23:48:35    575s] Total number of fetched objects 14167
[08/31 23:48:35    575s] AAE_INFO-618: Total number of nets in the design is 12865,  1.5 percent of the nets selected for SI analysis
[08/31 23:48:35    575s] End delay calculation. (MEM=1991.45 CPU=0:00:01.4 REAL=0:00:01.0)
[08/31 23:48:35    575s] End delay calculation (fullDC). (MEM=1991.45 CPU=0:00:01.5 REAL=0:00:01.0)
[08/31 23:48:35    575s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 1991.5M) ***
[08/31 23:48:36    578s] <CMD> set defHierChar /
[08/31 23:48:36    578s] Set Default Input Pin Transition as 0.1 ps.
[08/31 23:48:36    578s] <CMD> set delaycal_input_transition_delay 0.1ps
[08/31 23:48:36    578s] <CMD> set fpIsMaxIoHeight 0
[08/31 23:48:36    578s] <CMD> set init_gnd_net gnd
[08/31 23:48:36    578s] <CMD> set init_mmmc_file Default_10.view
[08/31 23:48:36    578s] <CMD> set init_oa_search_lib {}
[08/31 23:48:36    578s] <CMD> set init_pwr_net vdd
[08/31 23:48:36    578s] <CMD> set init_verilog /home/ms20.50/Desktop/DLX_project/project/synthesis/output_netlist/dlx_irsize32_pcsize32_topt_10.v
[08/31 23:48:36    578s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[08/31 23:48:36    578s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[08/31 23:48:36    578s] <CMD> init_design
[08/31 23:48:36    578s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[08/31 23:48:36    578s] 
[08/31 23:48:36    578s] *** Summary of all messages that are not suppressed in this session:
[08/31 23:48:36    578s] Severity  ID               Count  Summary                                  
[08/31 23:48:36    578s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[08/31 23:48:36    578s] *** Message Summary: 1 warning(s), 0 error(s)
[08/31 23:48:36    578s] 
[08/31 23:48:36    578s] <CMD> getIoFlowFlag
[08/31 23:48:36    578s] <CMD> setIoFlowFlag 0
[08/31 23:48:36    578s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 1 0.6 5 5 5 5
[08/31 23:48:36    578s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[08/31 23:48:36    578s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[08/31 23:48:36    578s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[08/31 23:48:36    578s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/31 23:48:36    578s] <CMD> getIoFlowFlag
[08/31 23:48:36    578s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:48:36    578s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:48:36    578s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:48:36    578s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:48:36    578s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:48:36    578s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:48:36    578s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:48:36    578s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:48:36    578s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:48:36    578s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:48:36    578s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:48:36    578s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:48:36    578s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:48:36    578s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:48:36    578s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:48:36    578s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:48:36    578s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:48:36    578s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:48:36    578s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[08/31 23:48:36    578s] The ring targets are set to core/block ring wires.
[08/31 23:48:36    578s] addRing command will consider rows while creating rings.
[08/31 23:48:36    578s] addRing command will disallow rings to go over rows.
[08/31 23:48:36    578s] addRing command will ignore shorts while creating rings.
[08/31 23:48:36    578s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[08/31 23:48:36    578s] The ring targets are set to core/block ring wires.
[08/31 23:48:36    578s] addRing command will consider rows while creating rings.
[08/31 23:48:36    578s] addRing command will disallow rings to go over rows.
[08/31 23:48:36    578s] addRing command will ignore shorts while creating rings.
[08/31 23:48:36    578s] <CMD> addRing -nets {gnd vdd} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[08/31 23:48:36    578s] #% Begin addRing (date=08/31 23:48:36, mem=1589.2M)
[08/31 23:48:36    578s] 
[08/31 23:48:36    579s] Ring generation is complete.
[08/31 23:48:36    579s] vias are now being generated.
[08/31 23:48:36    579s] addRing created 8 wires.
[08/31 23:48:36    579s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[08/31 23:48:36    579s] +--------+----------------+----------------+
[08/31 23:48:36    579s] |  Layer |     Created    |     Deleted    |
[08/31 23:48:36    579s] +--------+----------------+----------------+
[08/31 23:48:36    579s] | metal9 |        4       |       NA       |
[08/31 23:48:36    579s] |  via9  |        8       |        0       |
[08/31 23:48:36    579s] | metal10|        4       |       NA       |
[08/31 23:48:36    579s] +--------+----------------+----------------+
[08/31 23:48:36    579s] #% End addRing (date=08/31 23:48:36, total cpu=0:00:00.3, real=0:00:00.0, peak res=1589.2M, current mem=1144.9M)
[08/31 23:48:36    579s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:48:36    579s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:48:36    579s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:48:36    579s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:48:36    579s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:48:36    579s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:48:36    579s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:48:36    579s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:48:36    579s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:48:36    579s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:48:36    579s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:48:36    579s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:48:36    579s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:48:36    579s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:48:36    579s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:48:36    579s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:48:36    579s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:48:36    579s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:48:36    579s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[08/31 23:48:36    579s] addStripe will allow jog to connect padcore ring and block ring.
[08/31 23:48:36    579s] Stripes will stop at the boundary of the specified area.
[08/31 23:48:36    579s] When breaking rings, the power planner will consider the existence of blocks.
[08/31 23:48:36    579s] Stripes will not extend to closest target.
[08/31 23:48:36    579s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/31 23:48:36    579s] Stripes will not be created over regions without power planning wires.
[08/31 23:48:36    579s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/31 23:48:36    579s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/31 23:48:36    579s] AddStripe segment minimum length set to 1
[08/31 23:48:36    579s] Offset for stripe breaking is set to 0.
[08/31 23:48:36    579s] <CMD> addStripe -nets {vdd gnd} -layer metal10 -direction vertical -width 0.8 -spacing 0.8 -set_to_set_distance 20 -start_from left -start_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[08/31 23:48:36    579s] #% Begin addStripe (date=08/31 23:48:36, mem=1144.9M)
[08/31 23:48:37    579s] 
[08/31 23:48:37    580s] Starting stripe generation ...
[08/31 23:48:37    580s] Non-Default Mode Option Settings :
[08/31 23:48:37    580s]   NONE
[08/31 23:48:38    580s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of setMultiCpuUsage in addStripe.
[08/31 23:48:38    580s] Stripe generation is complete.
[08/31 23:48:38    580s] vias are now being generated.
[08/31 23:48:38    580s] addStripe created 28 wires.
[08/31 23:48:38    580s] ViaGen created 56 vias, deleted 0 via to avoid violation.
[08/31 23:48:38    580s] +--------+----------------+----------------+
[08/31 23:48:38    580s] |  Layer |     Created    |     Deleted    |
[08/31 23:48:38    580s] +--------+----------------+----------------+
[08/31 23:48:38    580s] |  via9  |       56       |        0       |
[08/31 23:48:38    580s] | metal10|       28       |       NA       |
[08/31 23:48:38    580s] +--------+----------------+----------------+
[08/31 23:48:38    580s] #% End addStripe (date=08/31 23:48:38, total cpu=0:00:01.3, real=0:00:02.0, peak res=1204.7M, current mem=1204.7M)
[08/31 23:48:38    580s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[08/31 23:48:38    580s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { gnd vdd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[08/31 23:48:38    580s] #% Begin sroute (date=08/31 23:48:38, mem=1204.7M)
[08/31 23:48:38    580s] *** Begin SPECIAL ROUTE on Mon Aug 31 23:48:38 2020 ***
[08/31 23:48:38    580s] SPECIAL ROUTE ran on directory: /home/ms20.50/Desktop/DLX_project/project/physical_design
[08/31 23:48:38    580s] SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-1062.12.1.el7.x86_64 x86_64 1.99Ghz)
[08/31 23:48:38    580s] 
[08/31 23:48:38    580s] Begin option processing ...
[08/31 23:48:38    580s] srouteConnectPowerBump set to false
[08/31 23:48:38    580s] routeSelectNet set to "gnd vdd"
[08/31 23:48:38    580s] routeSpecial set to true
[08/31 23:48:38    580s] srouteBlockPin set to "useLef"
[08/31 23:48:38    580s] srouteBottomLayerLimit set to 1
[08/31 23:48:38    580s] srouteBottomTargetLayerLimit set to 1
[08/31 23:48:38    580s] srouteConnectConverterPin set to false
[08/31 23:48:38    580s] srouteCrossoverViaBottomLayer set to 1
[08/31 23:48:38    580s] srouteCrossoverViaTopLayer set to 10
[08/31 23:48:38    580s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/31 23:48:38    580s] srouteFollowCorePinEnd set to 3
[08/31 23:48:38    580s] srouteJogControl set to "preferWithChanges differentLayer"
[08/31 23:48:38    580s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[08/31 23:48:38    580s] sroutePadPinAllPorts set to true
[08/31 23:48:38    580s] sroutePreserveExistingRoutes set to true
[08/31 23:48:38    580s] srouteRoutePowerBarPortOnBothDir set to true
[08/31 23:48:38    580s] srouteStopBlockPin set to "nearestTarget"
[08/31 23:48:38    580s] srouteTopLayerLimit set to 10
[08/31 23:48:38    580s] srouteTopTargetLayerLimit set to 10
[08/31 23:48:38    580s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2638.00 megs.
[08/31 23:48:38    580s] 
[08/31 23:48:38    580s] Reading DB technology information...
[08/31 23:48:38    580s] Finished reading DB technology information.
[08/31 23:48:38    580s] Reading floorplan and netlist information...
[08/31 23:48:38    580s] Finished reading floorplan and netlist information.
[08/31 23:48:38    580s] Read in 20 layers, 10 routing layers, 1 overlap layer
[08/31 23:48:38    580s] Read in 134 macros, 63 used
[08/31 23:48:38    580s] Read in 34929 components
[08/31 23:48:38    580s]   34929 core components: 0 unplaced, 34929 placed, 0 fixed
[08/31 23:48:38    580s] Read in 135 physical pins
[08/31 23:48:38    580s]   135 physical pins: 0 unplaced, 135 placed, 0 fixed
[08/31 23:48:38    580s] Read in 135 nets
[08/31 23:48:38    580s] Read in 2 special nets, 2 routed
[08/31 23:48:38    580s] Read in 135 terminals
[08/31 23:48:38    580s] 2 nets selected.
[08/31 23:48:38    580s] 
[08/31 23:48:38    580s] Begin power routing ...
[08/31 23:48:38    580s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[08/31 23:48:38    580s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[08/31 23:48:38    580s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[08/31 23:48:38    580s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[08/31 23:48:38    580s] Type 'man IMPSR-1256' for more detail.
[08/31 23:48:38    580s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[08/31 23:48:38    580s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[08/31 23:48:38    580s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[08/31 23:48:38    580s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[08/31 23:48:38    580s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[08/31 23:48:38    580s] Type 'man IMPSR-1256' for more detail.
[08/31 23:48:38    580s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[08/31 23:48:38    580s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[08/31 23:48:38    580s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[08/31 23:48:38    580s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[08/31 23:48:38    580s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[08/31 23:48:38    580s] CPU time for FollowPin 0 seconds
[08/31 23:48:38    580s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[08/31 23:48:38    580s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[08/31 23:48:38    580s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[08/31 23:48:38    580s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[08/31 23:48:38    580s] CPU time for FollowPin 0 seconds
[08/31 23:48:39    581s]   Number of IO ports routed: 0
[08/31 23:48:39    581s]   Number of Block ports routed: 0
[08/31 23:48:39    581s]   Number of Stripe ports routed: 0
[08/31 23:48:39    581s]   Number of Core ports routed: 414
[08/31 23:48:39    581s]   Number of Pad ports routed: 0
[08/31 23:48:39    581s]   Number of Power Bump ports routed: 0
[08/31 23:48:39    581s]   Number of Followpin connections: 207
[08/31 23:48:39    581s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2640.00 megs.
[08/31 23:48:39    581s] 
[08/31 23:48:39    581s] 
[08/31 23:48:39    581s] 
[08/31 23:48:39    581s]  Begin updating DB with routing results ...
[08/31 23:48:39    581s]  Updating DB with 135 io pins ...
[08/31 23:48:39    581s]  Updating DB with 0 via definition ...
[08/31 23:48:39    581s] sroute created 621 wires.
[08/31 23:48:39    581s] ViaGen created 3726 vias, deleted 0 via to avoid violation.
[08/31 23:48:39    581s] +--------+----------------+----------------+
[08/31 23:48:39    581s] |  Layer |     Created    |     Deleted    |
[08/31 23:48:39    581s] +--------+----------------+----------------+
[08/31 23:48:39    581s] | metal1 |       621      |       NA       |
[08/31 23:48:39    581s] |  via1  |       414      |        0       |
[08/31 23:48:39    581s] |  via2  |       414      |        0       |
[08/31 23:48:39    581s] |  via3  |       414      |        0       |
[08/31 23:48:39    581s] |  via4  |       414      |        0       |
[08/31 23:48:39    581s] |  via5  |       414      |        0       |
[08/31 23:48:39    581s] |  via6  |       414      |        0       |
[08/31 23:48:39    581s] |  via7  |       414      |        0       |
[08/31 23:48:39    581s] |  via8  |       414      |        0       |
[08/31 23:48:39    581s] |  via9  |       414      |        0       |
[08/31 23:48:39    581s] +--------+----------------+----------------+
[08/31 23:48:39    581s] #% End sroute (date=08/31 23:48:39, total cpu=0:00:00.8, real=0:00:01.0, peak res=1204.7M, current mem=1204.1M)
[08/31 23:48:39    581s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:48:39    581s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin CLK
[08/31 23:48:39    581s] Successfully spread [1] pins.
[08/31 23:48:39    581s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1649.2M).
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:48:39    581s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin RST
[08/31 23:48:39    581s] Successfully spread [1] pins.
[08/31 23:48:39    581s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1649.2M).
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:48:39    581s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin IRAM_ENABLE
[08/31 23:48:39    581s] Successfully spread [1] pins.
[08/31 23:48:39    581s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1649.2M).
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:48:39    581s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin IRAM_READY
[08/31 23:48:39    581s] Successfully spread [1] pins.
[08/31 23:48:39    581s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1649.2M).
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:48:39    581s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 1 -spreadType side -pin {{IRAM_ADDRESS[0]} {IRAM_ADDRESS[1]} {IRAM_ADDRESS[2]} {IRAM_ADDRESS[3]} {IRAM_ADDRESS[4]} {IRAM_ADDRESS[5]} {IRAM_ADDRESS[6]} {IRAM_ADDRESS[7]} {IRAM_ADDRESS[8]} {IRAM_ADDRESS[9]} {IRAM_ADDRESS[10]} {IRAM_ADDRESS[11]} {IRAM_ADDRESS[12]} {IRAM_ADDRESS[13]} {IRAM_ADDRESS[14]} {IRAM_ADDRESS[15]} {IRAM_ADDRESS[16]} {IRAM_ADDRESS[17]} {IRAM_ADDRESS[18]} {IRAM_ADDRESS[19]} {IRAM_ADDRESS[20]} {IRAM_ADDRESS[21]} {IRAM_ADDRESS[22]} {IRAM_ADDRESS[23]} {IRAM_ADDRESS[24]} {IRAM_ADDRESS[25]} {IRAM_ADDRESS[26]} {IRAM_ADDRESS[27]} {IRAM_ADDRESS[28]} {IRAM_ADDRESS[29]} {IRAM_ADDRESS[30]} {IRAM_ADDRESS[31]}}
[08/31 23:48:39    581s] Successfully spread [32] pins.
[08/31 23:48:39    581s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1649.2M).
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:48:39    581s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 2 -spreadType side -pin {{IRAM_DATA[0]} {IRAM_DATA[1]} {IRAM_DATA[2]} {IRAM_DATA[3]} {IRAM_DATA[4]} {IRAM_DATA[5]} {IRAM_DATA[6]} {IRAM_DATA[7]} {IRAM_DATA[8]} {IRAM_DATA[9]} {IRAM_DATA[10]} {IRAM_DATA[11]} {IRAM_DATA[12]} {IRAM_DATA[13]} {IRAM_DATA[14]} {IRAM_DATA[15]} {IRAM_DATA[16]} {IRAM_DATA[17]} {IRAM_DATA[18]} {IRAM_DATA[19]} {IRAM_DATA[20]} {IRAM_DATA[21]} {IRAM_DATA[22]} {IRAM_DATA[23]} {IRAM_DATA[24]} {IRAM_DATA[25]} {IRAM_DATA[26]} {IRAM_DATA[27]} {IRAM_DATA[28]} {IRAM_DATA[29]} {IRAM_DATA[30]} {IRAM_DATA[31]}}
[08/31 23:48:39    581s] Successfully spread [32] pins.
[08/31 23:48:39    581s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1649.2M).
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:48:39    581s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin DRAM_ENABLE
[08/31 23:48:39    581s] Successfully spread [1] pins.
[08/31 23:48:39    581s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1649.2M).
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:48:39    581s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin DRAM_READNOTWRITE
[08/31 23:48:39    581s] Successfully spread [1] pins.
[08/31 23:48:39    581s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1649.2M).
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:48:39    581s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin DRAM_READY
[08/31 23:48:39    581s] Successfully spread [1] pins.
[08/31 23:48:39    581s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1649.2M).
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:48:39    581s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 1 -spreadType side -pin {{DRAM_ADDRESS[0]} {DRAM_ADDRESS[1]} {DRAM_ADDRESS[2]} {DRAM_ADDRESS[3]} {DRAM_ADDRESS[4]} {DRAM_ADDRESS[5]} {DRAM_ADDRESS[6]} {DRAM_ADDRESS[7]} {DRAM_ADDRESS[8]} {DRAM_ADDRESS[9]} {DRAM_ADDRESS[10]} {DRAM_ADDRESS[11]} {DRAM_ADDRESS[12]} {DRAM_ADDRESS[13]} {DRAM_ADDRESS[14]} {DRAM_ADDRESS[15]} {DRAM_ADDRESS[16]} {DRAM_ADDRESS[17]} {DRAM_ADDRESS[18]} {DRAM_ADDRESS[19]} {DRAM_ADDRESS[20]} {DRAM_ADDRESS[21]} {DRAM_ADDRESS[22]} {DRAM_ADDRESS[23]} {DRAM_ADDRESS[24]} {DRAM_ADDRESS[25]} {DRAM_ADDRESS[26]} {DRAM_ADDRESS[27]} {DRAM_ADDRESS[28]} {DRAM_ADDRESS[29]} {DRAM_ADDRESS[30]} {DRAM_ADDRESS[31]}}
[08/31 23:48:39    581s] Successfully spread [32] pins.
[08/31 23:48:39    581s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1649.2M).
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:48:39    581s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 2 -spreadType side -pin {{DRAM_DATA[0]} {DRAM_DATA[1]} {DRAM_DATA[2]} {DRAM_DATA[3]} {DRAM_DATA[4]} {DRAM_DATA[5]} {DRAM_DATA[6]} {DRAM_DATA[7]} {DRAM_DATA[8]} {DRAM_DATA[9]} {DRAM_DATA[10]} {DRAM_DATA[11]} {DRAM_DATA[12]} {DRAM_DATA[13]} {DRAM_DATA[14]} {DRAM_DATA[15]} {DRAM_DATA[16]} {DRAM_DATA[17]} {DRAM_DATA[18]} {DRAM_DATA[19]} {DRAM_DATA[20]} {DRAM_DATA[21]} {DRAM_DATA[22]} {DRAM_DATA[23]} {DRAM_DATA[24]} {DRAM_DATA[25]} {DRAM_DATA[26]} {DRAM_DATA[27]} {DRAM_DATA[28]} {DRAM_DATA[29]} {DRAM_DATA[30]} {DRAM_DATA[31]}}
[08/31 23:48:39    581s] Successfully spread [32] pins.
[08/31 23:48:39    581s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1649.2M).
[08/31 23:48:39    581s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:48:39    581s] <CMD> setDrawView fplan
[08/31 23:48:39    581s] <CMD> fit
[08/31 23:48:39    581s] <CMD> dumpToGIF ./images_10/DLX_IR_SIZE32_PC_SIZE32_10_fplan_postpin
[08/31 23:48:39    581s] <CMD> setDrawView ameba
[08/31 23:48:39    581s] <CMD> fit
[08/31 23:48:39    581s] <CMD> dumpToGIF ./images_10/DLX_IR_SIZE32_PC_SIZE32_10_ameba_postpin
[08/31 23:48:39    581s] <CMD> setDrawView place
[08/31 23:48:39    581s] <CMD> fit
[08/31 23:48:39    581s] <CMD> dumpToGIF ./images_10/DLX_IR_SIZE32_PC_SIZE32_10_place_postpin
[08/31 23:48:40    581s] <CMD> placeDesign
[08/31 23:48:40    581s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3835, percentage of missing scan cell = 0.00% (0 / 3835)
[08/31 23:48:40    582s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d'. 9716 times net's RC data read were performed.
[08/31 23:48:40    582s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[08/31 23:48:40    582s] Type 'man IMPEXT-3493' for more detail.
[08/31 23:48:40    582s] *** Starting placeDesign default flow ***
[08/31 23:48:40    582s] *** Start deleteBufferTree ***
[08/31 23:48:41    583s] Info: Detect buffers to remove automatically.
[08/31 23:48:41    583s] Analyzing netlist ...
[08/31 23:48:42    583s] Updating netlist
[08/31 23:48:42    583s] 
[08/31 23:48:42    583s] *summary: 227 instances (buffers/inverters) removed
[08/31 23:48:42    583s] *** Finish deleteBufferTree (0:00:01.5) ***
[08/31 23:48:42    583s] Deleting Cell Server ...
[08/31 23:48:42    584s] **INFO: Enable pre-place timing setting for timing analysis
[08/31 23:48:42    584s] Set Using Default Delay Limit as 101.
[08/31 23:48:42    584s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/31 23:48:42    584s] Set Default Net Delay as 0 ps.
[08/31 23:48:42    584s] Set Default Net Load as 0 pF. 
[08/31 23:48:42    584s] **INFO: Analyzing IO path groups for slack adjustment
[08/31 23:48:42    584s] **INFO: Disable pre-place timing setting for timing analysis
[08/31 23:48:42    584s] Set Using Default Delay Limit as 1000.
[08/31 23:48:42    584s] Set Default Net Delay as 1000 ps.
[08/31 23:48:42    584s] Set Default Net Load as 0.5 pF. 
[08/31 23:48:42    584s] **INFO: Pre-place timing setting for timing analysis already disabled
[08/31 23:48:42    584s] Deleted 24372 physical insts (cell - / prefix -).
[08/31 23:48:42    584s] *** Starting "NanoPlace(TM) placement v#10 (mem=1654.7M)" ...
[08/31 23:48:42    584s] total jobs 1303
[08/31 23:48:42    584s] multi thread init TemplateIndex for each ta. thread num 6
[08/31 23:48:43    585s] *** Build Buffered Sizing Timing Model
[08/31 23:48:43    585s] (cpu=0:00:00.7 mem=1654.7M) ***
[08/31 23:48:43    585s] *** Build Virtual Sizing Timing Model
[08/31 23:48:43    585s] (cpu=0:00:00.9 mem=1654.7M) ***
[08/31 23:48:43    585s] No user setting net weight.
[08/31 23:48:43    585s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[08/31 23:48:43    585s] Scan chains were not defined.
[08/31 23:48:43    585s] #std cell=10330 (0 fixed + 10330 movable) #block=0 (0 floating + 0 preplaced)
[08/31 23:48:43    585s] #ioInst=0 #net=9489 #term=38866 #term/net=4.10, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=132
[08/31 23:48:43    585s] stdCell: 10330 single + 0 double + 0 multi
[08/31 23:48:43    585s] Total standard cell length = 20.0727 (mm), area = 0.0281 (mm^2)
[08/31 23:48:43    585s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:48:43    585s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:48:43    585s] Apply auto density screen in pre-place stage.
[08/31 23:48:43    585s] Auto density screen increases utilization from 0.337 to 0.338
[08/31 23:48:43    585s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1654.7M
[08/31 23:48:43    585s] Average module density = 0.338.
[08/31 23:48:43    585s] Density for the design = 0.338.
[08/31 23:48:43    585s]        = stdcell_area 105646 sites (28102 um^2) / alloc_area 312117 sites (83023 um^2).
[08/31 23:48:43    585s] Pin Density = 0.1238.
[08/31 23:48:43    585s]             = total # of pins 38866 / total area 313944.
[08/31 23:48:43    585s] Initial padding reaches pin density 0.399 for top
[08/31 23:48:43    585s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 141720.435
[08/31 23:48:43    585s] Initial padding increases density from 0.338 to 0.496 for top
[08/31 23:48:43    585s] Enabling multi-CPU acceleration with 6 CPU(s) for placement
[08/31 23:48:43    585s] === lastAutoLevel = 9 
[08/31 23:48:43    585s] [adp] 0:1:0:1
[08/31 23:48:47    590s] Clock gating cells determined by native netlist tracing.
[08/31 23:48:47    590s] Effort level <high> specified for reg2reg path_group
[08/31 23:48:48    592s] Iteration  1: Total net bbox = 5.519e+04 (1.54e+04 3.98e+04)
[08/31 23:48:48    592s]               Est.  stn bbox = 6.041e+04 (1.74e+04 4.30e+04)
[08/31 23:48:48    592s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1647.1M
[08/31 23:48:48    592s] Iteration  2: Total net bbox = 5.519e+04 (1.54e+04 3.98e+04)
[08/31 23:48:48    592s]               Est.  stn bbox = 6.041e+04 (1.74e+04 4.30e+04)
[08/31 23:48:48    592s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1647.1M
[08/31 23:48:49    593s] Iteration  3: Total net bbox = 4.107e+04 (2.19e+04 1.91e+04)
[08/31 23:48:49    593s]               Est.  stn bbox = 5.364e+04 (2.86e+04 2.50e+04)
[08/31 23:48:49    593s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1743.1M
[08/31 23:48:49    593s] Total number of setup views is 1.
[08/31 23:48:49    593s] Total number of active setup views is 1.
[08/31 23:48:49    593s] Active setup views:
[08/31 23:48:49    593s]     default
[08/31 23:48:51    597s] Iteration  4: Total net bbox = 6.731e+04 (3.83e+04 2.90e+04)
[08/31 23:48:51    597s]               Est.  stn bbox = 8.573e+04 (4.88e+04 3.69e+04)
[08/31 23:48:51    597s]               cpu = 0:00:04.2 real = 0:00:02.0 mem = 1743.1M
[08/31 23:48:53    602s] Iteration  5: Total net bbox = 1.008e+05 (4.55e+04 5.53e+04)
[08/31 23:48:53    602s]               Est.  stn bbox = 1.344e+05 (6.13e+04 7.31e+04)
[08/31 23:48:53    602s]               cpu = 0:00:05.3 real = 0:00:02.0 mem = 1743.1M
[08/31 23:48:56    607s] Iteration  6: Total net bbox = 1.065e+05 (5.31e+04 5.34e+04)
[08/31 23:48:56    607s]               Est.  stn bbox = 1.474e+05 (7.55e+04 7.19e+04)
[08/31 23:48:56    607s]               cpu = 0:00:04.2 real = 0:00:02.0 mem = 1775.1M
[08/31 23:48:56    607s] Starting Early Global Route rough congestion estimation: mem = 1679.1M
[08/31 23:48:56    607s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:48:56    607s] (I)       Reading DB...
[08/31 23:48:56    607s] (I)       before initializing RouteDB syMemory usage = 1682.1 MB
[08/31 23:48:56    607s] (I)       congestionReportName   : 
[08/31 23:48:56    607s] (I)       layerRangeFor2DCongestion : 
[08/31 23:48:56    607s] (I)       buildTerm2TermWires    : 1
[08/31 23:48:56    607s] (I)       doTrackAssignment      : 1
[08/31 23:48:56    607s] (I)       dumpBookshelfFiles     : 0
[08/31 23:48:56    607s] (I)       numThreads             : 6
[08/31 23:48:56    607s] (I)       bufferingAwareRouting  : false
[08/31 23:48:56    607s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:48:56    607s] (I)       honorPin               : false
[08/31 23:48:56    607s] (I)       honorPinGuide          : true
[08/31 23:48:56    607s] (I)       honorPartition         : false
[08/31 23:48:56    607s] (I)       allowPartitionCrossover: false
[08/31 23:48:56    607s] (I)       honorSingleEntry       : true
[08/31 23:48:56    607s] (I)       honorSingleEntryStrong : true
[08/31 23:48:56    607s] (I)       handleViaSpacingRule   : false
[08/31 23:48:56    607s] (I)       handleEolSpacingRule   : false
[08/31 23:48:56    607s] (I)       PDConstraint           : none
[08/31 23:48:56    607s] (I)       expBetterNDRHandling   : false
[08/31 23:48:56    607s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:48:56    607s] (I)       routingEffortLevel     : 3
[08/31 23:48:56    607s] (I)       effortLevel            : standard
[08/31 23:48:56    607s] [NR-eGR] minRouteLayer          : 2
[08/31 23:48:56    607s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:48:56    607s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:48:56    607s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:48:56    607s] (I)       numRowsPerGCell        : 13
[08/31 23:48:56    607s] (I)       speedUpLargeDesign     : 0
[08/31 23:48:56    607s] (I)       multiThreadingTA       : 1
[08/31 23:48:56    607s] (I)       blkAwareLayerSwitching : 1
[08/31 23:48:56    607s] (I)       optimizationMode       : false
[08/31 23:48:56    607s] (I)       routeSecondPG          : false
[08/31 23:48:56    607s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:48:56    607s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:48:56    607s] (I)       punchThroughDistance   : 500.00
[08/31 23:48:56    607s] (I)       scenicBound            : 1.15
[08/31 23:48:56    607s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:48:56    607s] (I)       source-to-sink ratio   : 0.00
[08/31 23:48:56    607s] (I)       targetCongestionRatioH : 1.00
[08/31 23:48:56    607s] (I)       targetCongestionRatioV : 1.00
[08/31 23:48:56    607s] (I)       layerCongestionRatio   : 0.70
[08/31 23:48:56    607s] (I)       m1CongestionRatio      : 0.10
[08/31 23:48:56    607s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:48:56    607s] (I)       localRouteEffort       : 1.00
[08/31 23:48:56    607s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:48:56    607s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:48:56    607s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:48:56    607s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:48:56    607s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:48:56    607s] (I)       routeVias              : 
[08/31 23:48:56    607s] (I)       readTROption           : true
[08/31 23:48:56    607s] (I)       extraSpacingFactor     : 1.00
[08/31 23:48:56    607s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:48:56    607s] (I)       routeSelectedNetsOnly  : false
[08/31 23:48:56    607s] (I)       clkNetUseMaxDemand     : false
[08/31 23:48:56    607s] (I)       extraDemandForClocks   : 0
[08/31 23:48:56    607s] (I)       steinerRemoveLayers    : false
[08/31 23:48:56    607s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:48:56    607s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:48:56    607s] (I)       similarTopologyRoutingFast : false
[08/31 23:48:56    607s] (I)       spanningTreeRefinement : false
[08/31 23:48:56    607s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:48:56    607s] (I)       starting read tracks
[08/31 23:48:56    607s] (I)       build grid graph
[08/31 23:48:56    607s] (I)       build grid graph start
[08/31 23:48:56    607s] [NR-eGR] Layer1 has no routable track
[08/31 23:48:56    607s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:48:56    607s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:48:56    607s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:48:56    607s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:48:56    607s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:48:56    607s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:48:56    607s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:48:56    607s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:48:56    607s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:48:56    607s] (I)       build grid graph end
[08/31 23:48:56    607s] (I)       numViaLayers=10
[08/31 23:48:56    607s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:48:56    607s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:48:56    607s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:48:56    607s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:48:56    607s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:48:56    607s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:48:56    607s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:48:56    607s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:48:56    607s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:48:56    607s] (I)       end build via table
[08/31 23:48:56    607s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7202 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:48:56    607s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:48:56    607s] (I)       readDataFromPlaceDB
[08/31 23:48:56    607s] (I)       Read net information..
[08/31 23:48:56    607s] [NR-eGR] Read numTotalNets=9489  numIgnoredNets=0
[08/31 23:48:56    607s] (I)       Read testcase time = 0.010 seconds
[08/31 23:48:56    607s] 
[08/31 23:48:56    607s] (I)       read default dcut vias
[08/31 23:48:56    607s] (I)       Reading via via1_7 for layer: 0 
[08/31 23:48:56    607s] (I)       Reading via via2_5 for layer: 1 
[08/31 23:48:56    607s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:48:56    607s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:48:56    607s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:48:56    607s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:48:56    607s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:48:56    607s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:48:56    607s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:48:56    607s] (I)       build grid graph start
[08/31 23:48:56    607s] (I)       build grid graph end
[08/31 23:48:56    607s] (I)       Model blockage into capacity
[08/31 23:48:56    607s] (I)       Read numBlocks=7202  numPreroutedWires=0  numCapScreens=0
[08/31 23:48:56    607s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:48:56    607s] (I)       blocked area on Layer2 : 1078056000  (0.30%)
[08/31 23:48:56    607s] (I)       blocked area on Layer3 : 1307577600  (0.37%)
[08/31 23:48:56    607s] (I)       blocked area on Layer4 : 1818288000  (0.51%)
[08/31 23:48:56    607s] (I)       blocked area on Layer5 : 2110406400  (0.59%)
[08/31 23:48:56    607s] (I)       blocked area on Layer6 : 2282961600  (0.64%)
[08/31 23:48:56    607s] (I)       blocked area on Layer7 : 8478720000  (2.37%)
[08/31 23:48:56    607s] (I)       blocked area on Layer8 : 9273600000  (2.59%)
[08/31 23:48:56    607s] (I)       blocked area on Layer9 : 42613248000  (11.90%)
[08/31 23:48:56    607s] (I)       blocked area on Layer10 : 135860224000  (37.95%)
[08/31 23:48:56    607s] (I)       Modeling time = 0.000 seconds
[08/31 23:48:56    607s] 
[08/31 23:48:56    607s] (I)       Number of ignored nets = 0
[08/31 23:48:56    607s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:48:56    607s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:48:56    607s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:48:56    607s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:48:56    607s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:48:56    607s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:48:56    607s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:48:56    607s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:48:56    607s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:48:56    607s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1682.1 MB
[08/31 23:48:56    607s] (I)       Ndr track 0 does not exist
[08/31 23:48:56    607s] (I)       Layer1  viaCost=200.00
[08/31 23:48:56    607s] (I)       Layer2  viaCost=200.00
[08/31 23:48:56    607s] (I)       Layer3  viaCost=100.00
[08/31 23:48:56    607s] (I)       Layer4  viaCost=100.00
[08/31 23:48:56    607s] (I)       Layer5  viaCost=100.00
[08/31 23:48:56    607s] (I)       Layer6  viaCost=100.00
[08/31 23:48:56    607s] (I)       Layer7  viaCost=100.00
[08/31 23:48:56    607s] (I)       Layer8  viaCost=100.00
[08/31 23:48:56    607s] (I)       Layer9  viaCost=100.00
[08/31 23:48:56    607s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:48:56    607s] (I)       routing area        :  (0, 0) - (599640, 596960)
[08/31 23:48:56    607s] (I)       core area           :  (10260, 10080) - (589380, 586880)
[08/31 23:48:56    607s] (I)       Site Width          :   380  (dbu)
[08/31 23:48:56    607s] (I)       Row Height          :  2800  (dbu)
[08/31 23:48:56    607s] (I)       GCell Width         : 36400  (dbu)
[08/31 23:48:56    607s] (I)       GCell Height        : 36400  (dbu)
[08/31 23:48:56    607s] (I)       grid                :    17    17    10
[08/31 23:48:56    607s] (I)       vertical capacity   :     0 36400     0 36400     0 36400     0 36400     0 36400
[08/31 23:48:56    607s] (I)       horizontal capacity :     0     0 36400     0 36400     0 36400     0 36400     0
[08/31 23:48:56    607s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:48:56    607s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:48:56    607s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:48:56    607s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:48:56    607s] (I)       Num tracks per GCell: 134.81 95.79 130.00 65.00 65.00 65.00 21.67 21.67 11.38 10.83
[08/31 23:48:56    607s] (I)       Total num of tracks :     0  1578  2132  1070  1065  1070   355   356   186   178
[08/31 23:48:56    607s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:48:56    607s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:48:56    607s] (I)       --------------------------------------------------------
[08/31 23:48:56    607s] 
[08/31 23:48:56    607s] [NR-eGR] ============ Routing rule table ============
[08/31 23:48:56    607s] [NR-eGR] Rule id 0. Nets 9489 
[08/31 23:48:56    607s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:48:56    607s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:48:56    607s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:48:56    607s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:48:56    607s] [NR-eGR] ========================================
[08/31 23:48:56    607s] [NR-eGR] 
[08/31 23:48:56    607s] (I)       After initializing earlyGlobalRoute syMemory usage = 1682.1 MB
[08/31 23:48:56    607s] (I)       Loading and dumping file time : 0.11 seconds
[08/31 23:48:56    607s] (I)       ============= Initialization =============
[08/31 23:48:56    607s] (I)       numLocalWires=47131  numGlobalNetBranches=14007  numLocalNetBranches=9617
[08/31 23:48:56    607s] (I)       totalPins=38866  totalGlobalPin=8747 (22.51%)
[08/31 23:48:56    607s] (I)       total 2D Cap : 134022 = (62890 H, 71132 V)
[08/31 23:48:56    607s] (I)       ============  Phase 1a Route ============
[08/31 23:48:56    607s] (I)       Phase 1a runs 0.01 seconds
[08/31 23:48:56    607s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[08/31 23:48:56    607s] (I)       Usage: 7120 = (3694 H, 3426 V) = (5.87% H, 4.82% V) = (6.723e+04um H, 6.235e+04um V)
[08/31 23:48:56    607s] (I)       
[08/31 23:48:56    607s] (I)       ============  Phase 1b Route ============
[08/31 23:48:56    607s] (I)       Usage: 7120 = (3694 H, 3426 V) = (5.87% H, 4.82% V) = (6.723e+04um H, 6.235e+04um V)
[08/31 23:48:56    607s] (I)       
[08/31 23:48:56    607s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[08/31 23:48:56    607s] 
[08/31 23:48:56    607s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:48:56    607s] Finished Early Global Route rough congestion estimation: mem = 1682.1M
[08/31 23:48:56    607s] earlyGlobalRoute rough estimation gcell size 13 row height
[08/31 23:48:56    607s] Congestion driven padding in post-place stage.
[08/31 23:48:56    607s] Congestion driven padding increases utilization from 0.496 to 0.497
[08/31 23:48:56    607s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1682.1M
[08/31 23:48:56    607s] Global placement CDP skipped at cutLevel 7.
[08/31 23:48:56    607s] Iteration  7: Total net bbox = 1.101e+05 (5.62e+04 5.39e+04)
[08/31 23:48:56    607s]               Est.  stn bbox = 1.511e+05 (7.87e+04 7.24e+04)
[08/31 23:48:56    607s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1682.1M
[08/31 23:49:01    613s] nrCritNet: 0.00% ( 0 / 9489 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[08/31 23:49:05    618s] nrCritNet: 0.00% ( 0 / 9489 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[08/31 23:49:05    618s] Iteration  8: Total net bbox = 1.101e+05 (5.62e+04 5.39e+04)
[08/31 23:49:05    618s]               Est.  stn bbox = 1.511e+05 (7.87e+04 7.24e+04)
[08/31 23:49:05    618s]               cpu = 0:00:11.0 real = 0:00:09.0 mem = 1650.1M
[08/31 23:49:07    623s] Starting Early Global Route rough congestion estimation: mem = 1682.1M
[08/31 23:49:07    623s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:49:07    623s] (I)       Reading DB...
[08/31 23:49:07    623s] (I)       before initializing RouteDB syMemory usage = 1682.1 MB
[08/31 23:49:07    623s] (I)       congestionReportName   : 
[08/31 23:49:07    623s] (I)       layerRangeFor2DCongestion : 
[08/31 23:49:07    623s] (I)       buildTerm2TermWires    : 1
[08/31 23:49:07    623s] (I)       doTrackAssignment      : 1
[08/31 23:49:07    623s] (I)       dumpBookshelfFiles     : 0
[08/31 23:49:07    623s] (I)       numThreads             : 6
[08/31 23:49:07    623s] (I)       bufferingAwareRouting  : false
[08/31 23:49:07    623s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:49:07    623s] (I)       honorPin               : false
[08/31 23:49:07    623s] (I)       honorPinGuide          : true
[08/31 23:49:07    623s] (I)       honorPartition         : false
[08/31 23:49:07    623s] (I)       allowPartitionCrossover: false
[08/31 23:49:07    623s] (I)       honorSingleEntry       : true
[08/31 23:49:07    623s] (I)       honorSingleEntryStrong : true
[08/31 23:49:07    623s] (I)       handleViaSpacingRule   : false
[08/31 23:49:07    623s] (I)       handleEolSpacingRule   : false
[08/31 23:49:07    623s] (I)       PDConstraint           : none
[08/31 23:49:07    623s] (I)       expBetterNDRHandling   : false
[08/31 23:49:07    623s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:49:07    623s] (I)       routingEffortLevel     : 3
[08/31 23:49:07    623s] (I)       effortLevel            : standard
[08/31 23:49:07    623s] [NR-eGR] minRouteLayer          : 2
[08/31 23:49:07    623s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:49:07    623s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:49:07    623s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:49:07    623s] (I)       numRowsPerGCell        : 7
[08/31 23:49:07    623s] (I)       speedUpLargeDesign     : 0
[08/31 23:49:07    623s] (I)       multiThreadingTA       : 1
[08/31 23:49:07    623s] (I)       blkAwareLayerSwitching : 1
[08/31 23:49:07    623s] (I)       optimizationMode       : false
[08/31 23:49:07    623s] (I)       routeSecondPG          : false
[08/31 23:49:07    623s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:49:07    623s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:49:07    623s] (I)       punchThroughDistance   : 500.00
[08/31 23:49:07    623s] (I)       scenicBound            : 1.15
[08/31 23:49:07    623s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:49:07    623s] (I)       source-to-sink ratio   : 0.00
[08/31 23:49:07    623s] (I)       targetCongestionRatioH : 1.00
[08/31 23:49:07    623s] (I)       targetCongestionRatioV : 1.00
[08/31 23:49:07    623s] (I)       layerCongestionRatio   : 0.70
[08/31 23:49:07    623s] (I)       m1CongestionRatio      : 0.10
[08/31 23:49:07    623s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:49:07    623s] (I)       localRouteEffort       : 1.00
[08/31 23:49:07    623s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:49:07    623s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:49:07    623s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:49:07    623s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:49:07    623s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:49:07    623s] (I)       routeVias              : 
[08/31 23:49:07    623s] (I)       readTROption           : true
[08/31 23:49:07    623s] (I)       extraSpacingFactor     : 1.00
[08/31 23:49:07    623s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:49:07    623s] (I)       routeSelectedNetsOnly  : false
[08/31 23:49:07    623s] (I)       clkNetUseMaxDemand     : false
[08/31 23:49:07    623s] (I)       extraDemandForClocks   : 0
[08/31 23:49:07    623s] (I)       steinerRemoveLayers    : false
[08/31 23:49:07    623s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:49:07    623s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:49:07    623s] (I)       similarTopologyRoutingFast : false
[08/31 23:49:07    623s] (I)       spanningTreeRefinement : false
[08/31 23:49:07    623s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:49:07    623s] (I)       starting read tracks
[08/31 23:49:07    623s] (I)       build grid graph
[08/31 23:49:07    623s] (I)       build grid graph start
[08/31 23:49:07    623s] [NR-eGR] Layer1 has no routable track
[08/31 23:49:07    623s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:49:07    623s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:49:07    623s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:49:07    623s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:49:07    623s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:49:07    623s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:49:07    623s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:49:07    623s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:49:07    623s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:49:07    623s] (I)       build grid graph end
[08/31 23:49:07    623s] (I)       numViaLayers=10
[08/31 23:49:07    623s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:49:07    623s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:49:07    623s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:49:07    623s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:49:07    623s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:49:07    623s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:49:07    623s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:49:07    623s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:49:07    623s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:49:07    623s] (I)       end build via table
[08/31 23:49:07    623s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7202 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:49:07    623s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:49:07    623s] (I)       readDataFromPlaceDB
[08/31 23:49:07    623s] (I)       Read net information..
[08/31 23:49:07    623s] [NR-eGR] Read numTotalNets=9489  numIgnoredNets=0
[08/31 23:49:07    623s] (I)       Read testcase time = 0.000 seconds
[08/31 23:49:07    623s] 
[08/31 23:49:07    623s] (I)       read default dcut vias
[08/31 23:49:07    623s] (I)       Reading via via1_7 for layer: 0 
[08/31 23:49:07    623s] (I)       Reading via via2_5 for layer: 1 
[08/31 23:49:07    623s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:49:07    623s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:49:07    623s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:49:07    623s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:49:07    623s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:49:07    623s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:49:07    623s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:49:07    623s] (I)       build grid graph start
[08/31 23:49:07    623s] (I)       build grid graph end
[08/31 23:49:07    623s] (I)       Model blockage into capacity
[08/31 23:49:07    623s] (I)       Read numBlocks=7202  numPreroutedWires=0  numCapScreens=0
[08/31 23:49:07    623s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:49:07    623s] (I)       blocked area on Layer2 : 1078056000  (0.30%)
[08/31 23:49:07    623s] (I)       blocked area on Layer3 : 1307577600  (0.37%)
[08/31 23:49:07    623s] (I)       blocked area on Layer4 : 1818288000  (0.51%)
[08/31 23:49:07    623s] (I)       blocked area on Layer5 : 2110406400  (0.59%)
[08/31 23:49:07    623s] (I)       blocked area on Layer6 : 2282961600  (0.64%)
[08/31 23:49:07    623s] (I)       blocked area on Layer7 : 8478720000  (2.37%)
[08/31 23:49:07    623s] (I)       blocked area on Layer8 : 9273600000  (2.59%)
[08/31 23:49:07    623s] (I)       blocked area on Layer9 : 42613248000  (11.90%)
[08/31 23:49:07    623s] (I)       blocked area on Layer10 : 135860224000  (37.95%)
[08/31 23:49:07    623s] (I)       Modeling time = 0.010 seconds
[08/31 23:49:07    623s] 
[08/31 23:49:07    623s] (I)       Number of ignored nets = 0
[08/31 23:49:07    623s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:49:07    623s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:49:07    623s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:49:07    623s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:49:07    623s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:49:07    623s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:49:07    623s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:49:07    623s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:49:07    623s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:49:07    623s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1682.1 MB
[08/31 23:49:07    623s] (I)       Ndr track 0 does not exist
[08/31 23:49:07    623s] (I)       Layer1  viaCost=200.00
[08/31 23:49:07    623s] (I)       Layer2  viaCost=200.00
[08/31 23:49:07    623s] (I)       Layer3  viaCost=100.00
[08/31 23:49:07    623s] (I)       Layer4  viaCost=100.00
[08/31 23:49:07    623s] (I)       Layer5  viaCost=100.00
[08/31 23:49:07    623s] (I)       Layer6  viaCost=100.00
[08/31 23:49:07    623s] (I)       Layer7  viaCost=100.00
[08/31 23:49:07    623s] (I)       Layer8  viaCost=100.00
[08/31 23:49:07    623s] (I)       Layer9  viaCost=100.00
[08/31 23:49:07    623s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:49:07    623s] (I)       routing area        :  (0, 0) - (599640, 596960)
[08/31 23:49:07    623s] (I)       core area           :  (10260, 10080) - (589380, 586880)
[08/31 23:49:07    623s] (I)       Site Width          :   380  (dbu)
[08/31 23:49:07    623s] (I)       Row Height          :  2800  (dbu)
[08/31 23:49:07    623s] (I)       GCell Width         : 19600  (dbu)
[08/31 23:49:07    623s] (I)       GCell Height        : 19600  (dbu)
[08/31 23:49:07    623s] (I)       grid                :    31    31    10
[08/31 23:49:07    623s] (I)       vertical capacity   :     0 19600     0 19600     0 19600     0 19600     0 19600
[08/31 23:49:07    623s] (I)       horizontal capacity :     0     0 19600     0 19600     0 19600     0 19600     0
[08/31 23:49:07    623s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:49:07    623s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:49:07    623s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:49:07    623s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:49:07    623s] (I)       Num tracks per GCell: 72.59 51.58 70.00 35.00 35.00 35.00 11.67 11.67  6.12  5.83
[08/31 23:49:07    623s] (I)       Total num of tracks :     0  1578  2132  1070  1065  1070   355   356   186   178
[08/31 23:49:07    623s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:49:07    623s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:49:07    623s] (I)       --------------------------------------------------------
[08/31 23:49:07    623s] 
[08/31 23:49:07    623s] [NR-eGR] ============ Routing rule table ============
[08/31 23:49:07    623s] [NR-eGR] Rule id 0. Nets 9489 
[08/31 23:49:07    623s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:49:07    623s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:49:07    623s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:49:07    623s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:49:07    623s] [NR-eGR] ========================================
[08/31 23:49:07    623s] [NR-eGR] 
[08/31 23:49:07    623s] (I)       After initializing earlyGlobalRoute syMemory usage = 1682.1 MB
[08/31 23:49:07    623s] (I)       Loading and dumping file time : 0.11 seconds
[08/31 23:49:07    623s] (I)       ============= Initialization =============
[08/31 23:49:07    623s] (I)       numLocalWires=37464  numGlobalNetBranches=11824  numLocalNetBranches=6928
[08/31 23:49:07    623s] (I)       totalPins=38866  totalGlobalPin=15032 (38.68%)
[08/31 23:49:07    623s] (I)       total 2D Cap : 244399 = (114711 H, 129688 V)
[08/31 23:49:07    623s] (I)       ============  Phase 1a Route ============
[08/31 23:49:07    623s] (I)       Phase 1a runs 0.01 seconds
[08/31 23:49:07    623s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[08/31 23:49:07    623s] (I)       Usage: 15228 = (7537 H, 7691 V) = (6.57% H, 5.93% V) = (7.386e+04um H, 7.537e+04um V)
[08/31 23:49:07    623s] (I)       
[08/31 23:49:07    623s] (I)       ============  Phase 1b Route ============
[08/31 23:49:07    623s] (I)       Usage: 15228 = (7537 H, 7691 V) = (6.57% H, 5.93% V) = (7.386e+04um H, 7.537e+04um V)
[08/31 23:49:07    623s] (I)       
[08/31 23:49:07    623s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[08/31 23:49:07    623s] 
[08/31 23:49:07    623s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:49:07    623s] Finished Early Global Route rough congestion estimation: mem = 1682.1M
[08/31 23:49:07    623s] earlyGlobalRoute rough estimation gcell size 7 row height
[08/31 23:49:07    623s] Congestion driven padding in post-place stage.
[08/31 23:49:07    623s] Congestion driven padding increases utilization from 0.497 to 0.497
[08/31 23:49:07    623s] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1682.1M
[08/31 23:49:08    623s] Global placement CDP skipped at cutLevel 9.
[08/31 23:49:08    623s] Iteration  9: Total net bbox = 1.147e+05 (5.82e+04 5.64e+04)
[08/31 23:49:08    623s]               Est.  stn bbox = 1.572e+05 (8.15e+04 7.57e+04)
[08/31 23:49:08    623s]               cpu = 0:00:04.8 real = 0:00:03.0 mem = 1682.1M
[08/31 23:49:12    629s] nrCritNet: 0.00% ( 0 / 9489 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[08/31 23:49:16    635s] nrCritNet: 0.00% ( 0 / 9489 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[08/31 23:49:16    635s] Iteration 10: Total net bbox = 1.147e+05 (5.82e+04 5.64e+04)
[08/31 23:49:16    635s]               Est.  stn bbox = 1.572e+05 (8.15e+04 7.57e+04)
[08/31 23:49:16    635s]               cpu = 0:00:11.4 real = 0:00:08.0 mem = 1650.1M
[08/31 23:49:23    647s] Iteration 11: Total net bbox = 1.217e+05 (6.00e+04 6.17e+04)
[08/31 23:49:23    647s]               Est.  stn bbox = 1.636e+05 (8.32e+04 8.04e+04)
[08/31 23:49:23    647s]               cpu = 0:00:02.3 real = 0:00:01.0 mem = 1738.1M
[08/31 23:49:23    647s] Iteration 12: Total net bbox = 1.251e+05 (6.32e+04 6.19e+04)
[08/31 23:49:23    647s]               Est.  stn bbox = 1.670e+05 (8.64e+04 8.06e+04)
[08/31 23:49:23    647s]               cpu = 0:00:12.7 real = 0:00:07.0 mem = 1674.1M
[08/31 23:49:23    647s] Iteration 13: Total net bbox = 1.251e+05 (6.32e+04 6.19e+04)
[08/31 23:49:23    647s]               Est.  stn bbox = 1.670e+05 (8.64e+04 8.06e+04)
[08/31 23:49:23    647s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1674.1M
[08/31 23:49:23    647s] Iteration 14: Total net bbox = 1.251e+05 (6.32e+04 6.19e+04)
[08/31 23:49:23    647s]               Est.  stn bbox = 1.670e+05 (8.64e+04 8.06e+04)
[08/31 23:49:23    647s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1674.1M
[08/31 23:49:23    647s] *** cost = 1.251e+05 (6.32e+04 6.19e+04) (cpu for global=0:00:57.6) real=0:00:36.0***
[08/31 23:49:23    647s] Placement multithread real runtime: 0:00:36.0 with 6 threads.
[08/31 23:49:23    647s] Info: 0 clock gating cells identified, 0 (on average) moved
[08/31 23:49:23    647s] Solver runtime cpu: 0:00:30.7 real: 0:00:15.2
[08/31 23:49:23    647s] Core Placement runtime cpu: 0:00:32.8 real: 0:00:18.0
[08/31 23:49:23    647s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/31 23:49:23    647s] Type 'man IMPSP-9025' for more detail.
[08/31 23:49:23    647s] #spOpts: mergeVia=F 
[08/31 23:49:23    647s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:49:23    647s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:49:23    647s] *** Starting refinePlace (0:10:48 mem=1674.1M) ***
[08/31 23:49:23    647s] Total net bbox length = 1.251e+05 (6.318e+04 6.188e+04) (ext = 3.493e+03)
[08/31 23:49:23    647s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:49:23    647s] Starting refinePlace ...
[08/31 23:49:23    648s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[08/31 23:49:23    648s] Density distribution unevenness ratio = 31.132%
[08/31 23:49:24    648s]   Spread Effort: high, standalone mode, useDDP on.
[08/31 23:49:24    648s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1674.1MB) @(0:10:48 - 0:10:48).
[08/31 23:49:24    648s] Move report: preRPlace moves 10330 insts, mean move: 0.43 um, max move: 2.88 um
[08/31 23:49:24    648s] 	Max move on inst (datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_6/D_I_164/Q_reg): (52.89, 219.99) --> (52.06, 222.04)
[08/31 23:49:24    648s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[08/31 23:49:24    648s] wireLenOptFixPriorityInst 0 inst fixed
[08/31 23:49:24    648s] tweakage running in 6 threads.
[08/31 23:49:24    648s] Placement tweakage begins.
[08/31 23:49:24    648s] wire length = 1.791e+05
[08/31 23:49:26    651s] wire length = 1.721e+05
[08/31 23:49:26    651s] Placement tweakage ends.
[08/31 23:49:26    651s] Move report: tweak moves 1318 insts, mean move: 2.98 um, max move: 16.53 um
[08/31 23:49:26    651s] 	Max move on inst (datapath_i/decode_stage_dp/reg_file/U2906): (262.39, 275.24) --> (245.86, 275.24)
[08/31 23:49:26    651s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.5, real=0:00:02.0, mem=1674.1MB) @(0:10:48 - 0:10:52).
[08/31 23:49:27    652s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:49:27    652s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1674.1MB) @(0:10:52 - 0:10:52).
[08/31 23:49:27    652s] Move report: Detail placement moves 10330 insts, mean move: 0.76 um, max move: 17.30 um
[08/31 23:49:27    652s] 	Max move on inst (datapath_i/decode_stage_dp/reg_file/U2906): (262.37, 276.04) --> (245.86, 275.24)
[08/31 23:49:27    652s] 	Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 1674.1MB
[08/31 23:49:27    652s] Statistics of distance of Instance movement in refine placement:
[08/31 23:49:27    652s]   maximum (X+Y) =        17.30 um
[08/31 23:49:27    652s]   inst (datapath_i/decode_stage_dp/reg_file/U2906) with max move: (262.367, 276.038) -> (245.86, 275.24)
[08/31 23:49:27    652s]   mean    (X+Y) =         0.76 um
[08/31 23:49:27    652s] Total instances flipped for WireLenOpt: 750
[08/31 23:49:27    652s] Summary Report:
[08/31 23:49:27    652s] Instances move: 10330 (out of 10330 movable)
[08/31 23:49:27    652s] Instances flipped: 0
[08/31 23:49:27    652s] Mean displacement: 0.76 um
[08/31 23:49:27    652s] Max displacement: 17.30 um (Instance: datapath_i/decode_stage_dp/reg_file/U2906) (262.367, 276.038) -> (245.86, 275.24)
[08/31 23:49:27    652s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[08/31 23:49:27    652s] Total instances moved : 10330
[08/31 23:49:27    652s] Total net bbox length = 1.198e+05 (5.756e+04 6.224e+04) (ext = 3.415e+03)
[08/31 23:49:27    652s] Runtime: CPU: 0:00:04.3 REAL: 0:00:04.0 MEM: 1674.1MB
[08/31 23:49:27    652s] [CPU] RefinePlace/total (cpu=0:00:04.3, real=0:00:04.0, mem=1674.1MB) @(0:10:48 - 0:10:52).
[08/31 23:49:27    652s] *** Finished refinePlace (0:10:52 mem=1674.1M) ***
[08/31 23:49:27    652s] *** End of Placement (cpu=0:01:08, real=0:00:45.0, mem=1674.1M) ***
[08/31 23:49:27    652s] #spOpts: mergeVia=F 
[08/31 23:49:27    652s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:49:27    652s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:49:27    652s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[08/31 23:49:27    652s] Density distribution unevenness ratio = 31.090%
[08/31 23:49:27    652s] *** Free Virtual Timing Model ...(mem=1674.1M)
[08/31 23:49:27    652s] Starting congestion repair ...
[08/31 23:49:27    652s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[08/31 23:49:27    652s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:49:27    652s] Starting Early Global Route congestion estimation: mem = 1651.7M
[08/31 23:49:27    652s] (I)       Reading DB...
[08/31 23:49:27    652s] (I)       before initializing RouteDB syMemory usage = 1651.7 MB
[08/31 23:49:27    652s] (I)       congestionReportName   : 
[08/31 23:49:27    652s] (I)       layerRangeFor2DCongestion : 
[08/31 23:49:27    652s] (I)       buildTerm2TermWires    : 1
[08/31 23:49:27    652s] (I)       doTrackAssignment      : 1
[08/31 23:49:27    652s] (I)       dumpBookshelfFiles     : 0
[08/31 23:49:27    652s] (I)       numThreads             : 6
[08/31 23:49:27    652s] (I)       bufferingAwareRouting  : false
[08/31 23:49:27    652s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:49:27    652s] (I)       honorPin               : false
[08/31 23:49:27    652s] (I)       honorPinGuide          : true
[08/31 23:49:27    652s] (I)       honorPartition         : false
[08/31 23:49:27    652s] (I)       allowPartitionCrossover: false
[08/31 23:49:27    652s] (I)       honorSingleEntry       : true
[08/31 23:49:27    652s] (I)       honorSingleEntryStrong : true
[08/31 23:49:27    652s] (I)       handleViaSpacingRule   : false
[08/31 23:49:27    652s] (I)       handleEolSpacingRule   : false
[08/31 23:49:27    652s] (I)       PDConstraint           : none
[08/31 23:49:27    652s] (I)       expBetterNDRHandling   : false
[08/31 23:49:27    652s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:49:27    652s] (I)       routingEffortLevel     : 3
[08/31 23:49:27    652s] (I)       effortLevel            : standard
[08/31 23:49:27    652s] [NR-eGR] minRouteLayer          : 2
[08/31 23:49:27    652s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:49:27    652s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:49:27    652s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:49:27    652s] (I)       numRowsPerGCell        : 1
[08/31 23:49:27    652s] (I)       speedUpLargeDesign     : 0
[08/31 23:49:27    652s] (I)       multiThreadingTA       : 1
[08/31 23:49:27    652s] (I)       blkAwareLayerSwitching : 1
[08/31 23:49:27    652s] (I)       optimizationMode       : false
[08/31 23:49:27    652s] (I)       routeSecondPG          : false
[08/31 23:49:27    652s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:49:27    652s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:49:27    652s] (I)       punchThroughDistance   : 500.00
[08/31 23:49:27    652s] (I)       scenicBound            : 1.15
[08/31 23:49:27    652s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:49:27    652s] (I)       source-to-sink ratio   : 0.00
[08/31 23:49:27    652s] (I)       targetCongestionRatioH : 1.00
[08/31 23:49:27    652s] (I)       targetCongestionRatioV : 1.00
[08/31 23:49:27    652s] (I)       layerCongestionRatio   : 0.70
[08/31 23:49:27    652s] (I)       m1CongestionRatio      : 0.10
[08/31 23:49:27    652s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:49:27    652s] (I)       localRouteEffort       : 1.00
[08/31 23:49:27    652s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:49:27    652s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:49:27    652s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:49:27    652s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:49:27    652s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:49:27    652s] (I)       routeVias              : 
[08/31 23:49:27    652s] (I)       readTROption           : true
[08/31 23:49:27    652s] (I)       extraSpacingFactor     : 1.00
[08/31 23:49:27    652s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:49:27    652s] (I)       routeSelectedNetsOnly  : false
[08/31 23:49:27    652s] (I)       clkNetUseMaxDemand     : false
[08/31 23:49:27    652s] (I)       extraDemandForClocks   : 0
[08/31 23:49:27    652s] (I)       steinerRemoveLayers    : false
[08/31 23:49:27    652s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:49:27    652s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:49:27    652s] (I)       similarTopologyRoutingFast : false
[08/31 23:49:27    652s] (I)       spanningTreeRefinement : false
[08/31 23:49:27    652s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:49:27    652s] (I)       starting read tracks
[08/31 23:49:27    652s] (I)       build grid graph
[08/31 23:49:27    652s] (I)       build grid graph start
[08/31 23:49:27    652s] [NR-eGR] Layer1 has no routable track
[08/31 23:49:27    652s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:49:27    652s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:49:27    652s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:49:27    652s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:49:27    652s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:49:27    652s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:49:27    652s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:49:27    652s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:49:27    652s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:49:27    652s] (I)       build grid graph end
[08/31 23:49:27    652s] (I)       numViaLayers=10
[08/31 23:49:27    652s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:49:27    652s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:49:27    652s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:49:27    652s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:49:27    652s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:49:27    652s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:49:27    652s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:49:27    652s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:49:27    652s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:49:27    652s] (I)       end build via table
[08/31 23:49:27    652s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7202 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:49:27    652s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:49:27    652s] (I)       readDataFromPlaceDB
[08/31 23:49:27    652s] (I)       Read net information..
[08/31 23:49:27    652s] [NR-eGR] Read numTotalNets=9489  numIgnoredNets=0
[08/31 23:49:27    652s] (I)       Read testcase time = 0.000 seconds
[08/31 23:49:27    652s] 
[08/31 23:49:27    652s] (I)       read default dcut vias
[08/31 23:49:27    652s] (I)       Reading via via1_7 for layer: 0 
[08/31 23:49:27    652s] (I)       Reading via via2_5 for layer: 1 
[08/31 23:49:27    652s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:49:27    652s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:49:27    652s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:49:27    652s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:49:27    652s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:49:27    652s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:49:27    652s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:49:27    652s] (I)       build grid graph start
[08/31 23:49:27    652s] (I)       build grid graph end
[08/31 23:49:27    652s] (I)       Model blockage into capacity
[08/31 23:49:27    652s] (I)       Read numBlocks=7202  numPreroutedWires=0  numCapScreens=0
[08/31 23:49:27    652s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:49:27    652s] (I)       blocked area on Layer2 : 1078056000  (0.30%)
[08/31 23:49:27    652s] (I)       blocked area on Layer3 : 1307577600  (0.37%)
[08/31 23:49:27    652s] (I)       blocked area on Layer4 : 1818288000  (0.51%)
[08/31 23:49:27    652s] (I)       blocked area on Layer5 : 2110406400  (0.59%)
[08/31 23:49:27    652s] (I)       blocked area on Layer6 : 2282961600  (0.64%)
[08/31 23:49:27    652s] (I)       blocked area on Layer7 : 8478720000  (2.37%)
[08/31 23:49:27    652s] (I)       blocked area on Layer8 : 9273600000  (2.59%)
[08/31 23:49:27    652s] (I)       blocked area on Layer9 : 42613248000  (11.90%)
[08/31 23:49:27    652s] (I)       blocked area on Layer10 : 135860224000  (37.95%)
[08/31 23:49:27    652s] (I)       Modeling time = 0.030 seconds
[08/31 23:49:27    652s] 
[08/31 23:49:27    652s] (I)       Number of ignored nets = 0
[08/31 23:49:27    652s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:49:27    652s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:49:27    652s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:49:27    652s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:49:27    652s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:49:27    652s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:49:27    652s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:49:27    652s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:49:27    652s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:49:27    652s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1651.7 MB
[08/31 23:49:27    652s] (I)       Ndr track 0 does not exist
[08/31 23:49:27    652s] (I)       Layer1  viaCost=200.00
[08/31 23:49:27    652s] (I)       Layer2  viaCost=200.00
[08/31 23:49:27    652s] (I)       Layer3  viaCost=100.00
[08/31 23:49:27    652s] (I)       Layer4  viaCost=100.00
[08/31 23:49:27    652s] (I)       Layer5  viaCost=100.00
[08/31 23:49:27    652s] (I)       Layer6  viaCost=100.00
[08/31 23:49:27    652s] (I)       Layer7  viaCost=100.00
[08/31 23:49:27    652s] (I)       Layer8  viaCost=100.00
[08/31 23:49:27    652s] (I)       Layer9  viaCost=100.00
[08/31 23:49:27    652s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:49:27    652s] (I)       routing area        :  (0, 0) - (599640, 596960)
[08/31 23:49:27    652s] (I)       core area           :  (10260, 10080) - (589380, 586880)
[08/31 23:49:27    652s] (I)       Site Width          :   380  (dbu)
[08/31 23:49:27    652s] (I)       Row Height          :  2800  (dbu)
[08/31 23:49:27    652s] (I)       GCell Width         :  2800  (dbu)
[08/31 23:49:27    652s] (I)       GCell Height        :  2800  (dbu)
[08/31 23:49:27    652s] (I)       grid                :   214   213    10
[08/31 23:49:27    652s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/31 23:49:27    652s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/31 23:49:27    652s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:49:27    652s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:49:27    652s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:49:27    652s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:49:27    652s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/31 23:49:27    652s] (I)       Total num of tracks :     0  1578  2132  1070  1065  1070   355   356   186   178
[08/31 23:49:27    652s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:49:27    652s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:49:27    652s] (I)       --------------------------------------------------------
[08/31 23:49:27    652s] 
[08/31 23:49:27    652s] [NR-eGR] ============ Routing rule table ============
[08/31 23:49:27    652s] [NR-eGR] Rule id 0. Nets 9489 
[08/31 23:49:27    652s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:49:27    652s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:49:27    652s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:49:27    652s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:49:27    652s] [NR-eGR] ========================================
[08/31 23:49:27    652s] [NR-eGR] 
[08/31 23:49:27    652s] (I)       After initializing earlyGlobalRoute syMemory usage = 1651.7 MB
[08/31 23:49:27    652s] (I)       Loading and dumping file time : 0.16 seconds
[08/31 23:49:27    652s] (I)       ============= Initialization =============
[08/31 23:49:27    652s] (I)       totalPins=38866  totalGlobalPin=38683 (99.53%)
[08/31 23:49:27    652s] (I)       total 2D Cap : 1683700 = (793593 H, 890107 V)
[08/31 23:49:27    652s] [NR-eGR] Layer group 1: route 9489 net(s) in layer range [2, 10]
[08/31 23:49:27    652s] (I)       ============  Phase 1a Route ============
[08/31 23:49:27    652s] (I)       Phase 1a runs 0.04 seconds
[08/31 23:49:27    652s] (I)       Usage: 118263 = (56432 H, 61831 V) = (7.11% H, 6.95% V) = (7.900e+04um H, 8.656e+04um V)
[08/31 23:49:27    652s] (I)       
[08/31 23:49:27    652s] (I)       ============  Phase 1b Route ============
[08/31 23:49:27    652s] (I)       Usage: 118263 = (56432 H, 61831 V) = (7.11% H, 6.95% V) = (7.900e+04um H, 8.656e+04um V)
[08/31 23:49:27    652s] (I)       
[08/31 23:49:27    652s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.655682e+05um
[08/31 23:49:27    652s] (I)       ============  Phase 1c Route ============
[08/31 23:49:27    652s] (I)       Usage: 118263 = (56432 H, 61831 V) = (7.11% H, 6.95% V) = (7.900e+04um H, 8.656e+04um V)
[08/31 23:49:27    652s] (I)       
[08/31 23:49:27    652s] (I)       ============  Phase 1d Route ============
[08/31 23:49:27    652s] (I)       Usage: 118263 = (56432 H, 61831 V) = (7.11% H, 6.95% V) = (7.900e+04um H, 8.656e+04um V)
[08/31 23:49:27    652s] (I)       
[08/31 23:49:27    652s] (I)       ============  Phase 1e Route ============
[08/31 23:49:27    652s] (I)       Phase 1e runs 0.00 seconds
[08/31 23:49:27    652s] (I)       Usage: 118263 = (56432 H, 61831 V) = (7.11% H, 6.95% V) = (7.900e+04um H, 8.656e+04um V)
[08/31 23:49:27    652s] (I)       
[08/31 23:49:27    652s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.655682e+05um
[08/31 23:49:27    652s] [NR-eGR] 
[08/31 23:49:27    652s] (I)       ============  Phase 1l Route ============
[08/31 23:49:27    653s] (I)       Phase 1l runs 0.11 seconds
[08/31 23:49:28    653s] (I)       
[08/31 23:49:28    653s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[08/31 23:49:28    653s] [NR-eGR]                OverCon         OverCon            
[08/31 23:49:28    653s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[08/31 23:49:28    653s] [NR-eGR] Layer              (1)             (3)    OverCon 
[08/31 23:49:28    653s] [NR-eGR] ---------------------------------------------------
[08/31 23:49:28    653s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[08/31 23:49:28    653s] [NR-eGR] Layer2       8( 0.02%)       0( 0.00%)   ( 0.02%) 
[08/31 23:49:28    653s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[08/31 23:49:28    653s] [NR-eGR] Layer4       7( 0.02%)       1( 0.00%)   ( 0.02%) 
[08/31 23:49:28    653s] [NR-eGR] Layer5       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[08/31 23:49:28    653s] [NR-eGR] Layer6       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[08/31 23:49:28    653s] [NR-eGR] Layer7       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[08/31 23:49:28    653s] [NR-eGR] Layer8       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[08/31 23:49:28    653s] [NR-eGR] Layer9       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[08/31 23:49:28    653s] [NR-eGR] Layer10       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[08/31 23:49:28    653s] [NR-eGR] ---------------------------------------------------
[08/31 23:49:28    653s] [NR-eGR] Total       15( 0.00%)       1( 0.00%)   ( 0.00%) 
[08/31 23:49:28    653s] [NR-eGR] 
[08/31 23:49:28    653s] (I)       Total Global Routing Runtime: 0.28 seconds
[08/31 23:49:28    653s] (I)       total 2D Cap : 1685535 = (794539 H, 890996 V)
[08/31 23:49:28    653s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:49:28    653s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/31 23:49:28    653s] Early Global Route congestion estimation runtime: 0.46 seconds, mem = 1651.7M
[08/31 23:49:28    653s] [hotspot] +------------+---------------+---------------+
[08/31 23:49:28    653s] [hotspot] |            |   max hotspot | total hotspot |
[08/31 23:49:28    653s] [hotspot] +------------+---------------+---------------+
[08/31 23:49:28    653s] [hotspot] | normalized |          0.00 |          0.00 |
[08/31 23:49:28    653s] [hotspot] +------------+---------------+---------------+
[08/31 23:49:28    653s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/31 23:49:28    653s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/31 23:49:28    653s] Skipped repairing congestion.
[08/31 23:49:28    653s] Starting Early Global Route wiring: mem = 1651.6M
[08/31 23:49:28    653s] (I)       ============= track Assignment ============
[08/31 23:49:28    653s] (I)       extract Global 3D Wires
[08/31 23:49:28    653s] (I)       Extract Global WL : time=0.01
[08/31 23:49:28    653s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[08/31 23:49:28    653s] (I)       Initialization real time=0.00 seconds
[08/31 23:49:28    653s] (I)       Run Multi-thread track assignment
[08/31 23:49:28    653s] (I)       merging nets...
[08/31 23:49:28    653s] (I)       merging nets done
[08/31 23:49:28    653s] (I)       Kernel real time=0.16 seconds
[08/31 23:49:28    653s] (I)       End Greedy Track Assignment
[08/31 23:49:28    653s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:49:28    653s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 38802
[08/31 23:49:28    653s] [NR-eGR] Layer2(metal2)(V) length: 4.469821e+04um, number of vias: 51588
[08/31 23:49:28    653s] [NR-eGR] Layer3(metal3)(H) length: 7.401729e+04um, number of vias: 19138
[08/31 23:49:28    653s] [NR-eGR] Layer4(metal4)(V) length: 3.548658e+04um, number of vias: 1345
[08/31 23:49:28    653s] [NR-eGR] Layer5(metal5)(H) length: 7.191172e+03um, number of vias: 1172
[08/31 23:49:28    653s] [NR-eGR] Layer6(metal6)(V) length: 1.212884e+04um, number of vias: 20
[08/31 23:49:28    653s] [NR-eGR] Layer7(metal7)(H) length: 2.710500e+02um, number of vias: 8
[08/31 23:49:28    653s] [NR-eGR] Layer8(metal8)(V) length: 1.925695e+02um, number of vias: 0
[08/31 23:49:28    653s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[08/31 23:49:28    653s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[08/31 23:49:28    653s] [NR-eGR] Total length: 1.739857e+05um, number of vias: 112073
[08/31 23:49:28    653s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:49:28    653s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[08/31 23:49:28    653s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:49:28    653s] Early Global Route wiring runtime: 0.62 seconds, mem = 1615.1M
[08/31 23:49:28    653s] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[08/31 23:49:28    653s] *** Finishing placeDesign default flow ***
[08/31 23:49:28    653s] **placeDesign ... cpu = 0: 1:12, real = 0: 0:48, mem = 1615.1M **
[08/31 23:49:28    654s] 
[08/31 23:49:28    654s] *** Summary of all messages that are not suppressed in this session:
[08/31 23:49:28    654s] Severity  ID               Count  Summary                                  
[08/31 23:49:28    654s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[08/31 23:49:28    654s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[08/31 23:49:28    654s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/31 23:49:28    654s] *** Message Summary: 3 warning(s), 0 error(s)
[08/31 23:49:28    654s] 
[08/31 23:49:28    654s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[08/31 23:49:28    654s] <CMD> optDesign -postCTS
[08/31 23:49:28    654s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/31 23:49:28    654s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:49:28    654s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:49:29    654s] #spOpts: mergeVia=F 
[08/31 23:49:29    655s] GigaOpt running with 6 threads.
[08/31 23:49:29    655s] Info: 6 threads available for lower-level modules during optimization.
[08/31 23:49:29    655s] #spOpts: mergeVia=F 
[08/31 23:49:29    655s] Initializing multi-corner capacitance tables ... 
[08/31 23:49:29    655s] Initializing multi-corner resistance tables ...
[08/31 23:49:29    655s] 
[08/31 23:49:29    655s] Creating Lib Analyzer ...
[08/31 23:49:29    655s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:49:29    655s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:49:29    655s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:49:29    655s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:49:29    655s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:49:29    655s] 
[08/31 23:49:30    655s] Creating Lib Analyzer, finished. 
[08/31 23:49:30    655s] Effort level <high> specified for reg2reg path_group
[08/31 23:49:30    656s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1153.3M, totSessionCpu=0:10:56 **
[08/31 23:49:30    656s] setExtractRCMode -engine preRoute
[08/31 23:49:30    656s] *** optDesign -postCTS ***
[08/31 23:49:30    656s] DRC Margin: user margin 0.0; extra margin 0.2
[08/31 23:49:30    656s] Hold Target Slack: user slack 0
[08/31 23:49:30    656s] Setup Target Slack: user slack 0; extra slack 0.1
[08/31 23:49:30    656s] setUsefulSkewMode -ecoRoute false
[08/31 23:49:30    656s] Multi-VT timing optimization disabled based on library information.
[08/31 23:49:30    656s] Deleting Cell Server ...
[08/31 23:49:30    656s] Deleting Lib Analyzer.
[08/31 23:49:30    656s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:49:30    656s] Summary for sequential cells identification: 
[08/31 23:49:30    656s]   Identified SBFF number: 16
[08/31 23:49:30    656s]   Identified MBFF number: 0
[08/31 23:49:30    656s]   Identified SB Latch number: 0
[08/31 23:49:30    656s]   Identified MB Latch number: 0
[08/31 23:49:30    656s]   Not identified SBFF number: 0
[08/31 23:49:30    656s]   Not identified MBFF number: 0
[08/31 23:49:30    656s]   Not identified SB Latch number: 0
[08/31 23:49:30    656s]   Not identified MB Latch number: 0
[08/31 23:49:30    656s]   Number of sequential cells which are not FFs: 13
[08/31 23:49:30    656s] Creating Cell Server, finished. 
[08/31 23:49:30    656s] 
[08/31 23:49:30    656s] 
[08/31 23:49:30    656s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:49:30    656s]   
[08/31 23:49:30    656s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:49:30    656s]   Deleting Cell Server ...
[08/31 23:49:30    656s] Start to check current routing status for nets...
[08/31 23:49:30    656s] All nets are already routed correctly.
[08/31 23:49:30    656s] End to check current routing status for nets (mem=1624.6M)
[08/31 23:49:30    656s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=10330 and nets=12638 using extraction engine 'preRoute' .
[08/31 23:49:30    656s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:49:30    656s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:49:30    656s] PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:49:30    656s] RC Extraction called in multi-corner(1) mode.
[08/31 23:49:30    656s] RCMode: PreRoute
[08/31 23:49:30    656s]       RC Corner Indexes            0   
[08/31 23:49:30    656s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:49:30    656s] Resistance Scaling Factor    : 1.00000 
[08/31 23:49:30    656s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:49:30    656s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:49:30    656s] Shrink Factor                : 1.00000
[08/31 23:49:30    656s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/31 23:49:30    656s] Using capacitance table file ...
[08/31 23:49:30    656s] Updating RC grid for preRoute extraction ...
[08/31 23:49:30    656s] Initializing multi-corner capacitance tables ... 
[08/31 23:49:30    656s] Initializing multi-corner resistance tables ...
[08/31 23:49:31    656s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1618.609M)
[08/31 23:49:31    656s] ### Creating LA Mngr. totSessionCpu=0:10:57 mem=1685.4M
[08/31 23:49:31    657s] ### Creating LA Mngr, finished. totSessionCpu=0:10:57 mem=1689.4M
[08/31 23:49:32    658s] Compute RC Scale Done ...
[08/31 23:49:32    658s] #################################################################################
[08/31 23:49:32    658s] # Design Stage: PreRoute
[08/31 23:49:32    658s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:49:32    658s] # Design Mode: 90nm
[08/31 23:49:32    658s] # Analysis Mode: MMMC OCV 
[08/31 23:49:32    658s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:49:32    658s] # Signoff Settings: SI Off 
[08/31 23:49:32    658s] #################################################################################
[08/31 23:49:32    658s] Topological Sorting (REAL = 0:00:00.0, MEM = 1824.3M, InitMEM = 1824.3M)
[08/31 23:49:33    658s] Calculate early delays in OCV mode...
[08/31 23:49:33    658s] Calculate late delays in OCV mode...
[08/31 23:49:33    658s] Start delay calculation (fullDC) (6 T). (MEM=1824.29)
[08/31 23:49:33    659s] End AAE Lib Interpolated Model. (MEM=1848.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:49:35    665s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:49:35    665s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 123. 
[08/31 23:49:35    665s] Total number of fetched objects 13940
[08/31 23:49:35    665s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:49:35    665s] End delay calculation. (MEM=2058.44 CPU=0:00:06.6 REAL=0:00:02.0)
[08/31 23:49:35    665s] End delay calculation (fullDC). (MEM=2058.44 CPU=0:00:06.9 REAL=0:00:02.0)
[08/31 23:49:35    665s] *** CDM Built up (cpu=0:00:07.5  real=0:00:03.0  mem= 2058.4M) ***
[08/31 23:49:35    666s] *** Done Building Timing Graph (cpu=0:00:08.5 real=0:00:03.0 totSessionCpu=0:11:07 mem=2026.4M)
[08/31 23:49:36    667s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     71 (71)      |   -0.268   |     71 (71)      |
|   max_tran     |    70 (3819)     |   -0.625   |    70 (3819)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.651%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:06, mem = 1257.9M, totSessionCpu=0:11:07 **
[08/31 23:49:36    667s] ** INFO : this run is activating low effort ccoptDesign flow
[08/31 23:49:36    667s] PhyDesignGrid: maxLocalDensity 0.98
[08/31 23:49:36    667s] ### Creating PhyDesignMc. totSessionCpu=0:11:07 mem=1677.5M
[08/31 23:49:36    667s] #spOpts: mergeVia=F 
[08/31 23:49:36    667s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:07 mem=1677.5M
[08/31 23:49:36    667s] *** Starting optimizing excluded clock nets MEM= 1701.5M) ***
[08/31 23:49:36    667s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1701.5M) ***
[08/31 23:49:36    667s] *** Starting optimizing excluded clock nets MEM= 1701.5M) ***
[08/31 23:49:36    667s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1701.5M) ***
[08/31 23:49:37    668s] Begin: GigaOpt DRV Optimization
[08/31 23:49:37    668s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:49:37    668s] PhyDesignGrid: maxLocalDensity 0.98
[08/31 23:49:37    668s] ### Creating PhyDesignMc. totSessionCpu=0:11:08 mem=1709.5M
[08/31 23:49:37    668s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:08 mem=1709.5M
[08/31 23:49:37    668s] 
[08/31 23:49:37    668s] Creating Lib Analyzer ...
[08/31 23:49:37    668s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:49:37    668s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:49:37    668s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:49:37    668s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:49:37    668s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:49:37    668s] 
[08/31 23:49:37    669s] Creating Lib Analyzer, finished. 
[08/31 23:49:37    669s] 
[08/31 23:49:37    669s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {5, 0.379, 0.6885} {6, 0.130, 0.4315} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/31 23:49:37    669s] ### Creating LA Mngr. totSessionCpu=0:11:09 mem=1709.5M
[08/31 23:49:37    669s] ### Creating LA Mngr, finished. totSessionCpu=0:11:09 mem=1709.5M
[08/31 23:49:40    671s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:49:40    671s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/31 23:49:40    671s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:49:40    671s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/31 23:49:40    671s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:49:40    671s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:49:40    671s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:49:40    671s] Info: violation cost 12806.339844 (cap = 278.332184, tran = 12456.005859, len = 0.000000, fanout load = 0.000000, fanout count = 72.000000, glitch 0.000000)
[08/31 23:49:40    671s] |    70|  3819|    -0.66|   103|   103|    -0.28|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  33.65|          |         |
[08/31 23:49:47    692s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:49:47    692s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:49:47    692s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:49:48    692s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|     219|       6|      33|  33.95| 0:00:08.0|  2482.9M|
[08/31 23:49:48    692s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:49:48    692s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:49:48    692s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:49:48    692s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  33.95| 0:00:00.0|  2482.9M|
[08/31 23:49:48    692s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:49:48    692s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:49:48    692s] Layer 4 has 5 constrained nets 
[08/31 23:49:48    692s] **** End NDR-Layer Usage Statistics ****
[08/31 23:49:48    692s] 
[08/31 23:49:48    692s] *** Finish DRV Fixing (cpu=0:00:21.5 real=0:00:08.0 mem=2482.9M) ***
[08/31 23:49:48    692s] 
[08/31 23:49:48    692s] *** Starting refinePlace (0:11:33 mem=2482.9M) ***
[08/31 23:49:48    692s] Total net bbox length = 1.317e+05 (6.288e+04 6.886e+04) (ext = 3.566e+03)
[08/31 23:49:48    692s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:49:48    692s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[08/31 23:49:48    692s] Type 'man IMPSP-5140' for more detail.
[08/31 23:49:48    692s] **WARN: (IMPSP-315):	Found 10555 instances insts with no PG Term connections.
[08/31 23:49:48    692s] Type 'man IMPSP-315' for more detail.
[08/31 23:49:48    692s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[08/31 23:49:48    692s] Density distribution unevenness ratio = 31.129%
[08/31 23:49:48    692s] RPlace IncrNP Skipped
[08/31 23:49:48    692s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2482.9MB) @(0:11:33 - 0:11:33).
[08/31 23:49:48    692s] Starting refinePlace ...
[08/31 23:49:48    692s] default core: bins with density >  0.75 =    0 % ( 0 / 441 )
[08/31 23:49:48    692s] Density distribution unevenness ratio = 31.129%
[08/31 23:49:48    693s]   Spread Effort: high, pre-route mode, useDDP on.
[08/31 23:49:48    693s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2482.9MB) @(0:11:33 - 0:11:33).
[08/31 23:49:48    693s] Move report: preRPlace moves 408 insts, mean move: 0.48 um, max move: 2.35 um
[08/31 23:49:48    693s] 	Max move on inst (FE_OFC292_CLK): (83.98, 63.84) --> (83.03, 65.24)
[08/31 23:49:48    693s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[08/31 23:49:48    693s] wireLenOptFixPriorityInst 0 inst fixed
[08/31 23:49:48    693s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:49:48    693s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2482.9MB) @(0:11:33 - 0:11:34).
[08/31 23:49:48    693s] Move report: Detail placement moves 408 insts, mean move: 0.48 um, max move: 2.35 um
[08/31 23:49:48    693s] 	Max move on inst (FE_OFC292_CLK): (83.98, 63.84) --> (83.03, 65.24)
[08/31 23:49:48    693s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2482.9MB
[08/31 23:49:48    693s] Statistics of distance of Instance movement in refine placement:
[08/31 23:49:48    693s]   maximum (X+Y) =         2.35 um
[08/31 23:49:48    693s]   inst (FE_OFC292_CLK) with max move: (83.98, 63.84) -> (83.03, 65.24)
[08/31 23:49:48    693s]   mean    (X+Y) =         0.48 um
[08/31 23:49:48    693s] Summary Report:
[08/31 23:49:48    693s] Instances move: 408 (out of 10555 movable)
[08/31 23:49:48    693s] Instances flipped: 0
[08/31 23:49:48    693s] Mean displacement: 0.48 um
[08/31 23:49:48    693s] Max displacement: 2.35 um (Instance: FE_OFC292_CLK) (83.98, 63.84) -> (83.03, 65.24)
[08/31 23:49:48    693s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[08/31 23:49:48    693s] Total instances moved : 408
[08/31 23:49:48    693s] Total net bbox length = 1.318e+05 (6.293e+04 6.886e+04) (ext = 3.566e+03)
[08/31 23:49:48    693s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2482.9MB
[08/31 23:49:48    693s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=2482.9MB) @(0:11:33 - 0:11:34).
[08/31 23:49:48    693s] *** Finished refinePlace (0:11:34 mem=2482.9M) ***
[08/31 23:49:48    693s] *** maximum move = 2.35 um ***
[08/31 23:49:48    693s] *** Finished re-routing un-routed nets (2482.9M) ***
[08/31 23:49:48    693s] 
[08/31 23:49:48    693s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:00.0 mem=2482.9M) ***
[08/31 23:49:49    694s] End: GigaOpt DRV Optimization
[08/31 23:49:49    694s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/31 23:49:49    694s] 
------------------------------------------------------------
     Summary (cpu=0.43min real=0.20min mem=1796.9M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.946%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:19, mem = 1274.2M, totSessionCpu=0:11:35 **
[08/31 23:49:49    694s] *** Check timing (0:00:00.0)
[08/31 23:49:49    694s] Deleting Lib Analyzer.
[08/31 23:49:49    694s] Begin: GigaOpt Optimization in TNS mode
[08/31 23:49:49    694s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:49:49    694s] PhyDesignGrid: maxLocalDensity 0.95
[08/31 23:49:49    694s] ### Creating PhyDesignMc. totSessionCpu=0:11:35 mem=1793.3M
[08/31 23:49:49    694s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:35 mem=1793.3M
[08/31 23:49:49    694s] 
[08/31 23:49:49    694s] Creating Lib Analyzer ...
[08/31 23:49:49    694s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:49:49    694s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:49:49    694s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:49:49    694s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:49:49    694s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:49:49    694s] 
[08/31 23:49:50    695s] Creating Lib Analyzer, finished. 
[08/31 23:49:50    695s] 
[08/31 23:49:50    695s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/31 23:49:50    695s] ### Creating LA Mngr. totSessionCpu=0:11:36 mem=1793.3M
[08/31 23:49:50    695s] ### Creating LA Mngr, finished. totSessionCpu=0:11:36 mem=1793.3M
[08/31 23:49:54    699s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:49:54    699s] *info: 2 special nets excluded.
[08/31 23:49:54    699s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:49:54    699s] *info: 32 multi-driver nets excluded.
[08/31 23:49:54    699s] *info: 2078 no-driver nets excluded.
[08/31 23:49:55    700s] PathGroup :  reg2reg  TargetSlack : 0 
[08/31 23:49:55    700s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 33.95
[08/31 23:49:55    700s] Optimizer TNS Opt
[08/31 23:49:55    700s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[08/31 23:49:55    700s] Info: End MT loop @oiCellDelayCachingJob.
[08/31 23:49:55    700s] 
[08/31 23:49:55    700s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2353.8M) ***
[08/31 23:49:55    700s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:49:55    700s] Layer 4 has 5 constrained nets 
[08/31 23:49:55    700s] **** End NDR-Layer Usage Statistics ****
[08/31 23:49:55    700s] 
[08/31 23:49:55    700s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2353.8M) ***
[08/31 23:49:55    700s] 
[08/31 23:49:55    701s] End: GigaOpt Optimization in TNS mode
[08/31 23:49:56    701s] Deleting Lib Analyzer.
[08/31 23:49:56    701s] Begin: GigaOpt Optimization in WNS mode
[08/31 23:49:56    701s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:49:56    701s] PhyDesignGrid: maxLocalDensity 1.00
[08/31 23:49:56    701s] ### Creating PhyDesignMc. totSessionCpu=0:11:41 mem=1787.2M
[08/31 23:49:56    701s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:41 mem=1787.2M
[08/31 23:49:56    701s] 
[08/31 23:49:56    701s] Creating Lib Analyzer ...
[08/31 23:49:56    701s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:49:56    701s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:49:56    701s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:49:56    701s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:49:56    701s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:49:56    701s] 
[08/31 23:49:56    702s] Creating Lib Analyzer, finished. 
[08/31 23:49:56    702s] 
[08/31 23:49:56    702s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/31 23:49:56    702s] ### Creating LA Mngr. totSessionCpu=0:11:42 mem=1787.2M
[08/31 23:49:56    702s] ### Creating LA Mngr, finished. totSessionCpu=0:11:42 mem=1787.2M
[08/31 23:50:00    705s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:50:00    705s] *info: 2 special nets excluded.
[08/31 23:50:00    705s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:50:00    705s] *info: 32 multi-driver nets excluded.
[08/31 23:50:00    705s] *info: 2078 no-driver nets excluded.
[08/31 23:50:02    707s] PathGroup :  reg2reg  TargetSlack : 0.0101 
[08/31 23:50:02    707s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 33.95
[08/31 23:50:02    707s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:50:02    707s] Layer 4 has 5 constrained nets 
[08/31 23:50:02    707s] **** End NDR-Layer Usage Statistics ****
[08/31 23:50:02    707s] 
[08/31 23:50:02    707s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2315.6M) ***
[08/31 23:50:02    707s] 
[08/31 23:50:02    707s] End: GigaOpt Optimization in WNS mode
[08/31 23:50:02    707s] Deleting Lib Analyzer.
[08/31 23:50:02    707s] Begin: GigaOpt Optimization in TNS mode
[08/31 23:50:02    707s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:50:02    707s] PhyDesignGrid: maxLocalDensity 0.95
[08/31 23:50:02    707s] ### Creating PhyDesignMc. totSessionCpu=0:11:48 mem=1785.2M
[08/31 23:50:02    707s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:48 mem=1785.2M
[08/31 23:50:02    707s] 
[08/31 23:50:02    707s] Creating Lib Analyzer ...
[08/31 23:50:02    707s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:50:02    707s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:50:02    707s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:50:02    707s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:50:02    707s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:50:02    707s] 
[08/31 23:50:03    708s] Creating Lib Analyzer, finished. 
[08/31 23:50:03    708s] 
[08/31 23:50:03    708s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/31 23:50:03    708s] ### Creating LA Mngr. totSessionCpu=0:11:48 mem=1785.1M
[08/31 23:50:03    708s] ### Creating LA Mngr, finished. totSessionCpu=0:11:48 mem=1785.1M
[08/31 23:50:06    712s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:50:06    712s] *info: 2 special nets excluded.
[08/31 23:50:06    712s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:50:06    712s] *info: 32 multi-driver nets excluded.
[08/31 23:50:06    712s] *info: 2078 no-driver nets excluded.
[08/31 23:50:08    713s] PathGroup :  reg2reg  TargetSlack : 0.0101 
[08/31 23:50:08    713s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 33.95
[08/31 23:50:08    713s] Optimizer TNS Opt
[08/31 23:50:08    713s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[08/31 23:50:08    713s] Info: End MT loop @oiCellDelayCachingJob.
[08/31 23:50:08    713s] 
[08/31 23:50:08    713s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2345.6M) ***
[08/31 23:50:08    713s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:50:08    713s] Layer 4 has 5 constrained nets 
[08/31 23:50:08    713s] **** End NDR-Layer Usage Statistics ****
[08/31 23:50:08    713s] 
[08/31 23:50:08    713s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2345.6M) ***
[08/31 23:50:08    713s] 
[08/31 23:50:08    713s] End: GigaOpt Optimization in TNS mode
[08/31 23:50:08    713s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:50:08    713s] ### Creating LA Mngr. totSessionCpu=0:11:54 mem=1783.0M
[08/31 23:50:08    713s] ### Creating LA Mngr, finished. totSessionCpu=0:11:54 mem=1783.0M
[08/31 23:50:08    713s] Begin: Area Reclaim Optimization
[08/31 23:50:08    713s] PhyDesignGrid: maxLocalDensity 0.98
[08/31 23:50:08    713s] ### Creating PhyDesignMc. totSessionCpu=0:11:54 mem=2342.0M
[08/31 23:50:08    713s] #spOpts: mergeVia=F 
[08/31 23:50:08    714s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:54 mem=2342.0M
[08/31 23:50:08    714s] 
[08/31 23:50:08    714s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.5393} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/31 23:50:08    714s] ### Creating LA Mngr. totSessionCpu=0:11:54 mem=2342.0M
[08/31 23:50:08    714s] ### Creating LA Mngr, finished. totSessionCpu=0:11:54 mem=2342.0M
[08/31 23:50:09    714s] Usable buffer cells for single buffer setup transform:
[08/31 23:50:09    714s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[08/31 23:50:09    714s] Number of usable buffer cells above: 9
[08/31 23:50:09    714s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 33.95
[08/31 23:50:09    714s] +----------+---------+--------+--------+------------+--------+
[08/31 23:50:09    714s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/31 23:50:09    714s] +----------+---------+--------+--------+------------+--------+
[08/31 23:50:09    714s] |    33.95%|        -|   0.020|   0.000|   0:00:00.0| 2342.0M|
[08/31 23:50:09    715s] |    33.95%|        0|   0.020|   0.000|   0:00:00.0| 2342.0M|
[08/31 23:50:09    715s] #optDebug: <stH: 1.4000 MiSeL: 21.9310>
[08/31 23:50:10    716s] |    33.95%|        5|   0.020|   0.000|   0:00:01.0| 2342.0M|
[08/31 23:50:10    716s] |    33.94%|        3|   0.020|   0.000|   0:00:00.0| 2342.0M|
[08/31 23:50:10    716s] |    33.94%|        1|   0.020|   0.000|   0:00:00.0| 2342.0M|
[08/31 23:50:11    718s] |    33.94%|       11|   0.020|   0.000|   0:00:01.0| 2342.0M|
[08/31 23:50:11    718s] |    33.94%|        0|   0.020|   0.000|   0:00:00.0| 2342.0M|
[08/31 23:50:11    718s] #optDebug: <stH: 1.4000 MiSeL: 21.9310>
[08/31 23:50:11    718s] |    33.94%|        0|   0.020|   0.000|   0:00:00.0| 2342.0M|
[08/31 23:50:11    718s] +----------+---------+--------+--------+------------+--------+
[08/31 23:50:11    718s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 33.94
[08/31 23:50:11    718s] 
[08/31 23:50:11    718s] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 0 Resize = 11 **
[08/31 23:50:11    718s] --------------------------------------------------------------
[08/31 23:50:11    718s] |                                   | Total     | Sequential |
[08/31 23:50:11    718s] --------------------------------------------------------------
[08/31 23:50:11    718s] | Num insts resized                 |      11  |       0    |
[08/31 23:50:11    718s] | Num insts undone                  |       0  |       0    |
[08/31 23:50:11    718s] | Num insts Downsized               |      11  |       0    |
[08/31 23:50:11    718s] | Num insts Samesized               |       0  |       0    |
[08/31 23:50:11    718s] | Num insts Upsized                 |       0  |       0    |
[08/31 23:50:11    718s] | Num multiple commits+uncommits    |       0  |       -    |
[08/31 23:50:11    718s] --------------------------------------------------------------
[08/31 23:50:11    718s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:50:11    718s] 0 Ndr or Layer constraints added by optimization 
[08/31 23:50:11    718s] **** End NDR-Layer Usage Statistics ****
[08/31 23:50:11    718s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.4) (real = 0:00:03.0) **
[08/31 23:50:11    718s] *** Starting refinePlace (0:11:59 mem=2342.0M) ***
[08/31 23:50:11    718s] Total net bbox length = 1.318e+05 (6.293e+04 6.886e+04) (ext = 3.566e+03)
[08/31 23:50:11    718s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:50:11    718s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[08/31 23:50:11    718s] Type 'man IMPSP-5140' for more detail.
[08/31 23:50:11    718s] **WARN: (IMPSP-315):	Found 10551 instances insts with no PG Term connections.
[08/31 23:50:11    718s] Type 'man IMPSP-315' for more detail.
[08/31 23:50:11    718s] Starting refinePlace ...
[08/31 23:50:12    718s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:50:12    718s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2342.0MB) @(0:11:59 - 0:11:59).
[08/31 23:50:12    718s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:50:12    718s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2342.0MB
[08/31 23:50:12    718s] Statistics of distance of Instance movement in refine placement:
[08/31 23:50:12    718s]   maximum (X+Y) =         0.00 um
[08/31 23:50:12    718s]   mean    (X+Y) =         0.00 um
[08/31 23:50:12    718s] Summary Report:
[08/31 23:50:12    718s] Instances move: 0 (out of 10551 movable)
[08/31 23:50:12    718s] Instances flipped: 0
[08/31 23:50:12    718s] Mean displacement: 0.00 um
[08/31 23:50:12    718s] Max displacement: 0.00 um 
[08/31 23:50:12    718s] Total instances moved : 0
[08/31 23:50:12    718s] Total net bbox length = 1.318e+05 (6.293e+04 6.886e+04) (ext = 3.566e+03)
[08/31 23:50:12    718s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2342.0MB
[08/31 23:50:12    718s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=2342.0MB) @(0:11:59 - 0:11:59).
[08/31 23:50:12    718s] *** Finished refinePlace (0:11:59 mem=2342.0M) ***
[08/31 23:50:12    719s] *** maximum move = 0.00 um ***
[08/31 23:50:12    719s] *** Finished re-routing un-routed nets (2342.0M) ***
[08/31 23:50:12    719s] 
[08/31 23:50:12    719s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2342.0M) ***
[08/31 23:50:12    719s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=1782.96M, totSessionCpu=0:11:59).
[08/31 23:50:12    719s] ### Creating LA Mngr. totSessionCpu=0:12:00 mem=1783.0M
[08/31 23:50:12    719s] ### Creating LA Mngr, finished. totSessionCpu=0:12:00 mem=1783.0M
[08/31 23:50:12    719s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:50:12    719s] [PSP]     Started earlyGlobalRoute kernel
[08/31 23:50:12    719s] [PSP]     Initial Peak syMemory usage = 1783.0 MB
[08/31 23:50:12    719s] (I)       Reading DB...
[08/31 23:50:12    719s] (I)       before initializing RouteDB syMemory usage = 1783.0 MB
[08/31 23:50:12    719s] (I)       congestionReportName   : 
[08/31 23:50:12    719s] (I)       layerRangeFor2DCongestion : 
[08/31 23:50:12    719s] (I)       buildTerm2TermWires    : 1
[08/31 23:50:12    719s] (I)       doTrackAssignment      : 1
[08/31 23:50:12    719s] (I)       dumpBookshelfFiles     : 0
[08/31 23:50:12    719s] (I)       numThreads             : 6
[08/31 23:50:12    719s] (I)       bufferingAwareRouting  : false
[08/31 23:50:12    719s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:50:12    719s] (I)       honorPin               : false
[08/31 23:50:12    719s] (I)       honorPinGuide          : true
[08/31 23:50:12    719s] (I)       honorPartition         : false
[08/31 23:50:12    719s] (I)       allowPartitionCrossover: false
[08/31 23:50:12    719s] (I)       honorSingleEntry       : true
[08/31 23:50:12    719s] (I)       honorSingleEntryStrong : true
[08/31 23:50:12    719s] (I)       handleViaSpacingRule   : false
[08/31 23:50:12    719s] (I)       handleEolSpacingRule   : false
[08/31 23:50:12    719s] (I)       PDConstraint           : none
[08/31 23:50:12    719s] (I)       expBetterNDRHandling   : false
[08/31 23:50:12    719s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:50:12    719s] (I)       routingEffortLevel     : 3
[08/31 23:50:12    719s] (I)       effortLevel            : standard
[08/31 23:50:12    719s] [NR-eGR] minRouteLayer          : 2
[08/31 23:50:12    719s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:50:12    719s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:50:12    719s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:50:12    719s] (I)       numRowsPerGCell        : 1
[08/31 23:50:12    719s] (I)       speedUpLargeDesign     : 0
[08/31 23:50:12    719s] (I)       multiThreadingTA       : 1
[08/31 23:50:12    719s] (I)       blkAwareLayerSwitching : 1
[08/31 23:50:12    719s] (I)       optimizationMode       : false
[08/31 23:50:12    719s] (I)       routeSecondPG          : false
[08/31 23:50:12    719s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:50:12    719s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:50:12    719s] (I)       punchThroughDistance   : 500.00
[08/31 23:50:12    719s] (I)       scenicBound            : 1.15
[08/31 23:50:12    719s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:50:12    719s] (I)       source-to-sink ratio   : 0.00
[08/31 23:50:12    719s] (I)       targetCongestionRatioH : 1.00
[08/31 23:50:12    719s] (I)       targetCongestionRatioV : 1.00
[08/31 23:50:12    719s] (I)       layerCongestionRatio   : 0.70
[08/31 23:50:12    719s] (I)       m1CongestionRatio      : 0.10
[08/31 23:50:12    719s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:50:12    719s] (I)       localRouteEffort       : 1.00
[08/31 23:50:12    719s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:50:12    719s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:50:12    719s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:50:12    719s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:50:12    719s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:50:12    719s] (I)       routeVias              : 
[08/31 23:50:12    719s] (I)       readTROption           : true
[08/31 23:50:12    719s] (I)       extraSpacingFactor     : 1.00
[08/31 23:50:12    719s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:50:12    719s] (I)       routeSelectedNetsOnly  : false
[08/31 23:50:12    719s] (I)       clkNetUseMaxDemand     : false
[08/31 23:50:12    719s] (I)       extraDemandForClocks   : 0
[08/31 23:50:12    719s] (I)       steinerRemoveLayers    : false
[08/31 23:50:12    719s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:50:12    719s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:50:12    719s] (I)       similarTopologyRoutingFast : false
[08/31 23:50:12    719s] (I)       spanningTreeRefinement : false
[08/31 23:50:12    719s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:50:12    719s] (I)       starting read tracks
[08/31 23:50:12    719s] (I)       build grid graph
[08/31 23:50:12    719s] (I)       build grid graph start
[08/31 23:50:12    719s] [NR-eGR] Layer1 has no routable track
[08/31 23:50:12    719s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:50:12    719s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:50:12    719s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:50:12    719s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:50:12    719s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:50:12    719s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:50:12    719s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:50:12    719s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:50:12    719s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:50:12    719s] (I)       build grid graph end
[08/31 23:50:12    719s] (I)       numViaLayers=10
[08/31 23:50:12    719s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:50:12    719s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:50:12    719s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:50:12    719s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:50:12    719s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:50:12    719s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:50:12    719s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:50:12    719s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:50:12    719s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:50:12    719s] (I)       end build via table
[08/31 23:50:12    719s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7202 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:50:12    719s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:50:12    719s] (I)       readDataFromPlaceDB
[08/31 23:50:12    719s] (I)       Read net information..
[08/31 23:50:12    719s] [NR-eGR] Read numTotalNets=9710  numIgnoredNets=0
[08/31 23:50:12    719s] (I)       Read testcase time = 0.000 seconds
[08/31 23:50:12    719s] 
[08/31 23:50:12    719s] (I)       read default dcut vias
[08/31 23:50:12    719s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:50:12    719s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:50:12    719s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:50:12    719s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:50:12    719s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:50:12    719s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:50:12    719s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:50:12    719s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:50:12    719s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:50:12    719s] (I)       build grid graph start
[08/31 23:50:12    719s] (I)       build grid graph end
[08/31 23:50:12    719s] (I)       Model blockage into capacity
[08/31 23:50:12    719s] (I)       Read numBlocks=7202  numPreroutedWires=0  numCapScreens=0
[08/31 23:50:12    719s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:50:12    719s] (I)       blocked area on Layer2 : 1078056000  (0.30%)
[08/31 23:50:12    719s] (I)       blocked area on Layer3 : 1307577600  (0.37%)
[08/31 23:50:12    719s] (I)       blocked area on Layer4 : 1818288000  (0.51%)
[08/31 23:50:12    719s] (I)       blocked area on Layer5 : 2110406400  (0.59%)
[08/31 23:50:12    719s] (I)       blocked area on Layer6 : 2282961600  (0.64%)
[08/31 23:50:12    719s] (I)       blocked area on Layer7 : 8478720000  (2.37%)
[08/31 23:50:12    719s] (I)       blocked area on Layer8 : 9273600000  (2.59%)
[08/31 23:50:12    719s] (I)       blocked area on Layer9 : 42613248000  (11.90%)
[08/31 23:50:12    719s] (I)       blocked area on Layer10 : 135860224000  (37.95%)
[08/31 23:50:12    719s] (I)       Modeling time = 0.030 seconds
[08/31 23:50:12    719s] 
[08/31 23:50:12    719s] (I)       Number of ignored nets = 0
[08/31 23:50:12    719s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:50:12    719s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:50:12    719s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:50:12    719s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:50:12    719s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:50:12    719s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:50:12    719s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:50:12    719s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:50:12    719s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:50:12    719s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1783.0 MB
[08/31 23:50:12    719s] (I)       Ndr track 0 does not exist
[08/31 23:50:12    719s] (I)       Layer1  viaCost=200.00
[08/31 23:50:12    719s] (I)       Layer2  viaCost=200.00
[08/31 23:50:12    719s] (I)       Layer3  viaCost=100.00
[08/31 23:50:12    719s] (I)       Layer4  viaCost=100.00
[08/31 23:50:12    719s] (I)       Layer5  viaCost=100.00
[08/31 23:50:12    719s] (I)       Layer6  viaCost=100.00
[08/31 23:50:12    719s] (I)       Layer7  viaCost=100.00
[08/31 23:50:12    719s] (I)       Layer8  viaCost=100.00
[08/31 23:50:12    719s] (I)       Layer9  viaCost=100.00
[08/31 23:50:12    719s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:50:12    719s] (I)       routing area        :  (0, 0) - (599640, 596960)
[08/31 23:50:12    719s] (I)       core area           :  (10260, 10080) - (589380, 586880)
[08/31 23:50:12    719s] (I)       Site Width          :   380  (dbu)
[08/31 23:50:12    719s] (I)       Row Height          :  2800  (dbu)
[08/31 23:50:12    719s] (I)       GCell Width         :  2800  (dbu)
[08/31 23:50:12    719s] (I)       GCell Height        :  2800  (dbu)
[08/31 23:50:12    719s] (I)       grid                :   214   213    10
[08/31 23:50:12    719s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/31 23:50:12    719s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/31 23:50:12    719s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:50:12    719s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:50:12    719s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:50:12    719s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:50:12    719s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/31 23:50:12    719s] (I)       Total num of tracks :     0  1578  2132  1070  1065  1070   355   356   186   178
[08/31 23:50:12    719s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:50:12    719s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:50:12    719s] (I)       --------------------------------------------------------
[08/31 23:50:12    719s] 
[08/31 23:50:12    719s] [NR-eGR] ============ Routing rule table ============
[08/31 23:50:12    719s] [NR-eGR] Rule id 0. Nets 9710 
[08/31 23:50:12    719s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:50:12    719s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:50:12    719s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:50:12    719s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:50:12    719s] [NR-eGR] ========================================
[08/31 23:50:12    719s] [NR-eGR] 
[08/31 23:50:12    719s] (I)       After initializing earlyGlobalRoute syMemory usage = 1783.0 MB
[08/31 23:50:12    719s] (I)       Loading and dumping file time : 0.19 seconds
[08/31 23:50:12    719s] (I)       ============= Initialization =============
[08/31 23:50:12    719s] (I)       totalPins=39308  totalGlobalPin=39013 (99.25%)
[08/31 23:50:13    719s] (I)       total 2D Cap : 1683700 = (793593 H, 890107 V)
[08/31 23:50:13    719s] [NR-eGR] Layer group 1: route 9710 net(s) in layer range [2, 10]
[08/31 23:50:13    719s] (I)       ============  Phase 1a Route ============
[08/31 23:50:13    719s] (I)       Phase 1a runs 0.04 seconds
[08/31 23:50:13    719s] (I)       Usage: 118346 = (56347 H, 61999 V) = (7.10% H, 6.97% V) = (7.889e+04um H, 8.680e+04um V)
[08/31 23:50:13    719s] (I)       
[08/31 23:50:13    719s] (I)       ============  Phase 1b Route ============
[08/31 23:50:13    719s] (I)       Usage: 118346 = (56347 H, 61999 V) = (7.10% H, 6.97% V) = (7.889e+04um H, 8.680e+04um V)
[08/31 23:50:13    719s] (I)       
[08/31 23:50:13    719s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.656844e+05um
[08/31 23:50:13    719s] (I)       ============  Phase 1c Route ============
[08/31 23:50:13    719s] (I)       Usage: 118346 = (56347 H, 61999 V) = (7.10% H, 6.97% V) = (7.889e+04um H, 8.680e+04um V)
[08/31 23:50:13    719s] (I)       
[08/31 23:50:13    719s] (I)       ============  Phase 1d Route ============
[08/31 23:50:13    719s] (I)       Usage: 118346 = (56347 H, 61999 V) = (7.10% H, 6.97% V) = (7.889e+04um H, 8.680e+04um V)
[08/31 23:50:13    719s] (I)       
[08/31 23:50:13    719s] (I)       ============  Phase 1e Route ============
[08/31 23:50:13    719s] (I)       Phase 1e runs 0.00 seconds
[08/31 23:50:13    719s] (I)       Usage: 118346 = (56347 H, 61999 V) = (7.10% H, 6.97% V) = (7.889e+04um H, 8.680e+04um V)
[08/31 23:50:13    719s] (I)       
[08/31 23:50:13    719s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.656844e+05um
[08/31 23:50:13    719s] [NR-eGR] 
[08/31 23:50:13    719s] (I)       ============  Phase 1l Route ============
[08/31 23:50:13    720s] (I)       Phase 1l runs 0.10 seconds
[08/31 23:50:13    720s] (I)       
[08/31 23:50:13    720s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[08/31 23:50:13    720s] [NR-eGR]                OverCon            
[08/31 23:50:13    720s] [NR-eGR]                 #Gcell     %Gcell
[08/31 23:50:13    720s] [NR-eGR] Layer              (2)    OverCon 
[08/31 23:50:13    720s] [NR-eGR] ------------------------------------
[08/31 23:50:13    720s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[08/31 23:50:13    720s] [NR-eGR] Layer2       6( 0.01%)   ( 0.01%) 
[08/31 23:50:13    720s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[08/31 23:50:13    720s] [NR-eGR] Layer4       2( 0.00%)   ( 0.00%) 
[08/31 23:50:13    720s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[08/31 23:50:13    720s] [NR-eGR] Layer6      11( 0.02%)   ( 0.02%) 
[08/31 23:50:13    720s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[08/31 23:50:13    720s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[08/31 23:50:13    720s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[08/31 23:50:13    720s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[08/31 23:50:13    720s] [NR-eGR] ------------------------------------
[08/31 23:50:13    720s] [NR-eGR] Total       19( 0.00%)   ( 0.00%) 
[08/31 23:50:13    720s] [NR-eGR] 
[08/31 23:50:13    720s] (I)       Total Global Routing Runtime: 0.25 seconds
[08/31 23:50:13    720s] (I)       total 2D Cap : 1685535 = (794539 H, 890996 V)
[08/31 23:50:13    720s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:50:13    720s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/31 23:50:13    720s] (I)       ============= track Assignment ============
[08/31 23:50:13    720s] (I)       extract Global 3D Wires
[08/31 23:50:13    720s] (I)       Extract Global WL : time=0.00
[08/31 23:50:13    720s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[08/31 23:50:13    720s] (I)       Initialization real time=0.00 seconds
[08/31 23:50:13    720s] (I)       Run Multi-thread track assignment
[08/31 23:50:13    720s] (I)       merging nets...
[08/31 23:50:13    720s] (I)       merging nets done
[08/31 23:50:13    720s] (I)       Kernel real time=0.14 seconds
[08/31 23:50:13    720s] (I)       End Greedy Track Assignment
[08/31 23:50:13    720s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:50:13    720s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 39244
[08/31 23:50:13    720s] [NR-eGR] Layer2(metal2)(V) length: 4.482901e+04um, number of vias: 52027
[08/31 23:50:13    720s] [NR-eGR] Layer3(metal3)(H) length: 7.402587e+04um, number of vias: 19007
[08/31 23:50:13    720s] [NR-eGR] Layer4(metal4)(V) length: 3.544205e+04um, number of vias: 1351
[08/31 23:50:13    720s] [NR-eGR] Layer5(metal5)(H) length: 6.978873e+03um, number of vias: 1183
[08/31 23:50:13    720s] [NR-eGR] Layer6(metal6)(V) length: 1.233388e+04um, number of vias: 20
[08/31 23:50:13    720s] [NR-eGR] Layer7(metal7)(H) length: 3.663700e+02um, number of vias: 12
[08/31 23:50:13    720s] [NR-eGR] Layer8(metal8)(V) length: 2.108400e+02um, number of vias: 0
[08/31 23:50:13    720s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[08/31 23:50:13    720s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[08/31 23:50:13    720s] [NR-eGR] Total length: 1.741869e+05um, number of vias: 112844
[08/31 23:50:13    720s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:50:13    720s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[08/31 23:50:13    720s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:50:13    720s] [NR-eGR] End Peak syMemory usage = 1749.5 MB
[08/31 23:50:13    720s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.19 seconds
[08/31 23:50:13    720s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=10551 and nets=12859 using extraction engine 'preRoute' .
[08/31 23:50:13    720s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:50:13    720s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:50:13    720s] PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:50:13    720s] RC Extraction called in multi-corner(1) mode.
[08/31 23:50:13    720s] RCMode: PreRoute
[08/31 23:50:13    720s]       RC Corner Indexes            0   
[08/31 23:50:13    720s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:50:13    720s] Resistance Scaling Factor    : 1.00000 
[08/31 23:50:13    720s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:50:13    720s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:50:13    720s] Shrink Factor                : 1.00000
[08/31 23:50:13    720s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/31 23:50:13    720s] Using capacitance table file ...
[08/31 23:50:13    720s] Updating RC grid for preRoute extraction ...
[08/31 23:50:13    720s] Initializing multi-corner capacitance tables ... 
[08/31 23:50:13    720s] Initializing multi-corner resistance tables ...
[08/31 23:50:13    721s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1749.539M)
[08/31 23:50:14    722s] Compute RC Scale Done ...
[08/31 23:50:14    722s] [hotspot] +------------+---------------+---------------+
[08/31 23:50:14    722s] [hotspot] |            |   max hotspot | total hotspot |
[08/31 23:50:14    722s] [hotspot] +------------+---------------+---------------+
[08/31 23:50:14    722s] [hotspot] | normalized |          0.00 |          0.00 |
[08/31 23:50:14    722s] [hotspot] +------------+---------------+---------------+
[08/31 23:50:14    722s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/31 23:50:14    722s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/31 23:50:15    722s] #################################################################################
[08/31 23:50:15    722s] # Design Stage: PreRoute
[08/31 23:50:15    722s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:50:15    722s] # Design Mode: 90nm
[08/31 23:50:15    722s] # Analysis Mode: MMMC OCV 
[08/31 23:50:15    722s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:50:15    722s] # Signoff Settings: SI Off 
[08/31 23:50:15    722s] #################################################################################
[08/31 23:50:15    723s] Topological Sorting (REAL = 0:00:00.0, MEM = 1804.8M, InitMEM = 1804.8M)
[08/31 23:50:15    723s] Calculate early delays in OCV mode...
[08/31 23:50:15    723s] Calculate late delays in OCV mode...
[08/31 23:50:15    723s] Start delay calculation (fullDC) (6 T). (MEM=1804.77)
[08/31 23:50:15    723s] End AAE Lib Interpolated Model. (MEM=1829.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:50:17    730s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:50:17    730s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 231. 
[08/31 23:50:17    730s] Total number of fetched objects 14161
[08/31 23:50:18    730s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[08/31 23:50:18    730s] End delay calculation. (MEM=2172.57 CPU=0:00:06.8 REAL=0:00:03.0)
[08/31 23:50:18    730s] End delay calculation (fullDC). (MEM=2172.57 CPU=0:00:07.1 REAL=0:00:03.0)
[08/31 23:50:18    730s] *** CDM Built up (cpu=0:00:08.4  real=0:00:03.0  mem= 2172.6M) ***
[08/31 23:50:18    731s] Begin: GigaOpt postEco DRV Optimization
[08/31 23:50:18    731s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:50:18    731s] PhyDesignGrid: maxLocalDensity 0.98
[08/31 23:50:18    731s] ### Creating PhyDesignMc. totSessionCpu=0:12:12 mem=2140.6M
[08/31 23:50:18    731s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:50:18    731s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:50:18    731s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:12 mem=2140.6M
[08/31 23:50:18    731s] 
[08/31 23:50:18    731s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {5, 0.379, 0.6885} {6, 0.130, 0.4315} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/31 23:50:18    731s] ### Creating LA Mngr. totSessionCpu=0:12:12 mem=2172.6M
[08/31 23:50:18    731s] ### Creating LA Mngr, finished. totSessionCpu=0:12:12 mem=2172.6M
[08/31 23:50:20    733s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:50:20    733s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/31 23:50:20    733s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:50:20    733s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/31 23:50:20    733s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:50:20    733s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:50:20    734s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:50:20    734s] Info: violation cost 0.031063 (cap = 0.031063, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:50:20    734s] |     0|     0|     0.00|     2|     2|    -0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  33.94|          |         |
[08/31 23:50:21    734s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:50:21    734s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:50:21    734s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:50:21    734s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       1|       0|       1|  33.94| 0:00:01.0|  2391.2M|
[08/31 23:50:21    734s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:50:21    734s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:50:21    734s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:50:21    734s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  33.94| 0:00:00.0|  2391.2M|
[08/31 23:50:21    734s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:50:21    734s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:50:21    734s] Layer 4 has 1 constrained nets 
[08/31 23:50:21    734s] **** End NDR-Layer Usage Statistics ****
[08/31 23:50:21    734s] 
[08/31 23:50:21    734s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2391.2M) ***
[08/31 23:50:21    734s] 
[08/31 23:50:21    734s] *** Starting refinePlace (0:12:15 mem=2391.2M) ***
[08/31 23:50:21    734s] Total net bbox length = 1.318e+05 (6.293e+04 6.886e+04) (ext = 3.566e+03)
[08/31 23:50:21    734s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:50:21    734s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[08/31 23:50:21    734s] Type 'man IMPSP-5140' for more detail.
[08/31 23:50:21    734s] **WARN: (IMPSP-315):	Found 10552 instances insts with no PG Term connections.
[08/31 23:50:21    734s] Type 'man IMPSP-315' for more detail.
[08/31 23:50:21    734s] Starting refinePlace ...
[08/31 23:50:21    735s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:50:21    735s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2391.2MB) @(0:12:15 - 0:12:15).
[08/31 23:50:21    735s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:50:21    735s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2391.2MB
[08/31 23:50:21    735s] Statistics of distance of Instance movement in refine placement:
[08/31 23:50:21    735s]   maximum (X+Y) =         0.00 um
[08/31 23:50:21    735s]   mean    (X+Y) =         0.00 um
[08/31 23:50:21    735s] Summary Report:
[08/31 23:50:21    735s] Instances move: 0 (out of 10552 movable)
[08/31 23:50:21    735s] Instances flipped: 0
[08/31 23:50:21    735s] Mean displacement: 0.00 um
[08/31 23:50:21    735s] Max displacement: 0.00 um 
[08/31 23:50:21    735s] Total instances moved : 0
[08/31 23:50:21    735s] Total net bbox length = 1.318e+05 (6.293e+04 6.886e+04) (ext = 3.566e+03)
[08/31 23:50:21    735s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2391.2MB
[08/31 23:50:21    735s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2391.2MB) @(0:12:15 - 0:12:15).
[08/31 23:50:21    735s] *** Finished refinePlace (0:12:15 mem=2391.2M) ***
[08/31 23:50:21    735s] *** maximum move = 0.00 um ***
[08/31 23:50:21    735s] *** Finished re-routing un-routed nets (2391.2M) ***
[08/31 23:50:22    735s] 
[08/31 23:50:22    735s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2391.2M) ***
[08/31 23:50:22    735s] End: GigaOpt postEco DRV Optimization
[08/31 23:50:22    735s] GigaOpt: WNS changes after routing: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[08/31 23:50:22    735s] Begin: GigaOpt postEco optimization
[08/31 23:50:22    735s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:50:22    735s] PhyDesignGrid: maxLocalDensity 1.00
[08/31 23:50:22    735s] ### Creating PhyDesignMc. totSessionCpu=0:12:16 mem=1824.1M
[08/31 23:50:22    736s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:16 mem=1824.1M
[08/31 23:50:22    736s] 
[08/31 23:50:22    736s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/31 23:50:22    736s] ### Creating LA Mngr. totSessionCpu=0:12:16 mem=1824.1M
[08/31 23:50:22    736s] ### Creating LA Mngr, finished. totSessionCpu=0:12:16 mem=1824.1M
[08/31 23:50:26    739s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:50:26    739s] *info: 2 special nets excluded.
[08/31 23:50:26    739s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:50:26    739s] *info: 32 multi-driver nets excluded.
[08/31 23:50:26    739s] *info: 2078 no-driver nets excluded.
[08/31 23:50:27    741s] PathGroup :  reg2reg  TargetSlack : 0 
[08/31 23:50:27    741s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 33.94
[08/31 23:50:27    741s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:50:27    741s] Layer 4 has 1 constrained nets 
[08/31 23:50:27    741s] **** End NDR-Layer Usage Statistics ****
[08/31 23:50:27    741s] 
[08/31 23:50:27    741s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2383.1M) ***
[08/31 23:50:27    741s] 
[08/31 23:50:27    741s] End: GigaOpt postEco optimization
[08/31 23:50:28    741s] GigaOpt: WNS changes after postEco optimization: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[08/31 23:50:28    741s] GigaOpt: Skipping nonLegal postEco optimization
[08/31 23:50:28    742s] *** Steiner Routed Nets: 0.031%; Threshold: 100; Threshold for Hold: 100
[08/31 23:50:28    742s] ### Creating LA Mngr. totSessionCpu=0:12:22 mem=2224.8M
[08/31 23:50:28    742s] ### Creating LA Mngr, finished. totSessionCpu=0:12:22 mem=2224.8M
[08/31 23:50:28    742s] Re-routed 0 nets
[08/31 23:50:28    742s] No multi-vt cells found. Aborting this optimization step
[08/31 23:50:28    742s] 
[08/31 23:50:28    742s] Active setup views:
[08/31 23:50:28    742s]  default
[08/31 23:50:28    742s]   Dominating endpoints: 0
[08/31 23:50:28    742s]   Dominating TNS: -0.000
[08/31 23:50:28    742s] 
[08/31 23:50:28    742s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=10552 and nets=12860 using extraction engine 'preRoute' .
[08/31 23:50:28    742s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:50:28    742s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:50:28    742s] PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:50:28    742s] RC Extraction called in multi-corner(1) mode.
[08/31 23:50:28    742s] RCMode: PreRoute
[08/31 23:50:28    742s]       RC Corner Indexes            0   
[08/31 23:50:28    742s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:50:28    742s] Resistance Scaling Factor    : 1.00000 
[08/31 23:50:28    742s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:50:28    742s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:50:28    742s] Shrink Factor                : 1.00000
[08/31 23:50:28    742s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/31 23:50:28    742s] Using capacitance table file ...
[08/31 23:50:28    742s] Initializing multi-corner capacitance tables ... 
[08/31 23:50:28    742s] Initializing multi-corner resistance tables ...
[08/31 23:50:28    742s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1746.914M)
[08/31 23:50:28    742s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:50:28    742s] [PSP]     Started earlyGlobalRoute kernel
[08/31 23:50:28    742s] [PSP]     Initial Peak syMemory usage = 1746.9 MB
[08/31 23:50:28    742s] (I)       Reading DB...
[08/31 23:50:28    742s] (I)       before initializing RouteDB syMemory usage = 1749.9 MB
[08/31 23:50:28    742s] (I)       congestionReportName   : 
[08/31 23:50:28    742s] (I)       layerRangeFor2DCongestion : 
[08/31 23:50:28    742s] (I)       buildTerm2TermWires    : 0
[08/31 23:50:28    742s] (I)       doTrackAssignment      : 1
[08/31 23:50:28    742s] (I)       dumpBookshelfFiles     : 0
[08/31 23:50:28    742s] (I)       numThreads             : 6
[08/31 23:50:28    742s] (I)       bufferingAwareRouting  : false
[08/31 23:50:28    742s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:50:28    742s] (I)       honorPin               : false
[08/31 23:50:28    742s] (I)       honorPinGuide          : true
[08/31 23:50:28    742s] (I)       honorPartition         : false
[08/31 23:50:28    742s] (I)       allowPartitionCrossover: false
[08/31 23:50:28    742s] (I)       honorSingleEntry       : true
[08/31 23:50:28    742s] (I)       honorSingleEntryStrong : true
[08/31 23:50:28    742s] (I)       handleViaSpacingRule   : false
[08/31 23:50:28    742s] (I)       handleEolSpacingRule   : false
[08/31 23:50:28    742s] (I)       PDConstraint           : none
[08/31 23:50:28    742s] (I)       expBetterNDRHandling   : false
[08/31 23:50:28    742s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:50:28    742s] (I)       routingEffortLevel     : 3
[08/31 23:50:28    742s] (I)       effortLevel            : standard
[08/31 23:50:28    742s] [NR-eGR] minRouteLayer          : 2
[08/31 23:50:28    742s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:50:28    742s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:50:28    742s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:50:28    742s] (I)       numRowsPerGCell        : 1
[08/31 23:50:28    742s] (I)       speedUpLargeDesign     : 0
[08/31 23:50:28    742s] (I)       multiThreadingTA       : 1
[08/31 23:50:28    742s] (I)       blkAwareLayerSwitching : 1
[08/31 23:50:28    742s] (I)       optimizationMode       : false
[08/31 23:50:28    742s] (I)       routeSecondPG          : false
[08/31 23:50:28    742s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:50:28    742s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:50:28    742s] (I)       punchThroughDistance   : 500.00
[08/31 23:50:28    742s] (I)       scenicBound            : 1.15
[08/31 23:50:28    742s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:50:28    742s] (I)       source-to-sink ratio   : 0.00
[08/31 23:50:28    742s] (I)       targetCongestionRatioH : 1.00
[08/31 23:50:28    742s] (I)       targetCongestionRatioV : 1.00
[08/31 23:50:28    742s] (I)       layerCongestionRatio   : 0.70
[08/31 23:50:28    742s] (I)       m1CongestionRatio      : 0.10
[08/31 23:50:28    742s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:50:28    742s] (I)       localRouteEffort       : 1.00
[08/31 23:50:28    742s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:50:28    742s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:50:28    742s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:50:28    742s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:50:28    742s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:50:28    742s] (I)       routeVias              : 
[08/31 23:50:28    742s] (I)       readTROption           : true
[08/31 23:50:28    742s] (I)       extraSpacingFactor     : 1.00
[08/31 23:50:28    742s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:50:28    742s] (I)       routeSelectedNetsOnly  : false
[08/31 23:50:28    742s] (I)       clkNetUseMaxDemand     : false
[08/31 23:50:28    742s] (I)       extraDemandForClocks   : 0
[08/31 23:50:28    742s] (I)       steinerRemoveLayers    : false
[08/31 23:50:28    742s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:50:28    742s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:50:28    742s] (I)       similarTopologyRoutingFast : false
[08/31 23:50:28    742s] (I)       spanningTreeRefinement : false
[08/31 23:50:28    742s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:50:28    742s] (I)       starting read tracks
[08/31 23:50:28    742s] (I)       build grid graph
[08/31 23:50:28    742s] (I)       build grid graph start
[08/31 23:50:28    742s] [NR-eGR] Layer1 has no routable track
[08/31 23:50:28    742s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:50:28    742s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:50:28    742s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:50:28    742s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:50:28    742s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:50:28    742s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:50:28    742s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:50:28    742s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:50:28    742s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:50:28    742s] (I)       build grid graph end
[08/31 23:50:28    742s] (I)       numViaLayers=10
[08/31 23:50:28    742s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:50:28    742s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:50:28    742s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:50:28    742s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:50:28    742s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:50:28    742s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:50:28    742s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:50:28    742s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:50:28    742s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:50:28    742s] (I)       end build via table
[08/31 23:50:28    742s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7202 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:50:28    742s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:50:28    742s] (I)       readDataFromPlaceDB
[08/31 23:50:28    742s] (I)       Read net information..
[08/31 23:50:28    742s] [NR-eGR] Read numTotalNets=9711  numIgnoredNets=0
[08/31 23:50:28    742s] (I)       Read testcase time = 0.000 seconds
[08/31 23:50:28    742s] 
[08/31 23:50:28    742s] (I)       read default dcut vias
[08/31 23:50:28    742s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:50:28    742s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:50:28    742s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:50:28    742s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:50:28    742s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:50:28    742s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:50:28    742s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:50:28    742s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:50:28    742s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:50:28    742s] (I)       build grid graph start
[08/31 23:50:28    742s] (I)       build grid graph end
[08/31 23:50:28    742s] (I)       Model blockage into capacity
[08/31 23:50:28    742s] (I)       Read numBlocks=7202  numPreroutedWires=0  numCapScreens=0
[08/31 23:50:28    742s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:50:29    742s] (I)       blocked area on Layer2 : 1078056000  (0.30%)
[08/31 23:50:29    742s] (I)       blocked area on Layer3 : 1307577600  (0.37%)
[08/31 23:50:29    742s] (I)       blocked area on Layer4 : 1818288000  (0.51%)
[08/31 23:50:29    742s] (I)       blocked area on Layer5 : 2110406400  (0.59%)
[08/31 23:50:29    742s] (I)       blocked area on Layer6 : 2282961600  (0.64%)
[08/31 23:50:29    742s] (I)       blocked area on Layer7 : 8478720000  (2.37%)
[08/31 23:50:29    742s] (I)       blocked area on Layer8 : 9273600000  (2.59%)
[08/31 23:50:29    742s] (I)       blocked area on Layer9 : 42613248000  (11.90%)
[08/31 23:50:29    742s] (I)       blocked area on Layer10 : 135860224000  (37.95%)
[08/31 23:50:29    742s] (I)       Modeling time = 0.040 seconds
[08/31 23:50:29    742s] 
[08/31 23:50:29    742s] (I)       Number of ignored nets = 0
[08/31 23:50:29    742s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:50:29    742s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:50:29    742s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:50:29    742s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:50:29    742s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:50:29    742s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:50:29    742s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:50:29    742s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:50:29    742s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:50:29    742s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1749.9 MB
[08/31 23:50:29    742s] (I)       Ndr track 0 does not exist
[08/31 23:50:29    742s] (I)       Layer1  viaCost=200.00
[08/31 23:50:29    742s] (I)       Layer2  viaCost=200.00
[08/31 23:50:29    742s] (I)       Layer3  viaCost=100.00
[08/31 23:50:29    742s] (I)       Layer4  viaCost=100.00
[08/31 23:50:29    742s] (I)       Layer5  viaCost=100.00
[08/31 23:50:29    742s] (I)       Layer6  viaCost=100.00
[08/31 23:50:29    742s] (I)       Layer7  viaCost=100.00
[08/31 23:50:29    742s] (I)       Layer8  viaCost=100.00
[08/31 23:50:29    742s] (I)       Layer9  viaCost=100.00
[08/31 23:50:29    742s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:50:29    742s] (I)       routing area        :  (0, 0) - (599640, 596960)
[08/31 23:50:29    742s] (I)       core area           :  (10260, 10080) - (589380, 586880)
[08/31 23:50:29    742s] (I)       Site Width          :   380  (dbu)
[08/31 23:50:29    742s] (I)       Row Height          :  2800  (dbu)
[08/31 23:50:29    742s] (I)       GCell Width         :  2800  (dbu)
[08/31 23:50:29    742s] (I)       GCell Height        :  2800  (dbu)
[08/31 23:50:29    742s] (I)       grid                :   214   213    10
[08/31 23:50:29    742s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/31 23:50:29    742s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/31 23:50:29    742s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:50:29    742s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:50:29    742s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:50:29    742s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:50:29    742s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/31 23:50:29    742s] (I)       Total num of tracks :     0  1578  2132  1070  1065  1070   355   356   186   178
[08/31 23:50:29    742s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:50:29    742s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:50:29    742s] (I)       --------------------------------------------------------
[08/31 23:50:29    742s] 
[08/31 23:50:29    742s] [NR-eGR] ============ Routing rule table ============
[08/31 23:50:29    742s] [NR-eGR] Rule id 0. Nets 9711 
[08/31 23:50:29    742s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:50:29    742s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:50:29    742s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:50:29    742s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:50:29    742s] [NR-eGR] ========================================
[08/31 23:50:29    742s] [NR-eGR] 
[08/31 23:50:29    742s] (I)       After initializing earlyGlobalRoute syMemory usage = 1749.9 MB
[08/31 23:50:29    742s] (I)       Loading and dumping file time : 0.20 seconds
[08/31 23:50:29    742s] (I)       ============= Initialization =============
[08/31 23:50:29    742s] (I)       totalPins=39310  totalGlobalPin=39015 (99.25%)
[08/31 23:50:29    742s] (I)       total 2D Cap : 1683700 = (793593 H, 890107 V)
[08/31 23:50:29    742s] [NR-eGR] Layer group 1: route 9711 net(s) in layer range [2, 10]
[08/31 23:50:29    742s] (I)       ============  Phase 1a Route ============
[08/31 23:50:29    742s] (I)       Phase 1a runs 0.05 seconds
[08/31 23:50:29    742s] (I)       Usage: 118347 = (56349 H, 61998 V) = (7.10% H, 6.97% V) = (7.889e+04um H, 8.680e+04um V)
[08/31 23:50:29    742s] (I)       
[08/31 23:50:29    742s] (I)       ============  Phase 1b Route ============
[08/31 23:50:29    742s] (I)       Usage: 118347 = (56349 H, 61998 V) = (7.10% H, 6.97% V) = (7.889e+04um H, 8.680e+04um V)
[08/31 23:50:29    742s] (I)       
[08/31 23:50:29    742s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.656858e+05um
[08/31 23:50:29    742s] (I)       ============  Phase 1c Route ============
[08/31 23:50:29    742s] (I)       Usage: 118347 = (56349 H, 61998 V) = (7.10% H, 6.97% V) = (7.889e+04um H, 8.680e+04um V)
[08/31 23:50:29    742s] (I)       
[08/31 23:50:29    742s] (I)       ============  Phase 1d Route ============
[08/31 23:50:29    742s] (I)       Usage: 118347 = (56349 H, 61998 V) = (7.10% H, 6.97% V) = (7.889e+04um H, 8.680e+04um V)
[08/31 23:50:29    742s] (I)       
[08/31 23:50:29    742s] (I)       ============  Phase 1e Route ============
[08/31 23:50:29    742s] (I)       Phase 1e runs 0.00 seconds
[08/31 23:50:29    742s] (I)       Usage: 118347 = (56349 H, 61998 V) = (7.10% H, 6.97% V) = (7.889e+04um H, 8.680e+04um V)
[08/31 23:50:29    742s] (I)       
[08/31 23:50:29    742s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.656858e+05um
[08/31 23:50:29    742s] [NR-eGR] 
[08/31 23:50:29    742s] (I)       ============  Phase 1l Route ============
[08/31 23:50:29    742s] (I)       Phase 1l runs 0.11 seconds
[08/31 23:50:29    742s] (I)       
[08/31 23:50:29    742s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[08/31 23:50:29    742s] [NR-eGR]                OverCon            
[08/31 23:50:29    742s] [NR-eGR]                 #Gcell     %Gcell
[08/31 23:50:29    742s] [NR-eGR] Layer              (2)    OverCon 
[08/31 23:50:29    742s] [NR-eGR] ------------------------------------
[08/31 23:50:29    742s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[08/31 23:50:29    742s] [NR-eGR] Layer2       6( 0.01%)   ( 0.01%) 
[08/31 23:50:29    742s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[08/31 23:50:29    742s] [NR-eGR] Layer4       3( 0.01%)   ( 0.01%) 
[08/31 23:50:29    742s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[08/31 23:50:29    742s] [NR-eGR] Layer6      11( 0.02%)   ( 0.02%) 
[08/31 23:50:29    742s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[08/31 23:50:29    742s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[08/31 23:50:29    742s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[08/31 23:50:29    742s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[08/31 23:50:29    742s] [NR-eGR] ------------------------------------
[08/31 23:50:29    742s] [NR-eGR] Total       20( 0.01%)   ( 0.01%) 
[08/31 23:50:29    742s] [NR-eGR] 
[08/31 23:50:29    742s] (I)       Total Global Routing Runtime: 0.26 seconds
[08/31 23:50:29    742s] (I)       total 2D Cap : 1685535 = (794539 H, 890996 V)
[08/31 23:50:29    742s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:50:29    742s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/31 23:50:29    742s] [NR-eGR] End Peak syMemory usage = 1749.9 MB
[08/31 23:50:29    742s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.48 seconds
[08/31 23:50:29    742s] [hotspot] +------------+---------------+---------------+
[08/31 23:50:29    742s] [hotspot] |            |   max hotspot | total hotspot |
[08/31 23:50:29    742s] [hotspot] +------------+---------------+---------------+
[08/31 23:50:29    742s] [hotspot] | normalized |          0.00 |          0.00 |
[08/31 23:50:29    742s] [hotspot] +------------+---------------+---------------+
[08/31 23:50:29    742s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/31 23:50:29    742s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/31 23:50:29    743s] #################################################################################
[08/31 23:50:29    743s] # Design Stage: PreRoute
[08/31 23:50:29    743s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:50:29    743s] # Design Mode: 90nm
[08/31 23:50:29    743s] # Analysis Mode: MMMC OCV 
[08/31 23:50:29    743s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:50:29    743s] # Signoff Settings: SI Off 
[08/31 23:50:29    743s] #################################################################################
[08/31 23:50:29    744s] Topological Sorting (REAL = 0:00:00.0, MEM = 1794.9M, InitMEM = 1793.3M)
[08/31 23:50:29    744s] Calculate early delays in OCV mode...
[08/31 23:50:29    744s] Calculate late delays in OCV mode...
[08/31 23:50:29    744s] Start delay calculation (fullDC) (6 T). (MEM=1794.95)
[08/31 23:50:30    744s] End AAE Lib Interpolated Model. (MEM=1819.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:50:32    751s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:50:32    751s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 231. 
[08/31 23:50:32    751s] Total number of fetched objects 14162
[08/31 23:50:32    751s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:50:32    751s] End delay calculation. (MEM=2164.75 CPU=0:00:06.7 REAL=0:00:02.0)
[08/31 23:50:32    751s] End delay calculation (fullDC). (MEM=2164.75 CPU=0:00:07.1 REAL=0:00:03.0)
[08/31 23:50:32    751s] *** CDM Built up (cpu=0:00:08.4  real=0:00:03.0  mem= 2164.8M) ***
[08/31 23:50:33    752s] *** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:04.0 totSessionCpu=0:12:32 mem=2132.7M)
[08/31 23:50:33    752s] Reported timing to dir ./timingReports
[08/31 23:50:33    752s] **optDesign ... cpu = 0:01:36, real = 0:01:03, mem = 1340.1M, totSessionCpu=0:12:32 **
[08/31 23:50:34    753s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.939%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:37, real = 0:01:04, mem = 1340.9M, totSessionCpu=0:12:33 **
[08/31 23:50:34    753s] *** Finished optDesign ***
[08/31 23:50:34    753s] 
[08/31 23:50:34    753s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:17 real=  0:01:24)
[08/31 23:50:34    753s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:12.8 real=0:00:12.6)
[08/31 23:50:34    753s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:06.2 real=0:00:06.2)
[08/31 23:50:34    753s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:05.5 real=0:00:03.8)
[08/31 23:50:34    753s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:19.9 real=0:00:13.4)
[08/31 23:50:34    753s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:50:34    753s] Deleting Lib Analyzer.
[08/31 23:50:34    753s] Info: Destroy the CCOpt slew target map.
[08/31 23:50:34    753s] <CMD> optDesign -postCTS -hold
[08/31 23:50:34    753s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/31 23:50:34    753s] GigaOpt running with 6 threads.
[08/31 23:50:34    753s] Info: 6 threads available for lower-level modules during optimization.
[08/31 23:50:34    753s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:50:34    753s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:50:35    755s] #spOpts: mergeVia=F 
[08/31 23:50:35    755s] #spOpts: mergeVia=F 
[08/31 23:50:35    755s] 
[08/31 23:50:35    755s] Creating Lib Analyzer ...
[08/31 23:50:35    755s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:50:35    755s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:50:35    755s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:50:35    755s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:50:35    755s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:50:35    755s] 
[08/31 23:50:35    755s] Creating Lib Analyzer, finished. 
[08/31 23:50:35    755s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1243.7M, totSessionCpu=0:12:36 **
[08/31 23:50:35    755s] *** optDesign -postCTS ***
[08/31 23:50:35    755s] DRC Margin: user margin 0.0
[08/31 23:50:35    755s] Hold Target Slack: user slack 0
[08/31 23:50:35    755s] Setup Target Slack: user slack 0;
[08/31 23:50:35    755s] setUsefulSkewMode -ecoRoute false
[08/31 23:50:36    755s] Deleting Cell Server ...
[08/31 23:50:36    755s] Deleting Lib Analyzer.
[08/31 23:50:36    755s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:50:36    755s] Summary for sequential cells identification: 
[08/31 23:50:36    755s]   Identified SBFF number: 16
[08/31 23:50:36    755s]   Identified MBFF number: 0
[08/31 23:50:36    755s]   Identified SB Latch number: 0
[08/31 23:50:36    755s]   Identified MB Latch number: 0
[08/31 23:50:36    755s]   Not identified SBFF number: 0
[08/31 23:50:36    755s]   Not identified MBFF number: 0
[08/31 23:50:36    755s]   Not identified SB Latch number: 0
[08/31 23:50:36    755s]   Not identified MB Latch number: 0
[08/31 23:50:36    755s]   Number of sequential cells which are not FFs: 13
[08/31 23:50:36    755s] Creating Cell Server, finished. 
[08/31 23:50:36    755s] 
[08/31 23:50:36    755s] Deleting Cell Server ...
[08/31 23:50:36    755s] Start to check current routing status for nets...
[08/31 23:50:36    756s] All nets are already routed correctly.
[08/31 23:50:36    756s] End to check current routing status for nets (mem=1735.9M)
[08/31 23:50:36    756s] *info: All cells identified as Buffer and Delay cells:
[08/31 23:50:36    756s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[08/31 23:50:36    756s] *info: ------------------------------------------------------------------
[08/31 23:50:36    756s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[08/31 23:50:36    756s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[08/31 23:50:36    756s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[08/31 23:50:36    756s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[08/31 23:50:36    756s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[08/31 23:50:36    756s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[08/31 23:50:36    756s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[08/31 23:50:36    756s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[08/31 23:50:36    756s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[08/31 23:50:36    756s] PhyDesignGrid: maxLocalDensity 0.98
[08/31 23:50:36    756s] ### Creating PhyDesignMc. totSessionCpu=0:12:36 mem=1735.9M
[08/31 23:50:36    756s] #spOpts: mergeVia=F 
[08/31 23:50:36    756s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:50:36    756s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:50:36    756s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:36 mem=1735.9M
[08/31 23:50:36    756s] GigaOpt Hold Optimizer is used
[08/31 23:50:36    756s] End AAE Lib Interpolated Model. (MEM=1735.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:50:36    756s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:12:37 mem=1735.9M ***
[08/31 23:50:36    756s] ### Creating LA Mngr. totSessionCpu=0:12:37 mem=1735.9M
[08/31 23:50:37    757s] ### Creating LA Mngr, finished. totSessionCpu=0:12:37 mem=1735.9M
[08/31 23:50:37    757s] ### Creating LA Mngr. totSessionCpu=0:12:38 mem=1887.5M
[08/31 23:50:37    757s] ### Creating LA Mngr, finished. totSessionCpu=0:12:38 mem=1887.5M
[08/31 23:50:37    757s] 
[08/31 23:50:37    757s] Creating Lib Analyzer ...
[08/31 23:50:37    757s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:50:37    757s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:50:37    757s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:50:37    757s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:50:37    757s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:50:37    757s] 
[08/31 23:50:38    758s] Creating Lib Analyzer, finished. 
[08/31 23:50:38    758s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[08/31 23:50:38    758s] *info: Run optDesign holdfix with 6 threads.
[08/31 23:50:38    758s] Effort level <high> specified for reg2reg path_group
[08/31 23:50:38    758s] End AAE Lib Interpolated Model. (MEM=2358.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:50:38    758s] **INFO: Starting Non-Blocking QThread
[08/31 23:50:38    758s] **INFO: Distributing 6 CPU to Master 3 CPU and QThread 3 CPU
[08/31 23:50:38    758s] Non-Blocking console log file: /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/opt_qtdata_n1NeTN/qtjob.1598910638.console
[08/31 23:50:38    758s] Multi-CPU acceleration using 2 CPU(s).
[08/31 23:50:38    758s] #################################################################################
[08/31 23:50:38    758s] # Design Stage: PreRoute
[08/31 23:50:38    758s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:50:38    758s] # Design Mode: 90nm
[08/31 23:50:38    758s] # Analysis Mode: MMMC OCV 
[08/31 23:50:38    758s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:50:38    758s] # Signoff Settings: SI On 
[08/31 23:50:38    758s] #################################################################################
[08/31 23:50:38    759s] Topological Sorting (REAL = 0:00:00.0, MEM = 2356.7M, InitMEM = 2356.7M)
[08/31 23:50:39    759s] Calculate early delays in OCV mode...
[08/31 23:50:39    759s] Calculate late delays in OCV mode...
[08/31 23:50:39    759s] Start delay calculation (fullDC) (3 T). (MEM=2356.73)
[08/31 23:50:39    759s] End AAE Lib Interpolated Model. (MEM=2381.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:50:42    765s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:50:42    765s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 231. 
[08/31 23:50:42    765s] Total number of fetched objects 14162
[08/31 23:50:43    765s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[08/31 23:50:43    765s] End delay calculation. (MEM=2560.83 CPU=0:00:06.7 REAL=0:00:04.0)
[08/31 23:50:43    765s] End delay calculation (fullDC). (MEM=2560.83 CPU=0:00:06.8 REAL=0:00:04.0)
[08/31 23:50:43    765s] *** CDM Built up (cpu=0:00:07.0  real=0:00:05.0  mem= 2560.8M) ***
[08/31 23:50:43    766s] *** Done Building Timing Graph (cpu=0:00:07.9 real=0:00:05.0 totSessionCpu=0:12:47 mem=2528.8M)
[08/31 23:50:43    766s] Done building cte setup timing graph (fixHold) cpu=0:00:10.3 real=0:00:07.0 totSessionCpu=0:12:47 mem=2528.8M ***
[08/31 23:50:44    767s] *info: category slack lower bound [L 0.0] default
[08/31 23:50:44    767s] *info: category slack lower bound [H 0.0] reg2reg 
[08/31 23:50:44    767s] --------------------------------------------------- 
[08/31 23:50:44    767s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/31 23:50:44    767s] --------------------------------------------------- 
[08/31 23:50:44    767s]          WNS    reg2regWNS
[08/31 23:50:44    767s]  -922337203685477.625 ns   -922337203685477.625 ns
[08/31 23:50:44    767s] --------------------------------------------------- 
[08/31 23:50:44    767s]  
   ____________________________________________________________________
__/ message from Non-Blocking QThread
[08/31 23:50:44    776s] [08/31 23:50:38    758s] Multithreaded Timing Analysis is initialized with 3 threads
[08/31 23:50:38    758s] 
[08/31 23:50:38    758s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:50:38    758s] Info: 3 threads available for lower-level modules during optimization.
[08/31 23:50:38    758s] #################################################################################
[08/31 23:50:38    758s] # Design Stage: PreRoute
[08/31 23:50:38    758s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:50:38    758s] # Design Mode: 90nm
[08/31 23:50:38    758s] # Analysis Mode: MMMC OCV 
[08/31 23:50:38    758s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:50:38    758s] # Signoff Settings: SI On 
[08/31 23:50:38    758s] #################################################################################
[08/31 23:50:38    758s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[08/31 23:50:38    758s] Calculate late delays in OCV mode...
[08/31 23:50:38    758s] Calculate early delays in OCV mode...
[08/31 23:50:38    758s] Start delay calculation (fullDC) (3 T). (MEM=0)
[08/31 23:50:38    758s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:50:38    758s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:50:38    758s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 13982. 
[08/31 23:50:38    758s] Total number of fetched objects 14162
[08/31 23:50:38    758s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/31 23:50:38    758s] End delay calculation. (MEM=0 CPU=0:00:06.5 REAL=0:00:04.0)
[08/31 23:50:38    758s] End delay calculation (fullDC). (MEM=0 CPU=0:00:06.6 REAL=0:00:04.0)
[08/31 23:50:38    758s] *** CDM Built up (cpu=0:00:06.8  real=0:00:04.0  mem= 0.0M) ***
[08/31 23:50:38    758s] *** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:05.0 totSessionCpu=0:01:05 mem=0.0M)
[08/31 23:50:38    758s] Done building cte hold timing graph (fixHold) cpu=0:00:09.0 real=0:00:06.0 totSessionCpu=0:01:05 mem=0.0M ***
[08/31 23:50:38    758s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:09.3 real=0:00:06.0 totSessionCpu=0:01:05 mem=0.0M ***
[08/31 23:50:38    758s] Info: pop threads available for lower-level modules during optimization.
_______________________________________________________________________
[08/31 23:50:44    776s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.939%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[08/31 23:50:44    776s] Deleting Lib Analyzer.
[08/31 23:50:44    776s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:50:44    776s] Summary for sequential cells identification: 
[08/31 23:50:44    776s]   Identified SBFF number: 16
[08/31 23:50:44    776s]   Identified MBFF number: 0
[08/31 23:50:44    776s]   Identified SB Latch number: 0
[08/31 23:50:44    776s]   Identified MB Latch number: 0
[08/31 23:50:44    776s]   Not identified SBFF number: 0
[08/31 23:50:44    776s]   Not identified MBFF number: 0
[08/31 23:50:44    776s]   Not identified SB Latch number: 0
[08/31 23:50:44    776s]   Not identified MB Latch number: 0
[08/31 23:50:44    776s]   Number of sequential cells which are not FFs: 13
[08/31 23:50:44    776s] Creating Cell Server, finished. 
[08/31 23:50:44    776s] 
[08/31 23:50:44    776s] Deleting Cell Server ...
[08/31 23:50:44    776s] 
[08/31 23:50:44    776s] Creating Lib Analyzer ...
[08/31 23:50:44    776s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:50:44    776s] Summary for sequential cells identification: 
[08/31 23:50:44    776s]   Identified SBFF number: 16
[08/31 23:50:44    776s]   Identified MBFF number: 0
[08/31 23:50:44    776s]   Identified SB Latch number: 0
[08/31 23:50:44    776s]   Identified MB Latch number: 0
[08/31 23:50:44    776s]   Not identified SBFF number: 0
[08/31 23:50:44    776s]   Not identified MBFF number: 0
[08/31 23:50:44    776s]   Not identified SB Latch number: 0
[08/31 23:50:44    776s]   Not identified MB Latch number: 0
[08/31 23:50:44    776s]   Number of sequential cells which are not FFs: 13
[08/31 23:50:45    776s] Creating Cell Server, finished. 
[08/31 23:50:45    776s] 
[08/31 23:50:45    776s] 
[08/31 23:50:45    776s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:50:45    776s]   
[08/31 23:50:45    776s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:50:45    776s]   Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:50:45    776s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:50:45    776s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:50:45    776s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:50:45    776s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:50:45    776s] 
[08/31 23:50:45    777s] Creating Lib Analyzer, finished. 
[08/31 23:50:45    777s] 
[08/31 23:50:45    777s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[08/31 23:50:45    777s] *Info: worst delay setup view: default
[08/31 23:50:45    777s] Footprint list for hold buffering (delay unit: ps)
[08/31 23:50:45    777s] =================================================================
[08/31 23:50:45    777s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[08/31 23:50:45    777s] ------------------------------------------------------------------
[08/31 23:50:45    777s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[08/31 23:50:45    777s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[08/31 23:50:45    777s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[08/31 23:50:45    777s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[08/31 23:50:45    777s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[08/31 23:50:45    777s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[08/31 23:50:45    777s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[08/31 23:50:45    777s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[08/31 23:50:45    777s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[08/31 23:50:45    777s] =================================================================
[08/31 23:50:45    777s] **optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 1364.3M, totSessionCpu=0:12:57 **
[08/31 23:50:45    777s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:50:45    777s] --------------------------------------------------- 
[08/31 23:50:45    777s]    Hold Timing Summary  - Initial 
[08/31 23:50:45    777s] --------------------------------------------------- 
[08/31 23:50:45    777s]  Target slack: 0.000 ns
[08/31 23:50:45    777s] View: default 
[08/31 23:50:45    777s] 	WNS: 200000.000 
[08/31 23:50:45    777s] 	TNS: 0.000 
[08/31 23:50:45    777s] 	VP: 0 
[08/31 23:50:45    777s] 	Worst hold path end point: datapath_i/execute_stage_dp/alu_reg_out/D_I_0/Q_reg/D 
[08/31 23:50:45    777s] --------------------------------------------------- 
[08/31 23:50:45    777s]    Setup Timing Summary  - Initial 
[08/31 23:50:45    777s] --------------------------------------------------- 
[08/31 23:50:45    777s]  Target slack: 0.000 ns
[08/31 23:50:45    777s] View: default 
[08/31 23:50:45    777s] 	WNS: 922337203685477.625 
[08/31 23:50:45    777s] 	TNS: 0.000 
[08/31 23:50:45    777s] 	VP: 0 
[08/31 23:50:45    777s] 	Worst setup path end point:[NULL] 
[08/31 23:50:45    777s] --------------------------------------------------- 
[08/31 23:50:45    777s] *** Hold timing is met. Hold fixing is not needed 
[08/31 23:50:45    777s] 
[08/31 23:50:45    777s] Active setup views:
[08/31 23:50:45    777s]  default
[08/31 23:50:45    777s]   Dominating endpoints: 0
[08/31 23:50:45    777s]   Dominating TNS: -0.000
[08/31 23:50:45    777s] 
[08/31 23:50:45    777s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:50:45    777s] [NR-eGR] Started earlyGlobalRoute kernel
[08/31 23:50:45    777s] [NR-eGR] Initial Peak syMemory usage = 1828.0 MB
[08/31 23:50:45    777s] (I)       Reading DB...
[08/31 23:50:45    777s] (I)       before initializing RouteDB syMemory usage = 1833.5 MB
[08/31 23:50:45    777s] (I)       congestionReportName   : 
[08/31 23:50:45    777s] (I)       layerRangeFor2DCongestion : 
[08/31 23:50:45    777s] (I)       buildTerm2TermWires    : 0
[08/31 23:50:45    777s] (I)       doTrackAssignment      : 1
[08/31 23:50:45    777s] (I)       dumpBookshelfFiles     : 0
[08/31 23:50:45    777s] (I)       numThreads             : 6
[08/31 23:50:45    777s] (I)       bufferingAwareRouting  : false
[08/31 23:50:45    777s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:50:45    777s] (I)       honorPin               : false
[08/31 23:50:45    777s] (I)       honorPinGuide          : true
[08/31 23:50:45    777s] (I)       honorPartition         : false
[08/31 23:50:45    777s] (I)       allowPartitionCrossover: false
[08/31 23:50:45    777s] (I)       honorSingleEntry       : true
[08/31 23:50:45    777s] (I)       honorSingleEntryStrong : true
[08/31 23:50:45    777s] (I)       handleViaSpacingRule   : false
[08/31 23:50:45    777s] (I)       handleEolSpacingRule   : false
[08/31 23:50:45    777s] (I)       PDConstraint           : none
[08/31 23:50:45    777s] (I)       expBetterNDRHandling   : false
[08/31 23:50:45    777s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:50:45    777s] (I)       routingEffortLevel     : 3
[08/31 23:50:45    777s] (I)       effortLevel            : standard
[08/31 23:50:45    777s] [NR-eGR] minRouteLayer          : 2
[08/31 23:50:45    777s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:50:45    777s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:50:45    777s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:50:45    777s] (I)       numRowsPerGCell        : 1
[08/31 23:50:45    777s] (I)       speedUpLargeDesign     : 0
[08/31 23:50:45    777s] (I)       multiThreadingTA       : 1
[08/31 23:50:45    777s] (I)       blkAwareLayerSwitching : 1
[08/31 23:50:45    777s] (I)       optimizationMode       : false
[08/31 23:50:45    777s] (I)       routeSecondPG          : false
[08/31 23:50:45    777s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:50:45    777s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:50:45    777s] (I)       punchThroughDistance   : 500.00
[08/31 23:50:45    777s] (I)       scenicBound            : 1.15
[08/31 23:50:45    777s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:50:45    777s] (I)       source-to-sink ratio   : 0.00
[08/31 23:50:45    777s] (I)       targetCongestionRatioH : 1.00
[08/31 23:50:45    777s] (I)       targetCongestionRatioV : 1.00
[08/31 23:50:45    777s] (I)       layerCongestionRatio   : 0.70
[08/31 23:50:45    777s] (I)       m1CongestionRatio      : 0.10
[08/31 23:50:45    777s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:50:45    777s] (I)       localRouteEffort       : 1.00
[08/31 23:50:45    777s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:50:45    777s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:50:45    777s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:50:45    777s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:50:45    777s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:50:45    777s] (I)       routeVias              : 
[08/31 23:50:45    777s] (I)       readTROption           : true
[08/31 23:50:45    777s] (I)       extraSpacingFactor     : 1.00
[08/31 23:50:45    777s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:50:45    777s] (I)       routeSelectedNetsOnly  : false
[08/31 23:50:45    777s] (I)       clkNetUseMaxDemand     : false
[08/31 23:50:45    777s] (I)       extraDemandForClocks   : 0
[08/31 23:50:45    777s] (I)       steinerRemoveLayers    : false
[08/31 23:50:45    777s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:50:45    777s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:50:45    777s] (I)       similarTopologyRoutingFast : false
[08/31 23:50:45    777s] (I)       spanningTreeRefinement : false
[08/31 23:50:45    777s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:50:45    777s] (I)       starting read tracks
[08/31 23:50:45    777s] (I)       build grid graph
[08/31 23:50:45    777s] (I)       build grid graph start
[08/31 23:50:45    777s] [NR-eGR] Layer1 has no routable track
[08/31 23:50:45    777s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:50:45    777s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:50:45    777s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:50:45    777s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:50:45    777s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:50:45    777s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:50:45    777s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:50:45    777s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:50:45    777s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:50:45    777s] (I)       build grid graph end
[08/31 23:50:45    777s] (I)       numViaLayers=10
[08/31 23:50:45    777s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:50:45    777s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:50:45    777s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:50:45    777s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:50:45    777s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:50:45    777s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:50:45    777s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:50:45    777s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:50:45    777s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:50:45    777s] (I)       end build via table
[08/31 23:50:45    777s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=7202 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:50:45    777s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:50:45    777s] (I)       readDataFromPlaceDB
[08/31 23:50:45    777s] (I)       Read net information..
[08/31 23:50:45    777s] [NR-eGR] Read numTotalNets=9711  numIgnoredNets=0
[08/31 23:50:45    777s] (I)       Read testcase time = 0.020 seconds
[08/31 23:50:45    777s] 
[08/31 23:50:45    777s] (I)       read default dcut vias
[08/31 23:50:45    777s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:50:45    777s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:50:45    777s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:50:45    777s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:50:45    777s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:50:45    777s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:50:45    777s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:50:45    777s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:50:45    777s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:50:45    777s] (I)       build grid graph start
[08/31 23:50:45    777s] (I)       build grid graph end
[08/31 23:50:45    777s] (I)       Model blockage into capacity
[08/31 23:50:45    777s] (I)       Read numBlocks=7202  numPreroutedWires=0  numCapScreens=0
[08/31 23:50:45    777s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:50:45    777s] (I)       blocked area on Layer2 : 1078056000  (0.30%)
[08/31 23:50:45    777s] (I)       blocked area on Layer3 : 1307577600  (0.37%)
[08/31 23:50:45    777s] (I)       blocked area on Layer4 : 1818288000  (0.51%)
[08/31 23:50:45    777s] (I)       blocked area on Layer5 : 2110406400  (0.59%)
[08/31 23:50:45    777s] (I)       blocked area on Layer6 : 2282961600  (0.64%)
[08/31 23:50:45    777s] (I)       blocked area on Layer7 : 8478720000  (2.37%)
[08/31 23:50:45    777s] (I)       blocked area on Layer8 : 9273600000  (2.59%)
[08/31 23:50:45    777s] (I)       blocked area on Layer9 : 42613248000  (11.90%)
[08/31 23:50:45    777s] (I)       blocked area on Layer10 : 135860224000  (37.95%)
[08/31 23:50:45    777s] (I)       Modeling time = 0.030 seconds
[08/31 23:50:45    777s] 
[08/31 23:50:46    777s] (I)       Number of ignored nets = 0
[08/31 23:50:46    777s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:50:46    777s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:50:46    777s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:50:46    777s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:50:46    777s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:50:46    777s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:50:46    777s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:50:46    777s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:50:46    777s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:50:46    777s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1835.0 MB
[08/31 23:50:46    777s] (I)       Ndr track 0 does not exist
[08/31 23:50:46    777s] (I)       Layer1  viaCost=200.00
[08/31 23:50:46    777s] (I)       Layer2  viaCost=200.00
[08/31 23:50:46    777s] (I)       Layer3  viaCost=100.00
[08/31 23:50:46    777s] (I)       Layer4  viaCost=100.00
[08/31 23:50:46    777s] (I)       Layer5  viaCost=100.00
[08/31 23:50:46    777s] (I)       Layer6  viaCost=100.00
[08/31 23:50:46    777s] (I)       Layer7  viaCost=100.00
[08/31 23:50:46    777s] (I)       Layer8  viaCost=100.00
[08/31 23:50:46    777s] (I)       Layer9  viaCost=100.00
[08/31 23:50:46    777s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:50:46    777s] (I)       routing area        :  (0, 0) - (599640, 596960)
[08/31 23:50:46    777s] (I)       core area           :  (10260, 10080) - (589380, 586880)
[08/31 23:50:46    777s] (I)       Site Width          :   380  (dbu)
[08/31 23:50:46    777s] (I)       Row Height          :  2800  (dbu)
[08/31 23:50:46    777s] (I)       GCell Width         :  2800  (dbu)
[08/31 23:50:46    777s] (I)       GCell Height        :  2800  (dbu)
[08/31 23:50:46    777s] (I)       grid                :   214   213    10
[08/31 23:50:46    777s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/31 23:50:46    777s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/31 23:50:46    777s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:50:46    777s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:50:46    777s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:50:46    777s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:50:46    777s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/31 23:50:46    777s] (I)       Total num of tracks :     0  1578  2132  1070  1065  1070   355   356   186   178
[08/31 23:50:46    777s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:50:46    777s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:50:46    777s] (I)       --------------------------------------------------------
[08/31 23:50:46    777s] 
[08/31 23:50:46    777s] [NR-eGR] ============ Routing rule table ============
[08/31 23:50:46    777s] [NR-eGR] Rule id 0. Nets 9711 
[08/31 23:50:46    777s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:50:46    777s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:50:46    777s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:50:46    777s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:50:46    777s] [NR-eGR] ========================================
[08/31 23:50:46    777s] [NR-eGR] 
[08/31 23:50:46    777s] (I)       After initializing earlyGlobalRoute syMemory usage = 1836.9 MB
[08/31 23:50:46    777s] (I)       Loading and dumping file time : 0.19 seconds
[08/31 23:50:46    777s] (I)       ============= Initialization =============
[08/31 23:50:46    777s] (I)       totalPins=39310  totalGlobalPin=39015 (99.25%)
[08/31 23:50:46    777s] (I)       total 2D Cap : 1683700 = (793593 H, 890107 V)
[08/31 23:50:46    777s] [NR-eGR] Layer group 1: route 9711 net(s) in layer range [2, 10]
[08/31 23:50:46    777s] (I)       ============  Phase 1a Route ============
[08/31 23:50:46    777s] (I)       Phase 1a runs 0.06 seconds
[08/31 23:50:46    777s] (I)       Usage: 118347 = (56349 H, 61998 V) = (7.10% H, 6.97% V) = (7.889e+04um H, 8.680e+04um V)
[08/31 23:50:46    777s] (I)       
[08/31 23:50:46    777s] (I)       ============  Phase 1b Route ============
[08/31 23:50:46    777s] (I)       Usage: 118347 = (56349 H, 61998 V) = (7.10% H, 6.97% V) = (7.889e+04um H, 8.680e+04um V)
[08/31 23:50:46    777s] (I)       
[08/31 23:50:46    777s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.656858e+05um
[08/31 23:50:46    777s] (I)       ============  Phase 1c Route ============
[08/31 23:50:46    777s] (I)       Usage: 118347 = (56349 H, 61998 V) = (7.10% H, 6.97% V) = (7.889e+04um H, 8.680e+04um V)
[08/31 23:50:46    777s] (I)       
[08/31 23:50:46    777s] (I)       ============  Phase 1d Route ============
[08/31 23:50:46    777s] (I)       Usage: 118347 = (56349 H, 61998 V) = (7.10% H, 6.97% V) = (7.889e+04um H, 8.680e+04um V)
[08/31 23:50:46    777s] (I)       
[08/31 23:50:46    777s] (I)       ============  Phase 1e Route ============
[08/31 23:50:46    777s] (I)       Phase 1e runs 0.00 seconds
[08/31 23:50:46    777s] (I)       Usage: 118347 = (56349 H, 61998 V) = (7.10% H, 6.97% V) = (7.889e+04um H, 8.680e+04um V)
[08/31 23:50:46    777s] (I)       
[08/31 23:50:46    777s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 1.656858e+05um
[08/31 23:50:46    777s] [NR-eGR] 
[08/31 23:50:46    777s] (I)       ============  Phase 1l Route ============
[08/31 23:50:46    778s] (I)       Phase 1l runs 0.10 seconds
[08/31 23:50:46    778s] (I)       
[08/31 23:50:46    778s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[08/31 23:50:46    778s] [NR-eGR]                OverCon            
[08/31 23:50:46    778s] [NR-eGR]                 #Gcell     %Gcell
[08/31 23:50:46    778s] [NR-eGR] Layer              (2)    OverCon 
[08/31 23:50:46    778s] [NR-eGR] ------------------------------------
[08/31 23:50:46    778s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[08/31 23:50:46    778s] [NR-eGR] Layer2       6( 0.01%)   ( 0.01%) 
[08/31 23:50:46    778s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[08/31 23:50:46    778s] [NR-eGR] Layer4       3( 0.01%)   ( 0.01%) 
[08/31 23:50:46    778s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[08/31 23:50:46    778s] [NR-eGR] Layer6      11( 0.02%)   ( 0.02%) 
[08/31 23:50:46    778s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[08/31 23:50:46    778s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[08/31 23:50:46    778s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[08/31 23:50:46    778s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[08/31 23:50:46    778s] [NR-eGR] ------------------------------------
[08/31 23:50:46    778s] [NR-eGR] Total       20( 0.01%)   ( 0.01%) 
[08/31 23:50:46    778s] [NR-eGR] 
[08/31 23:50:46    778s] (I)       Total Global Routing Runtime: 0.26 seconds
[08/31 23:50:46    778s] (I)       total 2D Cap : 1685535 = (794539 H, 890996 V)
[08/31 23:50:46    778s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:50:46    778s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/31 23:50:46    778s] [NR-eGR] End Peak syMemory usage = 1836.9 MB
[08/31 23:50:46    778s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.48 seconds
[08/31 23:50:46    778s] [hotspot] +------------+---------------+---------------+
[08/31 23:50:46    778s] [hotspot] |            |   max hotspot | total hotspot |
[08/31 23:50:46    778s] [hotspot] +------------+---------------+---------------+
[08/31 23:50:46    778s] [hotspot] | normalized |          0.00 |          0.00 |
[08/31 23:50:46    778s] [hotspot] +------------+---------------+---------------+
[08/31 23:50:46    778s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/31 23:50:46    778s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/31 23:50:46    778s] Reported timing to dir ./timingReports
[08/31 23:50:46    778s] **optDesign ... cpu = 0:00:22, real = 0:00:11, mem = 1346.7M, totSessionCpu=0:12:58 **
[08/31 23:50:46    778s] End AAE Lib Interpolated Model. (MEM=1831.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:50:46    778s] **INFO: Starting Blocking QThread with 6 CPU
[08/31 23:50:46    778s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[08/31 23:50:46    778s] Multi-CPU acceleration using 6 CPU(s).
[08/31 23:50:46    778s] Multithreaded Timing Analysis is initialized with 6 threads
[08/31 23:50:46    778s] 
[08/31 23:50:46    778s] #################################################################################
[08/31 23:50:46    778s] # Design Stage: PreRoute
[08/31 23:50:46    778s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:50:46    778s] # Design Mode: 90nm
[08/31 23:50:46    778s] # Analysis Mode: MMMC OCV 
[08/31 23:50:46    778s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:50:46    778s] # Signoff Settings: SI On 
[08/31 23:50:46    778s] #################################################################################
[08/31 23:50:46    778s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[08/31 23:50:46    778s] Calculate late delays in OCV mode...
[08/31 23:50:46    778s] Calculate early delays in OCV mode...
[08/31 23:50:46    778s] Start delay calculation (fullDC) (6 T). (MEM=0)
[08/31 23:50:46    778s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:50:46    778s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:50:46    778s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 13982. 
[08/31 23:50:46    778s] Total number of fetched objects 14162
[08/31 23:50:46    778s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/31 23:50:46    778s] End delay calculation. (MEM=140.207 CPU=0:00:06.5 REAL=0:00:03.0)
[08/31 23:50:46    778s] End delay calculation (fullDC). (MEM=140.207 CPU=0:00:06.7 REAL=0:00:03.0)
[08/31 23:50:46    778s] *** CDM Built up (cpu=0:00:06.9  real=0:00:03.0  mem= 140.2M) ***
[08/31 23:50:46    778s] *** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:03.0 totSessionCpu=0:01:15 mem=108.2M)
[08/31 23:50:50    787s]  
_______________________________________________________________________
[08/31 23:50:51    788s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.939%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:10.4, REAL=0:00:05.0, MEM=1833.4M
[08/31 23:50:51    788s] **optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 1345.3M, totSessionCpu=0:13:08 **
[08/31 23:50:51    788s] *** Finished optDesign ***
[08/31 23:50:51    788s] 
[08/31 23:50:51    788s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:33.3 real=0:00:16.5)
[08/31 23:50:51    788s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:50:51    788s] Deleting Lib Analyzer.
[08/31 23:50:51    788s] Info: Destroy the CCOpt slew target map.
[08/31 23:50:51    788s] <CMD> getFillerMode -quiet
[08/31 23:50:51    788s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X32 FILLCELL_X4 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[08/31 23:50:51    788s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:50:52    788s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:50:52    788s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[08/31 23:50:53    790s] *INFO: Adding fillers to top-module.
[08/31 23:50:53    790s] *INFO:   Added 3514 filler insts (cell FILLCELL_X32 / prefix FILLER).
[08/31 23:50:53    790s] *INFO:   Added 1387 filler insts (cell FILLCELL_X16 / prefix FILLER).
[08/31 23:50:53    790s] *INFO:   Added 4658 filler insts (cell FILLCELL_X8 / prefix FILLER).
[08/31 23:50:53    790s] *INFO:   Added 5212 filler insts (cell FILLCELL_X4 / prefix FILLER).
[08/31 23:50:53    790s] *INFO:   Added 14641 filler insts (cell FILLCELL_X1 / prefix FILLER).
[08/31 23:50:53    790s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[08/31 23:50:53    790s] *INFO: Total 29412 filler insts added - prefix FILLER (CPU: 0:00:01.6).
[08/31 23:50:53    790s] For 29412 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[08/31 23:50:53    790s] <CMD> setDrawView fplan
[08/31 23:50:53    790s] <CMD> fit
[08/31 23:50:53    790s] <CMD> dumpToGIF ./images_10/DLX_IR_SIZE32_PC_SIZE32_10_fplan_prerouting
[08/31 23:50:53    790s] <CMD> setDrawView ameba
[08/31 23:50:53    790s] <CMD> fit
[08/31 23:50:53    790s] <CMD> dumpToGIF ./images_10/DLX_IR_SIZE32_PC_SIZE32_10_ameba_prerouting
[08/31 23:50:53    790s] <CMD> setDrawView place
[08/31 23:50:53    790s] <CMD> fit
[08/31 23:50:53    790s] <CMD> dumpToGIF ./images_10/DLX_IR_SIZE32_PC_SIZE32_10_place_prerouting
[08/31 23:50:54    790s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[08/31 23:50:54    790s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[08/31 23:50:54    790s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[08/31 23:50:54    790s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/31 23:50:54    790s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[08/31 23:50:54    790s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[08/31 23:50:54    790s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[08/31 23:50:54    790s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[08/31 23:50:54    790s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[08/31 23:50:54    790s] <CMD> routeDesign -globalDetail
[08/31 23:50:54    790s] #% Begin routeDesign (date=08/31 23:50:54, mem=1352.9M)
[08/31 23:50:54    790s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1352.90 (MB), peak = 1646.64 (MB)
[08/31 23:50:54    790s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[08/31 23:50:54    790s] #**INFO: setDesignMode -flowEffort standard
[08/31 23:50:54    790s] #**INFO: mulit-cut via swapping is disabled by user.
[08/31 23:50:54    790s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[08/31 23:50:54    790s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[08/31 23:50:54    790s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[08/31 23:50:54    790s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:50:54    790s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:50:54    790s] Begin checking placement ... (start mem=1831.4M, init mem=1831.4M)
[08/31 23:50:55    791s] *info: Placed = 39964         
[08/31 23:50:55    791s] *info: Unplaced = 0           
[08/31 23:50:55    791s] Placement Density:100.00%(83509/83509)
[08/31 23:50:55    791s] Placement Density (including fixed std cells):100.00%(83509/83509)
[08/31 23:50:55    791s] Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=1831.4M)
[08/31 23:50:55    791s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[08/31 23:50:55    791s] #**INFO: honoring user setting for routeWithSiDriven set to false
[08/31 23:50:55    791s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[08/31 23:50:55    791s] 
[08/31 23:50:55    791s] changeUseClockNetStatus Option :  -noFixedNetWires 
[08/31 23:50:55    791s] *** Changed status on (0) nets in Clock.
[08/31 23:50:55    791s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1831.4M) ***
[08/31 23:50:55    791s] % Begin globalDetailRoute (date=08/31 23:50:55, mem=1353.7M)
[08/31 23:50:55    791s] 
[08/31 23:50:55    791s] globalDetailRoute
[08/31 23:50:55    791s] 
[08/31 23:50:55    791s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[08/31 23:50:55    791s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[08/31 23:50:55    791s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[08/31 23:50:55    791s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[08/31 23:50:55    791s] #setNanoRouteMode -routeWithSiDriven false
[08/31 23:50:55    791s] #setNanoRouteMode -routeWithTimingDriven false
[08/31 23:50:55    791s] #Start globalDetailRoute on Mon Aug 31 23:50:55 2020
[08/31 23:50:55    791s] #
[08/31 23:50:55    791s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[08/31 23:50:55    791s] ### Net info: total nets: 12860
[08/31 23:50:55    791s] ### Net info: dirty nets: 3
[08/31 23:50:55    791s] ### Net info: marked as disconnected nets: 0
[08/31 23:50:55    791s] ### Net info: fully routed nets: 0
[08/31 23:50:55    791s] ### Net info: trivial (single pin) nets: 0
[08/31 23:50:55    791s] ### Net info: unrouted nets: 12860
[08/31 23:50:55    791s] ### Net info: re-extraction nets: 0
[08/31 23:50:55    791s] ### Net info: ignored nets: 0
[08/31 23:50:55    791s] ### Net info: skip routing nets: 0
[08/31 23:50:55    791s] ### import route signature (52) = 1229271178
[08/31 23:50:55    791s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[08/31 23:50:55    791s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[08/31 23:50:55    791s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[08/31 23:50:55    791s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[08/31 23:50:55    791s] #RTESIG:78da8d90418bc23010853defaf18a2872eac755e9a98e62a78751751af5221d642692149
[08/31 23:50:55    791s] #       0ffefb2d0a7bea1ae7fa3ebe7933f3c569bb27019303cbc0259f41bb3d0c1b89a584d62b
[08/31 23:50:55    791s] #       98f3181d37e263bef8fe39802d21e7c750766dfb2a7ed1109ca7e0626cbafaf3c915601a
[08/31 23:50:55    791s] #       81a68bae767e12519a495443ec056521fa3198c68cfdc3a2f35de5ef93dc7a5dd0b56a83
[08/31 23:50:55    791s] #       a3ecd2f7ed2463b522708e647d3064d206b021716beadbeb0b204b45d10f2f5d05747a61
[08/31 23:50:55    791s] #       61d3220590789812ad5469d31b95c53bd01bcfd25293f8b7d2ec178754c264
[08/31 23:50:55    791s] #
[08/31 23:50:55    791s] #RTESIG:78da8d90418bc23010853defaf18a2872eac755e9a98e62a78751751af5221d642692149
[08/31 23:50:55    791s] #       0ffefb2d0a7bea1ae7fa3ebe7933f3c569bb27019303cbc0259f41bb3d0c1b89a584d62b
[08/31 23:50:55    791s] #       98f3181d37e263bef8fe39802d21e7c750766dfb2a7ed1109ca7e0626cbafaf3c915601a
[08/31 23:50:55    791s] #       81a68bae767e12519a495443ec056521fa3198c68cfdc3a2f35de5ef93dc7a5dd0b56a83
[08/31 23:50:55    791s] #       a3ecd2f7ed2463b522708e647d3064d206b021716beadbeb0b204b45d10f2f5d05747a61
[08/31 23:50:55    791s] #       61d3220590789812ad5469d31b95c53bd01bcfd25293f8b7d2ec178754c264
[08/31 23:50:55    791s] #
[08/31 23:50:55    791s] #Using multithreading with 6 threads.
[08/31 23:50:55    791s] #Start routing data preparation on Mon Aug 31 23:50:55 2020
[08/31 23:50:55    791s] #
[08/31 23:50:55    791s] #Minimum voltage of a net in the design = 0.000.
[08/31 23:50:55    791s] #Maximum voltage of a net in the design = 1.100.
[08/31 23:50:55    791s] #Voltage range [0.000 - 0.000] has 1940 nets.
[08/31 23:50:55    791s] #Voltage range [1.100 - 1.100] has 7 nets.
[08/31 23:50:55    791s] #Voltage range [0.000 - 1.100] has 10913 nets.
[08/31 23:50:56    792s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[08/31 23:50:56    792s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[08/31 23:50:56    792s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[08/31 23:50:56    792s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:50:56    792s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:50:56    792s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:50:56    792s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[08/31 23:50:56    792s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[08/31 23:50:56    792s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[08/31 23:50:56    792s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[08/31 23:50:56    792s] #Regenerating Ggrids automatically.
[08/31 23:50:56    792s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[08/31 23:50:56    792s] #Using automatically generated G-grids.
[08/31 23:50:56    792s] #Done routing data preparation.
[08/31 23:50:56    792s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1281.41 (MB), peak = 1646.64 (MB)
[08/31 23:50:56    792s] #Merging special wires using 6 threads...
[08/31 23:50:56    792s] #
[08/31 23:50:56    792s] #Finished routing data preparation on Mon Aug 31 23:50:56 2020
[08/31 23:50:56    792s] #
[08/31 23:50:56    792s] #Cpu time = 00:00:01
[08/31 23:50:56    792s] #Elapsed time = 00:00:01
[08/31 23:50:56    792s] #Increased memory = 6.48 (MB)
[08/31 23:50:56    792s] #Total memory = 1281.43 (MB)
[08/31 23:50:56    792s] #Peak memory = 1646.64 (MB)
[08/31 23:50:56    792s] #
[08/31 23:50:56    792s] #
[08/31 23:50:56    792s] #Start global routing on Mon Aug 31 23:50:56 2020
[08/31 23:50:56    792s] #
[08/31 23:50:56    792s] #Number of eco nets is 0
[08/31 23:50:56    792s] #
[08/31 23:50:56    792s] #Start global routing data preparation on Mon Aug 31 23:50:56 2020
[08/31 23:50:56    792s] #
[08/31 23:50:56    792s] #Start routing resource analysis on Mon Aug 31 23:50:56 2020
[08/31 23:50:56    792s] #
[08/31 23:50:56    793s] #Routing resource analysis is done on Mon Aug 31 23:50:56 2020
[08/31 23:50:56    793s] #
[08/31 23:50:56    793s] #  Resource Analysis:
[08/31 23:50:56    793s] #
[08/31 23:50:56    793s] #               Routing  #Avail      #Track     #Total     %Gcell
[08/31 23:50:56    793s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[08/31 23:50:56    793s] #  --------------------------------------------------------------
[08/31 23:50:56    793s] #  metal1         H        2132           0       20306    37.82%
[08/31 23:50:56    793s] #  metal2         V        1578           0       20306     0.00%
[08/31 23:50:56    793s] #  metal3         H        2132           0       20306     0.00%
[08/31 23:50:56    793s] #  metal4         V        1071           0       20306     0.00%
[08/31 23:50:56    793s] #  metal5         H        1065           0       20306     0.00%
[08/31 23:50:56    793s] #  metal6         V        1071           0       20306     0.00%
[08/31 23:50:56    793s] #  metal7         H         355           0       20306     0.00%
[08/31 23:50:56    793s] #  metal8         V         356           0       20306     1.36%
[08/31 23:50:56    793s] #  metal9         H         138           4       20306     6.21%
[08/31 23:50:56    793s] #  metal10        V         111          32       20306    22.96%
[08/31 23:50:56    793s] #  --------------------------------------------------------------
[08/31 23:50:56    793s] #  Total                  10009       2.52%      203060     6.83%
[08/31 23:50:56    793s] #
[08/31 23:50:56    793s] #
[08/31 23:50:56    793s] #
[08/31 23:50:56    793s] #
[08/31 23:50:56    793s] #Global routing data preparation is done on Mon Aug 31 23:50:56 2020
[08/31 23:50:56    793s] #
[08/31 23:50:56    793s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1283.59 (MB), peak = 1646.64 (MB)
[08/31 23:50:56    793s] #
[08/31 23:50:56    793s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.11 (MB), peak = 1646.64 (MB)
[08/31 23:50:56    793s] #
[08/31 23:50:56    793s] #start global routing iteration 1...
[08/31 23:51:04    801s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1346.86 (MB), peak = 1646.64 (MB)
[08/31 23:51:04    801s] #
[08/31 23:51:04    801s] #start global routing iteration 2...
[08/31 23:51:08    805s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1348.41 (MB), peak = 1646.64 (MB)
[08/31 23:51:08    805s] #
[08/31 23:51:08    805s] #
[08/31 23:51:08    805s] #Total number of trivial nets (e.g. < 2 pins) = 3140 (skipped).
[08/31 23:51:08    805s] #Total number of routable nets = 9720.
[08/31 23:51:08    805s] #Total number of nets in the design = 12860.
[08/31 23:51:08    805s] #
[08/31 23:51:08    805s] #9720 routable nets have only global wires.
[08/31 23:51:08    805s] #
[08/31 23:51:08    805s] #Routed nets constraints summary:
[08/31 23:51:08    805s] #-----------------------------
[08/31 23:51:08    805s] #        Rules   Unconstrained  
[08/31 23:51:08    805s] #-----------------------------
[08/31 23:51:08    805s] #      Default            9720  
[08/31 23:51:08    805s] #-----------------------------
[08/31 23:51:08    805s] #        Total            9720  
[08/31 23:51:08    805s] #-----------------------------
[08/31 23:51:08    805s] #
[08/31 23:51:08    805s] #Routing constraints summary of the whole design:
[08/31 23:51:08    805s] #-----------------------------
[08/31 23:51:08    805s] #        Rules   Unconstrained  
[08/31 23:51:08    805s] #-----------------------------
[08/31 23:51:08    805s] #      Default            9720  
[08/31 23:51:08    805s] #-----------------------------
[08/31 23:51:08    805s] #        Total            9720  
[08/31 23:51:08    805s] #-----------------------------
[08/31 23:51:08    805s] #
[08/31 23:51:08    805s] #
[08/31 23:51:08    805s] #  Congestion Analysis: (blocked Gcells are excluded)
[08/31 23:51:08    805s] #
[08/31 23:51:08    805s] #                 OverCon       OverCon          
[08/31 23:51:08    805s] #                  #Gcell        #Gcell    %Gcell
[08/31 23:51:08    805s] #     Layer           (1)           (2)   OverCon
[08/31 23:51:08    805s] #  ----------------------------------------------
[08/31 23:51:08    805s] #  metal1        0(0.00%)      0(0.00%)   (0.00%)
[08/31 23:51:08    805s] #  metal2        8(0.04%)      2(0.01%)   (0.05%)
[08/31 23:51:08    805s] #  metal3        0(0.00%)      0(0.00%)   (0.00%)
[08/31 23:51:08    805s] #  metal4        0(0.00%)      0(0.00%)   (0.00%)
[08/31 23:51:08    805s] #  metal5        0(0.00%)      0(0.00%)   (0.00%)
[08/31 23:51:08    805s] #  metal6        0(0.00%)      0(0.00%)   (0.00%)
[08/31 23:51:08    805s] #  metal7        0(0.00%)      0(0.00%)   (0.00%)
[08/31 23:51:08    805s] #  metal8        0(0.00%)      0(0.00%)   (0.00%)
[08/31 23:51:08    805s] #  metal9        0(0.00%)      0(0.00%)   (0.00%)
[08/31 23:51:08    805s] #  metal10       0(0.00%)      0(0.00%)   (0.00%)
[08/31 23:51:08    805s] #  ----------------------------------------------
[08/31 23:51:08    805s] #     Total      8(0.00%)      2(0.00%)   (0.01%)
[08/31 23:51:08    805s] #
[08/31 23:51:08    805s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[08/31 23:51:08    805s] #  Overflow after GR: 0.00% H + 0.01% V
[08/31 23:51:08    805s] #
[08/31 23:51:08    805s] [hotspot] +------------+---------------+---------------+
[08/31 23:51:08    805s] [hotspot] |            |   max hotspot | total hotspot |
[08/31 23:51:08    805s] [hotspot] +------------+---------------+---------------+
[08/31 23:51:08    805s] [hotspot] | normalized |          0.00 |          0.00 |
[08/31 23:51:08    805s] [hotspot] +------------+---------------+---------------+
[08/31 23:51:08    805s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/31 23:51:08    805s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/31 23:51:08    805s] #Complete Global Routing.
[08/31 23:51:08    805s] #Total wire length = 163598 um.
[08/31 23:51:08    805s] #Total half perimeter of net bounding box = 139422 um.
[08/31 23:51:08    805s] #Total wire length on LAYER metal1 = 879 um.
[08/31 23:51:08    805s] #Total wire length on LAYER metal2 = 62516 um.
[08/31 23:51:08    805s] #Total wire length on LAYER metal3 = 74287 um.
[08/31 23:51:08    805s] #Total wire length on LAYER metal4 = 23339 um.
[08/31 23:51:08    805s] #Total wire length on LAYER metal5 = 2409 um.
[08/31 23:51:08    805s] #Total wire length on LAYER metal6 = 168 um.
[08/31 23:51:08    805s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:51:08    805s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:51:08    805s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:51:08    805s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:51:08    805s] #Total number of vias = 66217
[08/31 23:51:08    805s] #Up-Via Summary (total 66217):
[08/31 23:51:08    805s] #           
[08/31 23:51:08    805s] #-----------------------
[08/31 23:51:08    805s] # metal1          38331
[08/31 23:51:08    805s] # metal2          25189
[08/31 23:51:08    805s] # metal3           2577
[08/31 23:51:08    805s] # metal4            110
[08/31 23:51:08    805s] # metal5             10
[08/31 23:51:08    805s] #-----------------------
[08/31 23:51:08    805s] #                 66217 
[08/31 23:51:08    805s] #
[08/31 23:51:08    805s] #Max overcon = 2 tracks.
[08/31 23:51:08    805s] #Total overcon = 0.01%.
[08/31 23:51:08    805s] #Worst layer Gcell overcon rate = 0.00%.
[08/31 23:51:08    805s] #
[08/31 23:51:08    805s] #Global routing statistics:
[08/31 23:51:08    805s] #Cpu time = 00:00:13
[08/31 23:51:08    805s] #Elapsed time = 00:00:12
[08/31 23:51:08    805s] #Increased memory = 70.92 (MB)
[08/31 23:51:08    805s] #Total memory = 1352.34 (MB)
[08/31 23:51:08    805s] #Peak memory = 1646.64 (MB)
[08/31 23:51:08    805s] #
[08/31 23:51:08    805s] #Finished global routing on Mon Aug 31 23:51:08 2020
[08/31 23:51:08    805s] #
[08/31 23:51:08    805s] #
[08/31 23:51:09    805s] ### route signature (56) = 1116478199
[08/31 23:51:09    805s] ### violation signature (50) = 1905142130
[08/31 23:51:09    805s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1311.25 (MB), peak = 1646.64 (MB)
[08/31 23:51:09    805s] #Start Track Assignment.
[08/31 23:51:11    808s] #Done with 18903 horizontal wires in 2 hboxes and 21565 vertical wires in 2 hboxes.
[08/31 23:51:14    811s] #Done with 3982 horizontal wires in 2 hboxes and 5084 vertical wires in 2 hboxes.
[08/31 23:51:14    811s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[08/31 23:51:14    811s] #
[08/31 23:51:14    811s] #Track assignment summary:
[08/31 23:51:14    811s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[08/31 23:51:14    811s] #------------------------------------------------------------------------
[08/31 23:51:14    811s] # metal1       870.67 	 19.55%  	  0.00% 	 19.55%
[08/31 23:51:14    811s] # metal2     62003.51 	  0.07%  	  0.00% 	  0.00%
[08/31 23:51:14    811s] # metal3     73503.47 	  0.03%  	  0.00% 	  0.00%
[08/31 23:51:14    811s] # metal4     23463.58 	  0.01%  	  0.00% 	  0.00%
[08/31 23:51:14    811s] # metal5      2421.51 	  0.00%  	  0.00% 	  0.00%
[08/31 23:51:14    811s] # metal6       168.70 	  0.00%  	  0.00% 	  0.00%
[08/31 23:51:14    811s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[08/31 23:51:14    811s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[08/31 23:51:14    811s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[08/31 23:51:14    811s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[08/31 23:51:14    811s] #------------------------------------------------------------------------
[08/31 23:51:14    811s] # All      162431.43  	  0.15% 	  0.00% 	  0.00%
[08/31 23:51:14    811s] #Complete Track Assignment.
[08/31 23:51:14    811s] #Total wire length = 172297 um.
[08/31 23:51:14    811s] #Total half perimeter of net bounding box = 139422 um.
[08/31 23:51:14    811s] #Total wire length on LAYER metal1 = 7460 um.
[08/31 23:51:14    811s] #Total wire length on LAYER metal2 = 62098 um.
[08/31 23:51:14    811s] #Total wire length on LAYER metal3 = 76616 um.
[08/31 23:51:14    811s] #Total wire length on LAYER metal4 = 23524 um.
[08/31 23:51:14    811s] #Total wire length on LAYER metal5 = 2430 um.
[08/31 23:51:14    811s] #Total wire length on LAYER metal6 = 169 um.
[08/31 23:51:14    811s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:51:14    811s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:51:14    811s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:51:14    811s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:51:14    811s] #Total number of vias = 66217
[08/31 23:51:14    811s] #Up-Via Summary (total 66217):
[08/31 23:51:14    811s] #           
[08/31 23:51:14    811s] #-----------------------
[08/31 23:51:14    811s] # metal1          38331
[08/31 23:51:14    811s] # metal2          25189
[08/31 23:51:14    811s] # metal3           2577
[08/31 23:51:14    811s] # metal4            110
[08/31 23:51:14    811s] # metal5             10
[08/31 23:51:14    811s] #-----------------------
[08/31 23:51:14    811s] #                 66217 
[08/31 23:51:14    811s] #
[08/31 23:51:15    811s] ### route signature (60) = 1088035345
[08/31 23:51:15    811s] ### violation signature (54) = 1905142130
[08/31 23:51:15    811s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1327.59 (MB), peak = 1646.64 (MB)
[08/31 23:51:15    811s] #
[08/31 23:51:15    811s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[08/31 23:51:15    811s] #Cpu time = 00:00:20
[08/31 23:51:15    811s] #Elapsed time = 00:00:19
[08/31 23:51:15    811s] #Increased memory = 52.71 (MB)
[08/31 23:51:15    811s] #Total memory = 1327.59 (MB)
[08/31 23:51:15    811s] #Peak memory = 1646.64 (MB)
[08/31 23:51:15    811s] #Using multithreading with 6 threads.
[08/31 23:51:15    812s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[08/31 23:51:15    812s] #
[08/31 23:51:15    812s] #Start Detail Routing..
[08/31 23:51:15    812s] #start initial detail routing ...
[08/31 23:51:37    906s] #   number of violations = 9
[08/31 23:51:37    906s] #
[08/31 23:51:37    906s] #    By Layer and Type :
[08/31 23:51:37    906s] #	          Short   Totals
[08/31 23:51:37    906s] #	metal1        7        7
[08/31 23:51:37    906s] #	metal2        2        2
[08/31 23:51:37    906s] #	Totals        9        9
[08/31 23:51:37    906s] #cpu time = 00:01:34, elapsed time = 00:00:22, memory = 1504.95 (MB), peak = 1646.64 (MB)
[08/31 23:51:37    906s] #start 1st optimization iteration ...
[08/31 23:51:37    906s] #   number of violations = 0
[08/31 23:51:37    906s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1510.17 (MB), peak = 1646.64 (MB)
[08/31 23:51:38    906s] #Complete Detail Routing.
[08/31 23:51:38    906s] #Total wire length = 171867 um.
[08/31 23:51:38    906s] #Total half perimeter of net bounding box = 139422 um.
[08/31 23:51:38    906s] #Total wire length on LAYER metal1 = 9376 um.
[08/31 23:51:38    906s] #Total wire length on LAYER metal2 = 69880 um.
[08/31 23:51:38    906s] #Total wire length on LAYER metal3 = 67668 um.
[08/31 23:51:38    906s] #Total wire length on LAYER metal4 = 22200 um.
[08/31 23:51:38    906s] #Total wire length on LAYER metal5 = 2559 um.
[08/31 23:51:38    906s] #Total wire length on LAYER metal6 = 184 um.
[08/31 23:51:38    906s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:51:38    906s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:51:38    906s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:51:38    906s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:51:38    906s] #Total number of vias = 70112
[08/31 23:51:38    906s] #Up-Via Summary (total 70112):
[08/31 23:51:38    906s] #           
[08/31 23:51:38    906s] #-----------------------
[08/31 23:51:38    906s] # metal1          40596
[08/31 23:51:38    906s] # metal2          26675
[08/31 23:51:38    906s] # metal3           2722
[08/31 23:51:38    906s] # metal4            109
[08/31 23:51:38    906s] # metal5             10
[08/31 23:51:38    906s] #-----------------------
[08/31 23:51:38    906s] #                 70112 
[08/31 23:51:38    906s] #
[08/31 23:51:38    906s] #Total number of DRC violations = 0
[08/31 23:51:38    906s] ### route signature (67) =  845923591
[08/31 23:51:38    906s] ### violation signature (61) = 1905142130
[08/31 23:51:38    906s] #Cpu time = 00:01:35
[08/31 23:51:38    906s] #Elapsed time = 00:00:23
[08/31 23:51:38    906s] #Increased memory = -26.11 (MB)
[08/31 23:51:38    906s] #Total memory = 1301.48 (MB)
[08/31 23:51:38    906s] #Peak memory = 1646.64 (MB)
[08/31 23:51:38    906s] #detailRoute Statistics:
[08/31 23:51:38    906s] #Cpu time = 00:01:35
[08/31 23:51:38    906s] #Elapsed time = 00:00:23
[08/31 23:51:38    906s] #Increased memory = -26.11 (MB)
[08/31 23:51:38    906s] #Total memory = 1301.48 (MB)
[08/31 23:51:38    906s] #Peak memory = 1646.64 (MB)
[08/31 23:51:38    906s] ### export route signature (68) =  845923591
[08/31 23:51:38    907s] ### export violation signature (62) = 1905142130
[08/31 23:51:38    907s] #
[08/31 23:51:38    907s] #globalDetailRoute statistics:
[08/31 23:51:38    907s] #Cpu time = 00:01:56
[08/31 23:51:38    907s] #Elapsed time = 00:00:44
[08/31 23:51:38    907s] #Increased memory = -100.05 (MB)
[08/31 23:51:38    907s] #Total memory = 1253.66 (MB)
[08/31 23:51:38    907s] #Peak memory = 1646.64 (MB)
[08/31 23:51:38    907s] #Number of warnings = 4
[08/31 23:51:38    907s] #Total number of warnings = 47
[08/31 23:51:38    907s] #Number of fails = 0
[08/31 23:51:38    907s] #Total number of fails = 0
[08/31 23:51:38    907s] #Complete globalDetailRoute on Mon Aug 31 23:51:38 2020
[08/31 23:51:38    907s] #
[08/31 23:51:38    907s] % End globalDetailRoute (date=08/31 23:51:38, total cpu=0:01:56, real=0:00:43.0, peak res=1476.8M, current mem=1169.3M)
[08/31 23:51:38    907s] #routeDesign: cpu time = 00:01:57, elapsed time = 00:00:44, memory = 1169.27 (MB), peak = 1646.64 (MB)
[08/31 23:51:38    907s] 
[08/31 23:51:38    907s] *** Summary of all messages that are not suppressed in this session:
[08/31 23:51:38    907s] Severity  ID               Count  Summary                                  
[08/31 23:51:38    907s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[08/31 23:51:38    907s] *** Message Summary: 1 warning(s), 0 error(s)
[08/31 23:51:38    907s] 
[08/31 23:51:38    907s] ### 
[08/31 23:51:38    907s] ###   Scalability Statistics
[08/31 23:51:38    907s] ### 
[08/31 23:51:38    907s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:51:38    907s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[08/31 23:51:38    907s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:51:38    907s] ###   Data Preparation      |        00:00:01|        00:00:01|             1.0|
[08/31 23:51:38    907s] ###   Global Routing        |        00:00:13|        00:00:12|             1.0|
[08/31 23:51:38    907s] ###   Track Assignment      |        00:00:06|        00:00:06|             1.0|
[08/31 23:51:38    907s] ###   Detail Routing        |        00:01:35|        00:00:23|             4.1|
[08/31 23:51:38    907s] ###   Total                 |        00:01:57|        00:00:44|             2.6|
[08/31 23:51:38    907s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:51:38    907s] ### 
[08/31 23:51:38    907s] #% End routeDesign (date=08/31 23:51:38, total cpu=0:01:57, real=0:00:44.0, peak res=1476.8M, current mem=1169.3M)
[08/31 23:51:38    907s] <CMD> setAnalysisMode -analysisType onChipVariation
[08/31 23:51:38    907s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[08/31 23:51:38    907s] <CMD> optDesign -postRoute
[08/31 23:51:38    907s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/31 23:51:38    907s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[08/31 23:51:38    907s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:51:38    907s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:51:39    908s] #spOpts: mergeVia=F 
[08/31 23:51:39    908s] GigaOpt running with 6 threads.
[08/31 23:51:39    908s] Info: 6 threads available for lower-level modules during optimization.
[08/31 23:51:39    908s] #spOpts: mergeVia=F 
[08/31 23:51:40    908s] Updating RC grid for preRoute extraction ...
[08/31 23:51:40    908s] Initializing multi-corner capacitance tables ... 
[08/31 23:51:40    908s] Initializing multi-corner resistance tables ...
[08/31 23:51:40    908s] 
[08/31 23:51:40    908s] Creating Lib Analyzer ...
[08/31 23:51:40    908s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:51:40    908s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:51:40    908s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:51:40    908s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:51:40    908s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:51:40    908s] 
[08/31 23:51:40    909s] Creating Lib Analyzer, finished. 
[08/31 23:51:40    909s] Effort level <high> specified for reg2reg path_group
[08/31 23:51:41    909s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1186.8M, totSessionCpu=0:15:10 **
[08/31 23:51:41    909s] Begin checking placement ... (start mem=1699.2M, init mem=1699.2M)
[08/31 23:51:41    910s] *info: Placed = 39964         
[08/31 23:51:41    910s] *info: Unplaced = 0           
[08/31 23:51:41    910s] Placement Density:100.00%(83509/83509)
[08/31 23:51:41    910s] Placement Density (including fixed std cells):100.00%(83509/83509)
[08/31 23:51:41    910s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.3; mem=1699.2M)
[08/31 23:51:41    910s]  Initial DC engine is -> aae
[08/31 23:51:41    910s]  
[08/31 23:51:41    910s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[08/31 23:51:41    910s]  
[08/31 23:51:41    910s]  
[08/31 23:51:41    910s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[08/31 23:51:41    910s]  
[08/31 23:51:41    910s] Reset EOS DB
[08/31 23:51:41    910s] Ignoring AAE DB Resetting ...
[08/31 23:51:41    910s]  Set Options for AAE Based Opt flow 
[08/31 23:51:41    910s] *** optDesign -postRoute ***
[08/31 23:51:41    910s] DRC Margin: user margin 0.0; extra margin 0
[08/31 23:51:41    910s] Setup Target Slack: user slack 0
[08/31 23:51:41    910s] Hold Target Slack: user slack 0
[08/31 23:51:41    910s] Opt: RC extraction mode changed to 'detail'
[08/31 23:51:41    910s] Multi-VT timing optimization disabled based on library information.
[08/31 23:51:41    910s] Deleting Cell Server ...
[08/31 23:51:41    910s] Deleting Lib Analyzer.
[08/31 23:51:41    910s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:51:41    910s] Summary for sequential cells identification: 
[08/31 23:51:41    910s]   Identified SBFF number: 16
[08/31 23:51:41    910s]   Identified MBFF number: 0
[08/31 23:51:41    910s]   Identified SB Latch number: 0
[08/31 23:51:41    910s]   Identified MB Latch number: 0
[08/31 23:51:41    910s]   Not identified SBFF number: 0
[08/31 23:51:41    910s]   Not identified MBFF number: 0
[08/31 23:51:41    910s]   Not identified SB Latch number: 0
[08/31 23:51:41    910s]   Not identified MB Latch number: 0
[08/31 23:51:41    910s]   Number of sequential cells which are not FFs: 13
[08/31 23:51:41    910s] Creating Cell Server, finished. 
[08/31 23:51:41    910s] 
[08/31 23:51:41    910s] 
[08/31 23:51:41    910s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:51:41    910s]   
[08/31 23:51:41    910s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:51:41    910s]   Deleting Cell Server ...
[08/31 23:51:41    910s] ** INFO : this run is activating 'postRoute' automaton
[08/31 23:51:41    910s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=39964 and nets=12860 using extraction engine 'postRoute' at effort level 'low' .
[08/31 23:51:41    910s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:51:41    910s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:51:41    910s] PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:51:41    910s] RC Extraction called in multi-corner(1) mode.
[08/31 23:51:41    910s] Process corner(s) are loaded.
[08/31 23:51:41    910s]  Corner: standard
[08/31 23:51:41    910s] extractDetailRC Option : -outfile /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d -maxResLength 200  -extended
[08/31 23:51:41    910s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/31 23:51:41    910s]       RC Corner Indexes            0   
[08/31 23:51:41    910s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:51:41    910s] Coupling Cap. Scaling Factor : 1.00000 
[08/31 23:51:41    910s] Resistance Scaling Factor    : 1.00000 
[08/31 23:51:41    910s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:51:41    910s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:51:41    910s] Shrink Factor                : 1.00000
[08/31 23:51:41    910s] Initializing multi-corner capacitance tables ... 
[08/31 23:51:41    910s] Initializing multi-corner resistance tables ...
[08/31 23:51:42    910s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1693.2M)
[08/31 23:51:42    910s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for storing RC.
[08/31 23:51:42    911s] Extracted 10.0022% (CPU Time= 0:00:00.5  MEM= 1762.8M)
[08/31 23:51:42    911s] Extracted 20.0021% (CPU Time= 0:00:00.6  MEM= 1762.8M)
[08/31 23:51:42    911s] Extracted 30.002% (CPU Time= 0:00:00.8  MEM= 1762.8M)
[08/31 23:51:42    911s] Extracted 40.0018% (CPU Time= 0:00:00.9  MEM= 1762.8M)
[08/31 23:51:42    911s] Extracted 50.0017% (CPU Time= 0:00:01.0  MEM= 1762.8M)
[08/31 23:51:43    911s] Extracted 60.0016% (CPU Time= 0:00:01.1  MEM= 1762.8M)
[08/31 23:51:43    911s] Extracted 70.0015% (CPU Time= 0:00:01.2  MEM= 1762.8M)
[08/31 23:51:43    912s] Extracted 80.0014% (CPU Time= 0:00:01.4  MEM= 1762.8M)
[08/31 23:51:43    912s] Extracted 90.0013% (CPU Time= 0:00:01.6  MEM= 1762.8M)
[08/31 23:51:44    912s] Extracted 100% (CPU Time= 0:00:02.1  MEM= 1766.8M)
[08/31 23:51:44    912s] Number of Extracted Resistors     : 157178
[08/31 23:51:44    912s] Number of Extracted Ground Cap.   : 166885
[08/31 23:51:44    912s] Number of Extracted Coupling Cap. : 264292
[08/31 23:51:44    912s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for reading.
[08/31 23:51:44    912s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/31 23:51:44    912s]  Corner: standard
[08/31 23:51:44    912s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1734.8M)
[08/31 23:51:44    913s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb_Filter.rcdb.d' for storing RC.
[08/31 23:51:44    913s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d'. 9711 times net's RC data read were performed.
[08/31 23:51:44    913s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1734.797M)
[08/31 23:51:44    913s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for reading.
[08/31 23:51:44    913s] processing rcdb (/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d) for hinst (top) of cell (DLX_IR_SIZE32_PC_SIZE32);
[08/31 23:51:44    913s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1734.797M)
[08/31 23:51:44    913s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.1  Real Time: 0:00:03.0  MEM: 1734.797M)
[08/31 23:51:44    913s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for reading.
[08/31 23:51:44    913s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1734.8M)
[08/31 23:51:44    913s] Initializing multi-corner capacitance tables ... 
[08/31 23:51:44    913s] Initializing multi-corner resistance tables ...
[08/31 23:51:44    913s] Unfixed 0 ViaPillar Nets
[08/31 23:51:44    913s] End AAE Lib Interpolated Model. (MEM=1734.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:51:44    913s] **INFO: Starting Blocking QThread with 6 CPU
[08/31 23:51:44    913s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[08/31 23:51:44    913s] Multi-CPU acceleration using 6 CPU(s).
[08/31 23:51:44    913s] Multithreaded Timing Analysis is initialized with 6 threads
[08/31 23:51:44    913s] 
[08/31 23:51:44    913s] #################################################################################
[08/31 23:51:44    913s] # Design Stage: PostRoute
[08/31 23:51:44    913s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:51:44    913s] # Design Mode: 90nm
[08/31 23:51:44    913s] # Analysis Mode: MMMC OCV 
[08/31 23:51:44    913s] # Parasitics Mode: SPEF/RCDB
[08/31 23:51:44    913s] # Signoff Settings: SI Off 
[08/31 23:51:44    913s] #################################################################################
[08/31 23:51:44    913s] Topological Sorting (REAL = 0:00:00.0, MEM = 14.4M, InitMEM = 14.4M)
[08/31 23:51:44    913s] Calculate late delays in OCV mode...
[08/31 23:51:44    913s] Calculate early delays in OCV mode...
[08/31 23:51:44    913s] Start delay calculation (fullDC) (6 T). (MEM=0)
[08/31 23:51:44    913s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:51:44    913s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:51:44    913s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 13982. 
[08/31 23:51:44    913s] Total number of fetched objects 14162
[08/31 23:51:44    913s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:51:44    913s] End delay calculation. (MEM=166.043 CPU=0:00:06.2 REAL=0:00:02.0)
[08/31 23:51:44    913s] End delay calculation (fullDC). (MEM=166.043 CPU=0:00:06.4 REAL=0:00:02.0)
[08/31 23:51:44    913s] *** CDM Built up (cpu=0:00:06.5  real=0:00:02.0  mem= 166.0M) ***
[08/31 23:51:44    913s] *** Done Building Timing Graph (cpu=0:00:07.5 real=0:00:03.0 totSessionCpu=0:01:23 mem=134.0M)
[08/31 23:51:44    913s] Done building cte hold timing graph (HoldAware) cpu=0:00:09.2 real=0:00:03.0 totSessionCpu=0:01:23 mem=134.0M ***
[08/31 23:51:49    922s]  
_______________________________________________________________________
[08/31 23:51:49    923s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:51:49    923s] Begin IPO call back ...
[08/31 23:51:49    923s] End IPO call back ...
[08/31 23:51:50    923s] #################################################################################
[08/31 23:51:50    923s] # Design Stage: PostRoute
[08/31 23:51:50    923s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:51:50    923s] # Design Mode: 90nm
[08/31 23:51:50    923s] # Analysis Mode: MMMC OCV 
[08/31 23:51:50    923s] # Parasitics Mode: SPEF/RCDB
[08/31 23:51:50    923s] # Signoff Settings: SI On 
[08/31 23:51:50    923s] #################################################################################
[08/31 23:51:50    923s] Topological Sorting (REAL = 0:00:00.0, MEM = 1732.8M, InitMEM = 1732.8M)
[08/31 23:51:50    924s] Setting infinite Tws ...
[08/31 23:51:50    924s] First Iteration Infinite Tw... 
[08/31 23:51:50    924s] Calculate early delays in OCV mode...
[08/31 23:51:50    924s] Calculate late delays in OCV mode...
[08/31 23:51:50    924s] Start delay calculation (fullDC) (6 T). (MEM=1732.8)
[08/31 23:51:50    924s] End AAE Lib Interpolated Model. (MEM=1749.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:51:53    934s] Total number of fetched objects 14162
[08/31 23:51:53    934s] AAE_INFO-618: Total number of nets in the design is 12860,  100.0 percent of the nets selected for SI analysis
[08/31 23:51:53    935s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:51:53    935s] End delay calculation. (MEM=2124.84 CPU=0:00:10.2 REAL=0:00:03.0)
[08/31 23:51:53    935s] End delay calculation (fullDC). (MEM=2124.84 CPU=0:00:11.0 REAL=0:00:03.0)
[08/31 23:51:53    935s] *** CDM Built up (cpu=0:00:11.4  real=0:00:03.0  mem= 2124.8M) ***
[08/31 23:51:54    936s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1675.0M)
[08/31 23:51:54    936s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:51:54    936s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1707.0M)
[08/31 23:51:54    936s] 
[08/31 23:51:54    936s] Executing IPO callback for view pruning ..
[08/31 23:51:54    936s] Starting SI iteration 2
[08/31 23:51:54    936s] Calculate early delays in OCV mode...
[08/31 23:51:54    936s] Calculate late delays in OCV mode...
[08/31 23:51:54    936s] Start delay calculation (fullDC) (6 T). (MEM=1715.03)
[08/31 23:51:54    936s] End AAE Lib Interpolated Model. (MEM=1715.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:51:55    938s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:51:55    938s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 14162. 
[08/31 23:51:55    938s] Total number of fetched objects 14162
[08/31 23:51:55    938s] AAE_INFO-618: Total number of nets in the design is 12860,  3.3 percent of the nets selected for SI analysis
[08/31 23:51:55    938s] End delay calculation. (MEM=2026.43 CPU=0:00:01.6 REAL=0:00:01.0)
[08/31 23:51:55    938s] End delay calculation (fullDC). (MEM=2026.43 CPU=0:00:01.7 REAL=0:00:01.0)
[08/31 23:51:55    938s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 2026.4M) ***
[08/31 23:51:56    939s] *** Done Building Timing Graph (cpu=0:00:16.4 real=0:00:07.0 totSessionCpu=0:15:40 mem=2026.4M)
[08/31 23:51:56    939s] End AAE Lib Interpolated Model. (MEM=2026.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:51:56    940s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.939%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:15, mem = 1212.7M, totSessionCpu=0:15:40 **
[08/31 23:51:56    940s] Setting latch borrow mode to budget during optimization.
[08/31 23:51:57    941s] Glitch fixing enabled
[08/31 23:51:57    941s] **INFO: Start fixing DRV (Mem = 1749.79M) ...
[08/31 23:51:57    941s] Begin: GigaOpt DRV Optimization
[08/31 23:51:57    941s] Glitch fixing enabled
[08/31 23:51:57    941s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:51:57    941s] End AAE Lib Interpolated Model. (MEM=1749.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:51:57    941s] PhyDesignGrid: maxLocalDensity 0.96
[08/31 23:51:57    941s] ### Creating PhyDesignMc. totSessionCpu=0:15:42 mem=1749.8M
[08/31 23:51:57    941s] #spOpts: mergeVia=F 
[08/31 23:51:57    941s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:42 mem=1749.8M
[08/31 23:51:57    941s] ### Creating LA Mngr. totSessionCpu=0:15:42 mem=1749.8M
[08/31 23:51:58    942s] ### Creating LA Mngr, finished. totSessionCpu=0:15:42 mem=1787.8M
[08/31 23:51:58    942s] ### Creating LA Mngr. totSessionCpu=0:15:43 mem=1936.3M
[08/31 23:51:58    942s] ### Creating LA Mngr, finished. totSessionCpu=0:15:43 mem=1936.3M
[08/31 23:51:58    942s] 
[08/31 23:51:58    942s] Creating Lib Analyzer ...
[08/31 23:51:58    942s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:51:58    942s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:51:58    942s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:51:58    942s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:51:58    942s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:51:58    942s] 
[08/31 23:51:59    943s] Creating Lib Analyzer, finished. 
[08/31 23:52:00    944s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[08/31 23:52:00    944s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:52:00    944s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[08/31 23:52:00    944s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:52:00    944s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/31 23:52:00    944s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:52:00    944s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:52:00    945s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:52:00    945s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:52:01    945s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 100.00|          |         |
[08/31 23:52:01    945s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:52:01    945s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:52:01    945s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:52:01    945s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  2420.4M|
[08/31 23:52:01    945s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:52:01    945s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:52:01    945s] Layer 4 has 1 constrained nets 
[08/31 23:52:01    945s] **** End NDR-Layer Usage Statistics ****
[08/31 23:52:01    945s] 
[08/31 23:52:01    945s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2420.4M) ***
[08/31 23:52:01    945s] 
[08/31 23:52:01    945s] Begin: glitch net info
[08/31 23:52:01    945s] glitch slack range: number of glitch nets
[08/31 23:52:01    945s] glitch slack < -0.32 : 0
[08/31 23:52:01    945s] -0.32 < glitch slack < -0.28 : 0
[08/31 23:52:01    945s] -0.28 < glitch slack < -0.24 : 0
[08/31 23:52:01    945s] -0.24 < glitch slack < -0.2 : 0
[08/31 23:52:01    945s] -0.2 < glitch slack < -0.16 : 0
[08/31 23:52:01    945s] -0.16 < glitch slack < -0.12 : 0
[08/31 23:52:01    945s] -0.12 < glitch slack < -0.08 : 0
[08/31 23:52:01    945s] -0.08 < glitch slack < -0.04 : 0
[08/31 23:52:01    945s] -0.04 < glitch slack : 0
[08/31 23:52:01    945s] End: glitch net info
[08/31 23:52:01    945s] drv optimizer changes nothing and skips refinePlace
[08/31 23:52:01    945s] End: GigaOpt DRV Optimization
[08/31 23:52:01    945s] **optDesign ... cpu = 0:00:36, real = 0:00:20, mem = 1314.7M, totSessionCpu=0:15:46 **
[08/31 23:52:01    945s] *info:
[08/31 23:52:01    945s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1850.32M).
[08/31 23:52:01    946s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1850.3M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.939%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:20, mem = 1315.4M, totSessionCpu=0:15:46 **
[08/31 23:52:02    946s]   DRV Snapshot: (REF)
[08/31 23:52:02    946s]          Tran DRV: 0
[08/31 23:52:02    946s]           Cap DRV: 0
[08/31 23:52:02    946s]        Fanout DRV: 0
[08/31 23:52:02    946s]            Glitch: 0
[08/31 23:52:02    946s] *** Check timing (0:00:00.0)
[08/31 23:52:02    946s] Deleting Lib Analyzer.
[08/31 23:52:02    946s] Begin: GigaOpt Optimization in WNS mode
[08/31 23:52:02    946s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:52:02    946s] End AAE Lib Interpolated Model. (MEM=1840.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:52:02    946s] PhyDesignGrid: maxLocalDensity 0.96
[08/31 23:52:02    946s] ### Creating PhyDesignMc. totSessionCpu=0:15:47 mem=1840.8M
[08/31 23:52:02    946s] #spOpts: mergeVia=F 
[08/31 23:52:02    946s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:47 mem=1840.8M
[08/31 23:52:02    947s] ### Creating LA Mngr. totSessionCpu=0:15:47 mem=1840.8M
[08/31 23:52:02    947s] ### Creating LA Mngr, finished. totSessionCpu=0:15:47 mem=1840.8M
[08/31 23:52:02    947s] 
[08/31 23:52:02    947s] Creating Lib Analyzer ...
[08/31 23:52:02    947s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:52:02    947s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:52:02    947s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:52:02    947s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:52:02    947s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:52:02    947s] 
[08/31 23:52:03    947s] Creating Lib Analyzer, finished. 
[08/31 23:52:07    951s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:52:07    951s] *info: 2 special nets excluded.
[08/31 23:52:07    951s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:52:07    951s] *info: 32 multi-driver nets excluded.
[08/31 23:52:07    951s] *info: 2078 no-driver nets excluded.
[08/31 23:52:08    953s] PathGroup :  reg2reg  TargetSlack : 0 
[08/31 23:52:08    953s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 100.00
[08/31 23:52:08    953s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:52:08    953s] Layer 4 has 1 constrained nets 
[08/31 23:52:08    953s] **** End NDR-Layer Usage Statistics ****
[08/31 23:52:08    953s] 
[08/31 23:52:08    953s] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2312.0M) ***
[08/31 23:52:09    953s] *** Starting refinePlace (0:15:54 mem=1781.5M) ***
[08/31 23:52:09    953s] Total net bbox length = 1.318e+05 (6.293e+04 6.886e+04) (ext = 3.566e+03)
[08/31 23:52:09    953s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[08/31 23:52:09    953s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[08/31 23:52:09    953s] Type 'man IMPSP-5140' for more detail.
[08/31 23:52:09    953s] **WARN: (IMPSP-315):	Found 39964 instances insts with no PG Term connections.
[08/31 23:52:09    953s] Type 'man IMPSP-315' for more detail.
[08/31 23:52:09    953s] Total net bbox length = 1.318e+05 (6.293e+04 6.886e+04) (ext = 3.566e+03)
[08/31 23:52:09    953s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1781.5MB
[08/31 23:52:09    953s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1781.5MB) @(0:15:54 - 0:15:54).
[08/31 23:52:09    953s] *** Finished refinePlace (0:15:54 mem=1781.5M) ***
[08/31 23:52:09    953s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
[08/31 23:52:09    953s] Deleting Lib Analyzer.
[08/31 23:52:09    953s] Begin: GigaOpt Optimization in TNS mode
[08/31 23:52:09    954s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:52:09    954s] End AAE Lib Interpolated Model. (MEM=1781.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:52:09    954s] PhyDesignGrid: maxLocalDensity 0.96
[08/31 23:52:09    954s] ### Creating PhyDesignMc. totSessionCpu=0:15:54 mem=1781.5M
[08/31 23:52:09    954s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:54 mem=1781.5M
[08/31 23:52:09    954s] ### Creating LA Mngr. totSessionCpu=0:15:54 mem=1781.5M
[08/31 23:52:09    954s] ### Creating LA Mngr, finished. totSessionCpu=0:15:54 mem=1781.5M
[08/31 23:52:09    954s] 
[08/31 23:52:09    954s] Creating Lib Analyzer ...
[08/31 23:52:09    954s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:52:09    954s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:52:09    954s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:52:09    954s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:52:09    954s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:52:09    954s] 
[08/31 23:52:10    955s] Creating Lib Analyzer, finished. 
[08/31 23:52:14    958s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:52:14    958s] *info: 2 special nets excluded.
[08/31 23:52:14    958s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:52:14    958s] *info: 32 multi-driver nets excluded.
[08/31 23:52:14    958s] *info: 2078 no-driver nets excluded.
[08/31 23:52:15    960s] PathGroup :  reg2reg  TargetSlack : 0 
[08/31 23:52:16    960s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 100.00
[08/31 23:52:16    960s] Optimizer TNS Opt
[08/31 23:52:16    960s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[08/31 23:52:16    960s] Info: End MT loop @oiCellDelayCachingJob.
[08/31 23:52:16    960s] 
[08/31 23:52:16    960s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2344.0M) ***
[08/31 23:52:16    960s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:52:16    960s] Layer 4 has 1 constrained nets 
[08/31 23:52:16    960s] **** End NDR-Layer Usage Statistics ****
[08/31 23:52:16    960s] 
[08/31 23:52:16    960s] *** Finish Post Route Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2344.0M) ***
[08/31 23:52:16    961s] *** Starting refinePlace (0:16:01 mem=1781.5M) ***
[08/31 23:52:16    961s] Total net bbox length = 1.318e+05 (6.293e+04 6.886e+04) (ext = 3.566e+03)
[08/31 23:52:16    961s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[08/31 23:52:16    961s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[08/31 23:52:16    961s] Type 'man IMPSP-5140' for more detail.
[08/31 23:52:16    961s] **WARN: (IMPSP-315):	Found 39964 instances insts with no PG Term connections.
[08/31 23:52:16    961s] Type 'man IMPSP-315' for more detail.
[08/31 23:52:16    961s] Total net bbox length = 1.318e+05 (6.293e+04 6.886e+04) (ext = 3.566e+03)
[08/31 23:52:16    961s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1781.5MB
[08/31 23:52:16    961s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1781.5MB) @(0:16:01 - 0:16:01).
[08/31 23:52:16    961s] *** Finished refinePlace (0:16:01 mem=1781.5M) ***
[08/31 23:52:16    961s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
[08/31 23:52:16    961s]   Timing Snapshot: (REF)
[08/31 23:52:16    961s]      Weighted WNS: -922337203685477.625
[08/31 23:52:16    961s]       All  PG WNS: 0.000
[08/31 23:52:16    961s]       High PG WNS: 0.000
[08/31 23:52:16    961s]       All  PG TNS: 0.000
[08/31 23:52:16    961s]       High PG TNS: 0.000
[08/31 23:52:16    961s]    Category Slack: { }
[08/31 23:52:16    961s] 
[08/31 23:52:16    961s] Running postRoute recovery in preEcoRoute mode
[08/31 23:52:16    961s] **optDesign ... cpu = 0:00:52, real = 0:00:35, mem = 1306.7M, totSessionCpu=0:16:02 **
[08/31 23:52:17    961s]   DRV Snapshot: (TGT)
[08/31 23:52:17    961s]          Tran DRV: 0
[08/31 23:52:17    961s]           Cap DRV: 0
[08/31 23:52:17    961s]        Fanout DRV: 0
[08/31 23:52:17    961s]            Glitch: 0
[08/31 23:52:17    961s] Checking DRV degradation...
[08/31 23:52:17    961s] 
[08/31 23:52:17    961s] Recovery Manager:
[08/31 23:52:17    961s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/31 23:52:17    961s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/31 23:52:17    961s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/31 23:52:17    961s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[08/31 23:52:17    961s] 
[08/31 23:52:17    961s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[08/31 23:52:17    961s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1781.54M, totSessionCpu=0:16:02).
[08/31 23:52:17    961s] **optDesign ... cpu = 0:00:52, real = 0:00:36, mem = 1307.0M, totSessionCpu=0:16:02 **
[08/31 23:52:17    961s] 
[08/31 23:52:17    962s]   Timing/DRV Snapshot: (REF)
[08/31 23:52:17    962s]      Weighted WNS: -922337203685477.625
[08/31 23:52:17    962s]       All  PG WNS: 0.000
[08/31 23:52:17    962s]       High PG WNS: 0.000
[08/31 23:52:17    962s]       All  PG TNS: 0.000
[08/31 23:52:17    962s]       High PG TNS: 0.000
[08/31 23:52:17    962s]          Tran DRV: 0
[08/31 23:52:17    962s]           Cap DRV: 0
[08/31 23:52:17    962s]        Fanout DRV: 0
[08/31 23:52:17    962s]            Glitch: 0
[08/31 23:52:17    962s]    Category Slack: { }
[08/31 23:52:17    962s] 
[08/31 23:52:17    962s] ### Creating LA Mngr. totSessionCpu=0:16:02 mem=1781.5M
[08/31 23:52:17    962s] ### Creating LA Mngr, finished. totSessionCpu=0:16:02 mem=1781.5M
[08/31 23:52:17    962s] Default Rule : ""
[08/31 23:52:17    962s] Non Default Rules :
[08/31 23:52:17    962s] Worst Slack : 214748.365 ns
[08/31 23:52:17    962s] Total 0 nets layer assigned (0.1).
[08/31 23:52:17    962s] GigaOpt: setting up router preferences
[08/31 23:52:17    962s] GigaOpt: 0 nets assigned router directives
[08/31 23:52:17    962s] 
[08/31 23:52:17    962s] Start Assign Priority Nets ...
[08/31 23:52:17    962s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[08/31 23:52:17    962s] Existing Priority Nets 0 (0.0%)
[08/31 23:52:17    962s] Assigned Priority Nets 0 (0.0%)
[08/31 23:52:17    962s] ### Creating LA Mngr. totSessionCpu=0:16:02 mem=1838.8M
[08/31 23:52:17    962s] ### Creating LA Mngr, finished. totSessionCpu=0:16:02 mem=1838.8M
[08/31 23:52:17    962s] ### Creating LA Mngr. totSessionCpu=0:16:02 mem=1838.8M
[08/31 23:52:17    962s] ### Creating LA Mngr, finished. totSessionCpu=0:16:02 mem=1838.8M
[08/31 23:52:18    962s] Default Rule : ""
[08/31 23:52:18    962s] Non Default Rules :
[08/31 23:52:18    962s] Worst Slack : 214748.365 ns
[08/31 23:52:18    962s] Total 0 nets layer assigned (0.4).
[08/31 23:52:18    962s] GigaOpt: setting up router preferences
[08/31 23:52:18    962s] GigaOpt: 0 nets assigned router directives
[08/31 23:52:18    962s] 
[08/31 23:52:18    962s] Start Assign Priority Nets ...
[08/31 23:52:18    962s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[08/31 23:52:18    962s] Existing Priority Nets 0 (0.0%)
[08/31 23:52:18    962s] Assigned Priority Nets 0 (0.0%)
[08/31 23:52:18    963s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.939%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:00:37, mem = 1228.9M, totSessionCpu=0:16:04 **
[08/31 23:52:18    963s] -routeWithEco false                       # bool, default=false
[08/31 23:52:18    963s] -routeWithEco true                        # bool, default=false, user setting
[08/31 23:52:18    963s] -routeSelectedNetOnly false               # bool, default=false
[08/31 23:52:18    963s] -routeWithTimingDriven false              # bool, default=false, user setting
[08/31 23:52:18    963s] -routeWithSiDriven false                  # bool, default=false, user setting
[08/31 23:52:18    963s] 
[08/31 23:52:18    963s] globalDetailRoute
[08/31 23:52:18    963s] 
[08/31 23:52:18    963s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[08/31 23:52:18    963s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[08/31 23:52:18    963s] #setNanoRouteMode -routeWithEco true
[08/31 23:52:18    963s] #setNanoRouteMode -routeWithSiDriven false
[08/31 23:52:18    963s] #setNanoRouteMode -routeWithTimingDriven false
[08/31 23:52:18    963s] #Start globalDetailRoute on Mon Aug 31 23:52:18 2020
[08/31 23:52:18    963s] #
[08/31 23:52:18    963s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d'. 9711 times net's RC data read were performed.
[08/31 23:52:19    963s] ### Net info: total nets: 12860
[08/31 23:52:19    963s] ### Net info: dirty nets: 0
[08/31 23:52:19    963s] ### Net info: marked as disconnected nets: 0
[08/31 23:52:19    964s] ### Net info: fully routed nets: 9720
[08/31 23:52:19    964s] ### Net info: trivial (single pin) nets: 0
[08/31 23:52:19    964s] ### Net info: unrouted nets: 3140
[08/31 23:52:19    964s] ### Net info: re-extraction nets: 0
[08/31 23:52:19    964s] ### Net info: ignored nets: 0
[08/31 23:52:19    964s] ### Net info: skip routing nets: 0
[08/31 23:52:19    964s] ### import route signature (69) = 1804972412
[08/31 23:52:19    964s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[08/31 23:52:19    964s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[08/31 23:52:19    964s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[08/31 23:52:19    964s] #RTESIG:78da8d90b10ac23018849d7d8a9fd4a182d6ff62629a55705529ea2a15aa08c542920ebe
[08/31 23:52:19    964s] #       bd45c1a936de7a1f77c72593d3a62001930173cf399f41db02868dc45c42eb05ccb9b38e
[08/31 23:52:19    964s] #       6b314e26bbfd016c0919bf45e9b56eca30a3d6578e7c15c2fd719b7e38a59944d9864650
[08/31 23:52:19    964s] #       ea83eb8c7eccd82f162af728ddb3975bad96742d6b5f517a699aba97b15a113843741b18
[08/31 23:52:19    964s] #       329a06992b0aae1d6496d0f12005907853c35f40e51c6d54b9fda3d1221e64fff8404b4d
[08/31 23:52:19    964s] #       e2e7ead10b8a67ab23
[08/31 23:52:19    964s] #
[08/31 23:52:19    964s] #RTESIG:78da8d90b10ac23018849d7d8a9fd4a182d6ff62629a55705529ea2a15aa08c542920ebe
[08/31 23:52:19    964s] #       bd45c1a936de7a1f77c72593d3a62001930173cf399f41db02868dc45c42eb05ccb9b38e
[08/31 23:52:19    964s] #       6b314e26bbfd016c0919bf45e9b56eca30a3d6578e7c15c2fd719b7e38a59944d9864650
[08/31 23:52:19    964s] #       ea83eb8c7eccd82f162af728ddb3975bad96742d6b5f517a699aba97b15a113843741b18
[08/31 23:52:19    964s] #       329a06992b0aae1d6496d0f12005907853c35f40e51c6d54b9fda3d1221e64fff8404b4d
[08/31 23:52:19    964s] #       e2e7ead10b8a67ab23
[08/31 23:52:19    964s] #
[08/31 23:52:19    964s] #Using multithreading with 6 threads.
[08/31 23:52:19    964s] #Start routing data preparation on Mon Aug 31 23:52:19 2020
[08/31 23:52:19    964s] #
[08/31 23:52:19    964s] #Minimum voltage of a net in the design = 0.000.
[08/31 23:52:19    964s] #Maximum voltage of a net in the design = 1.100.
[08/31 23:52:19    964s] #Voltage range [0.000 - 0.000] has 1940 nets.
[08/31 23:52:19    964s] #Voltage range [1.100 - 1.100] has 7 nets.
[08/31 23:52:19    964s] #Voltage range [0.000 - 1.100] has 10913 nets.
[08/31 23:52:19    965s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[08/31 23:52:19    965s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[08/31 23:52:19    965s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[08/31 23:52:19    965s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:52:19    965s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:52:19    965s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:52:19    965s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[08/31 23:52:19    965s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[08/31 23:52:19    965s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[08/31 23:52:19    965s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[08/31 23:52:20    965s] #Regenerating Ggrids automatically.
[08/31 23:52:20    965s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[08/31 23:52:20    965s] #Using automatically generated G-grids.
[08/31 23:52:20    965s] #Done routing data preparation.
[08/31 23:52:20    965s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1225.98 (MB), peak = 1646.64 (MB)
[08/31 23:52:20    965s] #Merging special wires using 6 threads...
[08/31 23:52:20    965s] #Found 0 nets for post-route si or timing fixing.
[08/31 23:52:20    965s] #
[08/31 23:52:20    965s] #Finished routing data preparation on Mon Aug 31 23:52:20 2020
[08/31 23:52:20    965s] #
[08/31 23:52:20    965s] #Cpu time = 00:00:01
[08/31 23:52:20    965s] #Elapsed time = 00:00:01
[08/31 23:52:20    965s] #Increased memory = 5.89 (MB)
[08/31 23:52:20    965s] #Total memory = 1226.00 (MB)
[08/31 23:52:20    965s] #Peak memory = 1646.64 (MB)
[08/31 23:52:20    965s] #
[08/31 23:52:20    965s] #
[08/31 23:52:20    965s] #Start global routing on Mon Aug 31 23:52:20 2020
[08/31 23:52:20    965s] #
[08/31 23:52:20    965s] #WARNING (NRGR-22) Design is already detail routed.
[08/31 23:52:20    965s] ### route signature (72) = 1244955464
[08/31 23:52:20    965s] ### violation signature (65) = 1905142130
[08/31 23:52:20    966s] ### route signature (75) = 2126290391
[08/31 23:52:20    966s] ### violation signature (68) = 1905142130
[08/31 23:52:20    966s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[08/31 23:52:20    966s] #Cpu time = 00:00:01
[08/31 23:52:20    966s] #Elapsed time = 00:00:01
[08/31 23:52:20    966s] #Increased memory = 6.16 (MB)
[08/31 23:52:20    966s] #Total memory = 1226.19 (MB)
[08/31 23:52:20    966s] #Peak memory = 1646.64 (MB)
[08/31 23:52:20    966s] #Using multithreading with 6 threads.
[08/31 23:52:20    966s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[08/31 23:52:20    966s] #
[08/31 23:52:20    966s] #Start Detail Routing..
[08/31 23:52:20    966s] #start initial detail routing ...
[08/31 23:52:21    966s] #   number of violations = 0
[08/31 23:52:21    966s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.14 (MB), peak = 1646.64 (MB)
[08/31 23:52:21    966s] #start 1st optimization iteration ...
[08/31 23:52:21    966s] #   number of violations = 0
[08/31 23:52:21    966s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1229.46 (MB), peak = 1646.64 (MB)
[08/31 23:52:21    966s] #Complete Detail Routing.
[08/31 23:52:21    966s] #Total wire length = 171867 um.
[08/31 23:52:21    966s] #Total half perimeter of net bounding box = 139422 um.
[08/31 23:52:21    966s] #Total wire length on LAYER metal1 = 9376 um.
[08/31 23:52:21    966s] #Total wire length on LAYER metal2 = 69880 um.
[08/31 23:52:21    966s] #Total wire length on LAYER metal3 = 67668 um.
[08/31 23:52:21    966s] #Total wire length on LAYER metal4 = 22200 um.
[08/31 23:52:21    966s] #Total wire length on LAYER metal5 = 2559 um.
[08/31 23:52:21    966s] #Total wire length on LAYER metal6 = 184 um.
[08/31 23:52:21    966s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:52:21    966s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:52:21    966s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:52:21    966s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:52:21    966s] #Total number of vias = 70112
[08/31 23:52:21    966s] #Up-Via Summary (total 70112):
[08/31 23:52:21    966s] #           
[08/31 23:52:21    966s] #-----------------------
[08/31 23:52:21    966s] # metal1          40596
[08/31 23:52:21    966s] # metal2          26675
[08/31 23:52:21    966s] # metal3           2722
[08/31 23:52:21    966s] # metal4            109
[08/31 23:52:21    966s] # metal5             10
[08/31 23:52:21    966s] #-----------------------
[08/31 23:52:21    966s] #                 70112 
[08/31 23:52:21    966s] #
[08/31 23:52:21    966s] #Total number of DRC violations = 0
[08/31 23:52:21    967s] ### route signature (80) = 2126290391
[08/31 23:52:21    967s] ### violation signature (73) = 1905142130
[08/31 23:52:21    967s] #Cpu time = 00:00:01
[08/31 23:52:21    967s] #Elapsed time = 00:00:01
[08/31 23:52:21    967s] #Increased memory = 0.82 (MB)
[08/31 23:52:21    967s] #Total memory = 1227.01 (MB)
[08/31 23:52:21    967s] #Peak memory = 1646.64 (MB)
[08/31 23:52:21    967s] #detailRoute Statistics:
[08/31 23:52:21    967s] #Cpu time = 00:00:01
[08/31 23:52:21    967s] #Elapsed time = 00:00:01
[08/31 23:52:21    967s] #Increased memory = 0.82 (MB)
[08/31 23:52:21    967s] #Total memory = 1227.01 (MB)
[08/31 23:52:21    967s] #Peak memory = 1646.64 (MB)
[08/31 23:52:21    967s] ### export route signature (81) = 2126290391
[08/31 23:52:21    967s] #
[08/31 23:52:21    967s] #globalDetailRoute statistics:
[08/31 23:52:21    967s] #Cpu time = 00:00:04
[08/31 23:52:21    967s] #Elapsed time = 00:00:03
[08/31 23:52:21    967s] #Increased memory = -12.40 (MB)
[08/31 23:52:21    967s] #Total memory = 1216.49 (MB)
[08/31 23:52:21    967s] #Peak memory = 1646.64 (MB)
[08/31 23:52:21    967s] #Number of warnings = 3
[08/31 23:52:21    967s] #Total number of warnings = 50
[08/31 23:52:21    967s] #Number of fails = 0
[08/31 23:52:21    967s] #Total number of fails = 0
[08/31 23:52:21    967s] #Complete globalDetailRoute on Mon Aug 31 23:52:21 2020
[08/31 23:52:21    967s] #
[08/31 23:52:21    967s] ### 
[08/31 23:52:21    967s] ###   Scalability Statistics
[08/31 23:52:21    967s] ### 
[08/31 23:52:21    967s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:52:21    967s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[08/31 23:52:21    967s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:52:21    967s] ###   Data Preparation      |        00:00:01|        00:00:01|             1.0|
[08/31 23:52:21    967s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[08/31 23:52:21    967s] ###   Detail Routing        |        00:00:01|        00:00:01|             1.0|
[08/31 23:52:21    967s] ###   Total                 |        00:00:04|        00:00:03|             1.4|
[08/31 23:52:21    967s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:52:21    967s] ### 
[08/31 23:52:21    967s] **optDesign ... cpu = 0:00:58, real = 0:00:40, mem = 1216.6M, totSessionCpu=0:16:08 **
[08/31 23:52:21    967s] -routeWithEco false                       # bool, default=false
[08/31 23:52:21    967s] -routeSelectedNetOnly false               # bool, default=false
[08/31 23:52:21    967s] -routeWithTimingDriven false              # bool, default=false, user setting
[08/31 23:52:21    967s] -routeWithSiDriven false                  # bool, default=false, user setting
[08/31 23:52:21    967s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=39964 and nets=12860 using extraction engine 'postRoute' at effort level 'low' .
[08/31 23:52:21    967s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:52:21    967s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:52:21    967s] PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:52:21    967s] RC Extraction called in multi-corner(1) mode.
[08/31 23:52:21    967s] Process corner(s) are loaded.
[08/31 23:52:21    967s]  Corner: standard
[08/31 23:52:21    967s] extractDetailRC Option : -outfile /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d -maxResLength 200  -extended
[08/31 23:52:21    967s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/31 23:52:21    967s]       RC Corner Indexes            0   
[08/31 23:52:21    967s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:52:21    967s] Coupling Cap. Scaling Factor : 1.00000 
[08/31 23:52:21    967s] Resistance Scaling Factor    : 1.00000 
[08/31 23:52:21    967s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:52:21    967s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:52:21    967s] Shrink Factor                : 1.00000
[08/31 23:52:22    968s] Initializing multi-corner capacitance tables ... 
[08/31 23:52:22    968s] Initializing multi-corner resistance tables ...
[08/31 23:52:22    968s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1720.4M)
[08/31 23:52:22    968s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for storing RC.
[08/31 23:52:22    968s] Extracted 10.0022% (CPU Time= 0:00:00.5  MEM= 1774.0M)
[08/31 23:52:22    968s] Extracted 20.0021% (CPU Time= 0:00:00.6  MEM= 1774.0M)
[08/31 23:52:22    968s] Extracted 30.002% (CPU Time= 0:00:00.8  MEM= 1774.0M)
[08/31 23:52:23    969s] Extracted 40.0018% (CPU Time= 0:00:00.9  MEM= 1774.0M)
[08/31 23:52:23    969s] Extracted 50.0017% (CPU Time= 0:00:01.0  MEM= 1774.0M)
[08/31 23:52:23    969s] Extracted 60.0016% (CPU Time= 0:00:01.1  MEM= 1774.0M)
[08/31 23:52:23    969s] Extracted 70.0015% (CPU Time= 0:00:01.2  MEM= 1774.0M)
[08/31 23:52:23    969s] Extracted 80.0014% (CPU Time= 0:00:01.4  MEM= 1774.0M)
[08/31 23:52:23    969s] Extracted 90.0013% (CPU Time= 0:00:01.7  MEM= 1774.0M)
[08/31 23:52:24    970s] Extracted 100% (CPU Time= 0:00:02.2  MEM= 1778.0M)
[08/31 23:52:24    970s] Number of Extracted Resistors     : 157178
[08/31 23:52:24    970s] Number of Extracted Ground Cap.   : 166885
[08/31 23:52:24    970s] Number of Extracted Coupling Cap. : 264292
[08/31 23:52:24    970s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for reading.
[08/31 23:52:24    970s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/31 23:52:24    970s]  Corner: standard
[08/31 23:52:24    970s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1762.0M)
[08/31 23:52:24    970s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb_Filter.rcdb.d' for storing RC.
[08/31 23:52:24    970s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d'. 9711 times net's RC data read were performed.
[08/31 23:52:24    970s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1761.957M)
[08/31 23:52:24    970s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for reading.
[08/31 23:52:24    970s] processing rcdb (/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d) for hinst (top) of cell (DLX_IR_SIZE32_PC_SIZE32);
[08/31 23:52:25    971s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:01.0, current mem=1761.957M)
[08/31 23:52:25    971s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.2  Real Time: 0:00:04.0  MEM: 1761.957M)
[08/31 23:52:25    971s] **optDesign ... cpu = 0:01:01, real = 0:00:44, mem = 1172.1M, totSessionCpu=0:16:11 **
[08/31 23:52:25    971s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:52:25    971s] Begin IPO call back ...
[08/31 23:52:25    971s] End IPO call back ...
[08/31 23:52:26    971s] #################################################################################
[08/31 23:52:26    971s] # Design Stage: PostRoute
[08/31 23:52:26    971s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:52:26    971s] # Design Mode: 90nm
[08/31 23:52:26    971s] # Analysis Mode: MMMC OCV 
[08/31 23:52:26    971s] # Parasitics Mode: SPEF/RCDB
[08/31 23:52:26    971s] # Signoff Settings: SI On 
[08/31 23:52:26    971s] #################################################################################
[08/31 23:52:26    973s] Topological Sorting (REAL = 0:00:00.0, MEM = 1721.5M, InitMEM = 1721.5M)
[08/31 23:52:26    973s] Setting infinite Tws ...
[08/31 23:52:26    973s] First Iteration Infinite Tw... 
[08/31 23:52:26    973s] Calculate early delays in OCV mode...
[08/31 23:52:26    973s] Calculate late delays in OCV mode...
[08/31 23:52:26    973s] Start delay calculation (fullDC) (6 T). (MEM=1721.54)
[08/31 23:52:26    973s] Initializing multi-corner capacitance tables ... 
[08/31 23:52:26    973s] Initializing multi-corner resistance tables ...
[08/31 23:52:26    973s] End AAE Lib Interpolated Model. (MEM=1737.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:52:27    973s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for reading.
[08/31 23:52:27    973s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:01.0  MEM= 1739.9M)
[08/31 23:52:27    973s] AAE_INFO: 6 threads acquired from CTE.
[08/31 23:52:30    983s] Total number of fetched objects 14162
[08/31 23:52:30    983s] AAE_INFO-618: Total number of nets in the design is 12860,  100.0 percent of the nets selected for SI analysis
[08/31 23:52:30    983s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:52:30    983s] End delay calculation. (MEM=2102.37 CPU=0:00:09.8 REAL=0:00:03.0)
[08/31 23:52:30    983s] End delay calculation (fullDC). (MEM=2102.37 CPU=0:00:10.6 REAL=0:00:04.0)
[08/31 23:52:30    983s] *** CDM Built up (cpu=0:00:11.9  real=0:00:04.0  mem= 2102.4M) ***
[08/31 23:52:30    984s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2070.4M)
[08/31 23:52:30    984s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:52:31    985s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2102.4M)
[08/31 23:52:31    985s] Starting SI iteration 2
[08/31 23:52:31    985s] Calculate early delays in OCV mode...
[08/31 23:52:31    985s] Calculate late delays in OCV mode...
[08/31 23:52:31    985s] Start delay calculation (fullDC) (6 T). (MEM=2110.41)
[08/31 23:52:31    985s] End AAE Lib Interpolated Model. (MEM=2110.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:52:32    987s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:52:32    987s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 14162. 
[08/31 23:52:32    987s] Total number of fetched objects 14162
[08/31 23:52:32    987s] AAE_INFO-618: Total number of nets in the design is 12860,  3.3 percent of the nets selected for SI analysis
[08/31 23:52:32    987s] End delay calculation. (MEM=2078.41 CPU=0:00:01.8 REAL=0:00:01.0)
[08/31 23:52:32    987s] End delay calculation (fullDC). (MEM=2078.41 CPU=0:00:01.9 REAL=0:00:01.0)
[08/31 23:52:32    987s] *** CDM Built up (cpu=0:00:01.9  real=0:00:01.0  mem= 2078.4M) ***
[08/31 23:52:32    989s] *** Done Building Timing Graph (cpu=0:00:18.1 real=0:00:07.0 totSessionCpu=0:16:29 mem=2078.4M)
[08/31 23:52:32    989s] **optDesign ... cpu = 0:01:19, real = 0:00:51, mem = 1296.6M, totSessionCpu=0:16:29 **
[08/31 23:52:32    989s] Executing marking Critical Nets1
[08/31 23:52:33    989s] Footprint XOR2_X1 has at least 2 pins...
[08/31 23:52:33    989s] Footprint XNOR2_X1 has at least 3 pins...
[08/31 23:52:33    989s] Footprint TLAT_X1 has at least 4 pins...
[08/31 23:52:33    989s] Footprint SDFF_X1 has at least 5 pins...
[08/31 23:52:33    989s] *** Number of Vt Cells Partition = 1
[08/31 23:52:33    989s] Running postRoute recovery in postEcoRoute mode
[08/31 23:52:33    989s] **optDesign ... cpu = 0:01:20, real = 0:00:52, mem = 1296.6M, totSessionCpu=0:16:29 **
[08/31 23:52:33    990s]   Timing/DRV Snapshot: (TGT)
[08/31 23:52:33    990s]      Weighted WNS: -922337203685477.625
[08/31 23:52:33    990s]       All  PG WNS: 0.000
[08/31 23:52:33    990s]       High PG WNS: 0.000
[08/31 23:52:33    990s]       All  PG TNS: 0.000
[08/31 23:52:33    990s]       High PG TNS: 0.000
[08/31 23:52:33    990s]          Tran DRV: 0
[08/31 23:52:33    990s]           Cap DRV: 0
[08/31 23:52:33    990s]        Fanout DRV: 0
[08/31 23:52:33    990s]            Glitch: 0
[08/31 23:52:33    990s]    Category Slack: { }
[08/31 23:52:33    990s] 
[08/31 23:52:33    990s] Checking setup slack degradation ...
[08/31 23:52:33    990s] 
[08/31 23:52:33    990s] Recovery Manager:
[08/31 23:52:33    990s]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.101) - Skip
[08/31 23:52:33    990s]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.051) - Skip
[08/31 23:52:33    990s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[08/31 23:52:33    990s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[08/31 23:52:33    990s] 
[08/31 23:52:33    990s] Checking DRV degradation...
[08/31 23:52:33    990s] 
[08/31 23:52:33    990s] Recovery Manager:
[08/31 23:52:33    990s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[08/31 23:52:33    990s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[08/31 23:52:33    990s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[08/31 23:52:33    990s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[08/31 23:52:33    990s] 
[08/31 23:52:33    990s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[08/31 23:52:33    990s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=1717.93M, totSessionCpu=0:16:30).
[08/31 23:52:33    990s] **optDesign ... cpu = 0:01:20, real = 0:00:52, mem = 1296.9M, totSessionCpu=0:16:30 **
[08/31 23:52:33    990s] 
[08/31 23:52:33    990s] Latch borrow mode reset to max_borrow
[08/31 23:52:34    991s] Reported timing to dir ./timingReports
[08/31 23:52:34    991s] **optDesign ... cpu = 0:01:21, real = 0:00:53, mem = 1296.2M, totSessionCpu=0:16:31 **
[08/31 23:52:34    991s] End AAE Lib Interpolated Model. (MEM=1717.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:52:34    991s] Begin: glitch net info
[08/31 23:52:34    991s] glitch slack range: number of glitch nets
[08/31 23:52:34    991s] glitch slack < -0.32 : 0
[08/31 23:52:34    991s] -0.32 < glitch slack < -0.28 : 0
[08/31 23:52:34    991s] -0.28 < glitch slack < -0.24 : 0
[08/31 23:52:34    991s] -0.24 < glitch slack < -0.2 : 0
[08/31 23:52:34    991s] -0.2 < glitch slack < -0.16 : 0
[08/31 23:52:34    991s] -0.16 < glitch slack < -0.12 : 0
[08/31 23:52:34    991s] -0.12 < glitch slack < -0.08 : 0
[08/31 23:52:34    991s] -0.08 < glitch slack < -0.04 : 0
[08/31 23:52:34    991s] -0.04 < glitch slack : 0
[08/31 23:52:34    991s] End: glitch net info
[08/31 23:52:35    992s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.939%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:22, real = 0:00:54, mem = 1292.0M, totSessionCpu=0:16:32 **
[08/31 23:52:35    992s]  ReSet Options after AAE Based Opt flow 
[08/31 23:52:35    992s] Opt: RC extraction mode changed to 'detail'
[08/31 23:52:35    992s] *** Finished optDesign ***
[08/31 23:52:35    992s] 
[08/31 23:52:35    992s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:24 real=0:00:56.0)
[08/31 23:52:35    992s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:52:35    992s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:06.7 real=0:00:06.8)
[08/31 23:52:35    992s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:27.8 real=0:00:12.5)
[08/31 23:52:35    992s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:52:35    992s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:52:35    992s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:05.2 real=0:00:04.8)
[08/31 23:52:35    992s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:15.7 real=0:00:15.4)
[08/31 23:52:35    992s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.3 real=0:00:01.2)
[08/31 23:52:35    992s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:04.2 real=0:00:03.0)
[08/31 23:52:35    992s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:18.1 real=0:00:07.7)
[08/31 23:52:35    992s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:52:35    992s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.7 real=0:00:01.1)
[08/31 23:52:35    992s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:52:35    992s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:52:35    992s] Deleting Lib Analyzer.
[08/31 23:52:35    992s] Info: Destroy the CCOpt slew target map.
[08/31 23:52:35    992s] <CMD> optDesign -postRoute -hold
[08/31 23:52:35    992s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/31 23:52:35    992s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[08/31 23:52:35    992s] GigaOpt running with 6 threads.
[08/31 23:52:35    992s] Info: 6 threads available for lower-level modules during optimization.
[08/31 23:52:35    992s] #spOpts: mergeVia=F 
[08/31 23:52:35    992s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:52:35    992s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:52:35    992s] #spOpts: mergeVia=F 
[08/31 23:52:35    992s] #spOpts: mergeVia=F 
[08/31 23:52:35    992s] 
[08/31 23:52:35    992s] Creating Lib Analyzer ...
[08/31 23:52:35    992s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:52:35    992s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:52:35    992s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:52:35    992s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:52:35    992s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:52:35    992s] 
[08/31 23:52:36    993s] Creating Lib Analyzer, finished. 
[08/31 23:52:36    993s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1293.8M, totSessionCpu=0:16:34 **
[08/31 23:52:36    993s] Begin checking placement ... (start mem=1751.9M, init mem=1751.9M)
[08/31 23:52:36    993s] *info: Placed = 39964         
[08/31 23:52:36    993s] *info: Unplaced = 0           
[08/31 23:52:36    993s] Placement Density:100.00%(83509/83509)
[08/31 23:52:36    993s] Placement Density (including fixed std cells):100.00%(83509/83509)
[08/31 23:52:36    993s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.3; mem=1751.9M)
[08/31 23:52:36    994s]  Initial DC engine is -> aae
[08/31 23:52:36    994s]  
[08/31 23:52:36    994s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[08/31 23:52:36    994s]  
[08/31 23:52:36    994s]  
[08/31 23:52:36    994s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[08/31 23:52:36    994s]  
[08/31 23:52:36    994s] Reset EOS DB
[08/31 23:52:36    994s] Ignoring AAE DB Resetting ...
[08/31 23:52:36    994s]  Set Options for AAE Based Opt flow 
[08/31 23:52:36    994s] *** optDesign -postRoute ***
[08/31 23:52:36    994s] DRC Margin: user margin 0.0; extra margin 0
[08/31 23:52:36    994s] Setup Target Slack: user slack 0
[08/31 23:52:36    994s] Hold Target Slack: user slack 0
[08/31 23:52:37    994s] Deleting Cell Server ...
[08/31 23:52:37    994s] Deleting Lib Analyzer.
[08/31 23:52:37    994s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:52:37    994s] Summary for sequential cells identification: 
[08/31 23:52:37    994s]   Identified SBFF number: 16
[08/31 23:52:37    994s]   Identified MBFF number: 0
[08/31 23:52:37    994s]   Identified SB Latch number: 0
[08/31 23:52:37    994s]   Identified MB Latch number: 0
[08/31 23:52:37    994s]   Not identified SBFF number: 0
[08/31 23:52:37    994s]   Not identified MBFF number: 0
[08/31 23:52:37    994s]   Not identified SB Latch number: 0
[08/31 23:52:37    994s]   Not identified MB Latch number: 0
[08/31 23:52:37    994s]   Number of sequential cells which are not FFs: 13
[08/31 23:52:37    994s] Creating Cell Server, finished. 
[08/31 23:52:37    994s] 
[08/31 23:52:37    994s] Deleting Cell Server ...
[08/31 23:52:37    994s] ** INFO : this run is activating 'postRoute' automaton
[08/31 23:52:37    994s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d'. 9711 times net's RC data read were performed.
[08/31 23:52:37    994s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=39964 and nets=12860 using extraction engine 'postRoute' at effort level 'low' .
[08/31 23:52:37    994s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:52:37    994s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:52:37    994s] PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:52:37    994s] RC Extraction called in multi-corner(1) mode.
[08/31 23:52:37    994s] Process corner(s) are loaded.
[08/31 23:52:37    994s]  Corner: standard
[08/31 23:52:37    994s] extractDetailRC Option : -outfile /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d -maxResLength 200  -extended
[08/31 23:52:37    994s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/31 23:52:37    994s]       RC Corner Indexes            0   
[08/31 23:52:37    994s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:52:37    994s] Coupling Cap. Scaling Factor : 1.00000 
[08/31 23:52:37    994s] Resistance Scaling Factor    : 1.00000 
[08/31 23:52:37    994s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:52:37    994s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:52:37    994s] Shrink Factor                : 1.00000
[08/31 23:52:37    994s] Initializing multi-corner capacitance tables ... 
[08/31 23:52:37    994s] Initializing multi-corner resistance tables ...
[08/31 23:52:37    994s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1743.9M)
[08/31 23:52:37    994s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for storing RC.
[08/31 23:52:37    995s] Extracted 10.0022% (CPU Time= 0:00:00.6  MEM= 1813.5M)
[08/31 23:52:38    995s] Extracted 20.0021% (CPU Time= 0:00:00.7  MEM= 1813.5M)
[08/31 23:52:38    995s] Extracted 30.002% (CPU Time= 0:00:00.8  MEM= 1813.5M)
[08/31 23:52:38    995s] Extracted 40.0018% (CPU Time= 0:00:00.9  MEM= 1813.5M)
[08/31 23:52:38    995s] Extracted 50.0017% (CPU Time= 0:00:01.0  MEM= 1813.5M)
[08/31 23:52:38    995s] Extracted 60.0016% (CPU Time= 0:00:01.2  MEM= 1813.5M)
[08/31 23:52:38    995s] Extracted 70.0015% (CPU Time= 0:00:01.3  MEM= 1813.5M)
[08/31 23:52:38    995s] Extracted 80.0014% (CPU Time= 0:00:01.5  MEM= 1813.5M)
[08/31 23:52:39    996s] Extracted 90.0013% (CPU Time= 0:00:01.7  MEM= 1813.5M)
[08/31 23:52:39    996s] Extracted 100% (CPU Time= 0:00:02.3  MEM= 1817.5M)
[08/31 23:52:39    996s] Number of Extracted Resistors     : 157178
[08/31 23:52:39    996s] Number of Extracted Ground Cap.   : 166885
[08/31 23:52:39    996s] Number of Extracted Coupling Cap. : 264292
[08/31 23:52:39    996s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for reading.
[08/31 23:52:39    996s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/31 23:52:39    996s]  Corner: standard
[08/31 23:52:39    996s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1785.5M)
[08/31 23:52:39    996s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb_Filter.rcdb.d' for storing RC.
[08/31 23:52:40    997s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d'. 9711 times net's RC data read were performed.
[08/31 23:52:40    997s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1785.480M)
[08/31 23:52:40    997s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for reading.
[08/31 23:52:40    997s] processing rcdb (/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d) for hinst (top) of cell (DLX_IR_SIZE32_PC_SIZE32);
[08/31 23:52:40    997s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1785.480M)
[08/31 23:52:40    997s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.2  Real Time: 0:00:03.0  MEM: 1785.480M)
[08/31 23:52:40    997s] Unfixed 0 ViaPillar Nets
[08/31 23:52:40    997s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[08/31 23:52:40    997s] *info: All cells identified as Buffer and Delay cells:
[08/31 23:52:40    997s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[08/31 23:52:40    997s] *info: ------------------------------------------------------------------
[08/31 23:52:40    997s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[08/31 23:52:40    997s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[08/31 23:52:40    997s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[08/31 23:52:40    997s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[08/31 23:52:40    997s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[08/31 23:52:40    997s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[08/31 23:52:40    997s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[08/31 23:52:40    997s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[08/31 23:52:40    997s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[08/31 23:52:40    997s] Unfixed 0 ViaPillar Nets
[08/31 23:52:40    997s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[08/31 23:52:40    997s] GigaOpt Hold Optimizer is used
[08/31 23:52:40    997s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for reading.
[08/31 23:52:40    997s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1763.1M)
[08/31 23:52:40    997s] Initializing multi-corner capacitance tables ... 
[08/31 23:52:40    997s] Initializing multi-corner resistance tables ...
[08/31 23:52:40    997s] End AAE Lib Interpolated Model. (MEM=1763.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:52:40    997s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:16:38 mem=1763.1M ***
[08/31 23:52:42    999s] ### Creating LA Mngr. totSessionCpu=0:16:39 mem=1763.1M
[08/31 23:52:42    999s] ### Creating LA Mngr, finished. totSessionCpu=0:16:40 mem=1763.1M
[08/31 23:52:43   1000s] ### Creating LA Mngr. totSessionCpu=0:16:40 mem=1899.0M
[08/31 23:52:43   1000s] ### Creating LA Mngr, finished. totSessionCpu=0:16:40 mem=1899.0M
[08/31 23:52:43   1000s] 
[08/31 23:52:43   1000s] Creating Lib Analyzer ...
[08/31 23:52:43   1000s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:52:43   1000s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:52:43   1000s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:52:43   1000s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:52:43   1000s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:52:43   1000s] 
[08/31 23:52:43   1000s] Creating Lib Analyzer, finished. 
[08/31 23:52:43   1000s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[08/31 23:52:43   1000s] *info: Run optDesign holdfix with 6 threads.
[08/31 23:52:43   1000s] Effort level <high> specified for reg2reg path_group
[08/31 23:52:43   1001s] End AAE Lib Interpolated Model. (MEM=2351.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:52:43   1001s] **INFO: Starting Non-Blocking QThread
[08/31 23:52:43   1001s] **INFO: Distributing 6 CPU to Master 3 CPU and QThread 3 CPU
[08/31 23:52:43   1001s] Non-Blocking console log file: /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/opt_qtdata_xKs0n4/qtjob.1598910763.console
[08/31 23:52:43   1001s] Multi-CPU acceleration using 2 CPU(s).
[08/31 23:52:44   1001s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:52:44   1001s] Begin IPO call back ...
[08/31 23:52:44   1001s] End IPO call back ...
[08/31 23:52:45   1002s] #################################################################################
[08/31 23:52:45   1002s] # Design Stage: PostRoute
[08/31 23:52:45   1002s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:52:45   1002s] # Design Mode: 90nm
[08/31 23:52:45   1002s] # Analysis Mode: MMMC OCV 
[08/31 23:52:45   1002s] # Parasitics Mode: SPEF/RCDB
[08/31 23:52:45   1002s] # Signoff Settings: SI On 
[08/31 23:52:45   1002s] #################################################################################
[08/31 23:52:45   1002s] Topological Sorting (REAL = 0:00:00.0, MEM = 2349.2M, InitMEM = 2349.2M)
[08/31 23:52:45   1002s] Setting infinite Tws ...
[08/31 23:52:45   1002s] First Iteration Infinite Tw... 
[08/31 23:52:45   1002s] Calculate early delays in OCV mode...
[08/31 23:52:45   1002s] Calculate late delays in OCV mode...
[08/31 23:52:45   1002s] Start delay calculation (fullDC) (3 T). (MEM=2349.17)
[08/31 23:52:45   1002s] End AAE Lib Interpolated Model. (MEM=2365.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:52:50   1012s] Total number of fetched objects 14162
[08/31 23:52:50   1012s] AAE_INFO-618: Total number of nets in the design is 12860,  100.0 percent of the nets selected for SI analysis
[08/31 23:52:50   1012s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:52:50   1012s] End delay calculation. (MEM=2564.3 CPU=0:00:09.6 REAL=0:00:05.0)
[08/31 23:52:50   1012s] End delay calculation (fullDC). (MEM=2564.3 CPU=0:00:10.1 REAL=0:00:05.0)
[08/31 23:52:50   1012s] *** CDM Built up (cpu=0:00:10.5  real=0:00:05.0  mem= 2564.3M) ***
[08/31 23:52:51   1013s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2532.3M)
[08/31 23:52:51   1013s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:52:51   1013s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2564.3M)
[08/31 23:52:51   1013s] 
[08/31 23:52:51   1013s] Executing IPO callback for view pruning ..
[08/31 23:52:51   1013s] Starting SI iteration 2
[08/31 23:52:52   1013s] Calculate early delays in OCV mode...
[08/31 23:52:52   1013s] Calculate late delays in OCV mode...
[08/31 23:52:52   1013s] Start delay calculation (fullDC) (3 T). (MEM=2572.35)
[08/31 23:52:52   1014s] End AAE Lib Interpolated Model. (MEM=2572.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:52:53   1015s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:52:53   1015s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 14162. 
[08/31 23:52:53   1015s] Total number of fetched objects 14162
[08/31 23:52:53   1015s] AAE_INFO-618: Total number of nets in the design is 12860,  3.3 percent of the nets selected for SI analysis
[08/31 23:52:53   1015s] End delay calculation. (MEM=2540.34 CPU=0:00:01.6 REAL=0:00:01.0)
[08/31 23:52:53   1015s] End delay calculation (fullDC). (MEM=2540.34 CPU=0:00:01.6 REAL=0:00:01.0)
[08/31 23:52:53   1015s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 2540.3M) ***
[08/31 23:52:54   1016s] *** Done Building Timing Graph (cpu=0:00:15.3 real=0:00:10.0 totSessionCpu=0:16:57 mem=2540.3M)
[08/31 23:52:54   1016s] Done building cte setup timing graph (fixHold) cpu=0:00:18.9 real=0:00:14.0 totSessionCpu=0:16:57 mem=2540.3M ***
[08/31 23:52:54   1016s] Setting latch borrow mode to budget during optimization.
[08/31 23:52:55   1018s] *info: category slack lower bound [L 0.0] default
[08/31 23:52:55   1018s] *info: category slack lower bound [H 0.0] reg2reg 
[08/31 23:52:55   1018s] --------------------------------------------------- 
[08/31 23:52:55   1018s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/31 23:52:55   1018s] --------------------------------------------------- 
[08/31 23:52:55   1018s]          WNS    reg2regWNS
[08/31 23:52:55   1018s]  -922337203685477.625 ns   -922337203685477.625 ns
[08/31 23:52:55   1018s] --------------------------------------------------- 
[08/31 23:52:55   1018s]   Timing Snapshot: (REF)
[08/31 23:52:55   1018s]      Weighted WNS: -922337203685477.625
[08/31 23:52:55   1018s]       All  PG WNS: 0.000
[08/31 23:52:55   1018s]       High PG WNS: 0.000
[08/31 23:52:55   1018s]       All  PG TNS: 0.000
[08/31 23:52:55   1018s]       High PG TNS: 0.000
[08/31 23:52:55   1018s]    Category Slack: { }
[08/31 23:52:55   1018s] 
[08/31 23:52:55   1018s]  
   ____________________________________________________________________
__/ message from Non-Blocking QThread
[08/31 23:52:55   1033s] [08/31 23:52:43   1001s] Multithreaded Timing Analysis is initialized with 3 threads
[08/31 23:52:43   1001s] 
[08/31 23:52:43   1001s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:52:43   1001s] Info: 3 threads available for lower-level modules during optimization.
[08/31 23:52:43   1001s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:52:43   1001s] Begin IPO call back ...
[08/31 23:52:43   1001s] End IPO call back ...
[08/31 23:52:43   1001s] #################################################################################
[08/31 23:52:43   1001s] # Design Stage: PostRoute
[08/31 23:52:43   1001s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:52:43   1001s] # Design Mode: 90nm
[08/31 23:52:43   1001s] # Analysis Mode: MMMC OCV 
[08/31 23:52:43   1001s] # Parasitics Mode: SPEF/RCDB
[08/31 23:52:43   1001s] # Signoff Settings: SI On 
[08/31 23:52:43   1001s] #################################################################################
[08/31 23:52:43   1001s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[08/31 23:52:43   1001s] Setting infinite Tws ...
[08/31 23:52:43   1001s] First Iteration Infinite Tw... 
[08/31 23:52:43   1001s] Calculate late delays in OCV mode...
[08/31 23:52:43   1001s] Calculate early delays in OCV mode...
[08/31 23:52:43   1001s] Start delay calculation (fullDC) (3 T). (MEM=0)
[08/31 23:52:43   1001s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:52:43   1001s] Total number of fetched objects 14162
[08/31 23:52:43   1001s] AAE_INFO-618: Total number of nets in the design is 12860,  100.0 percent of the nets selected for SI analysis
[08/31 23:52:43   1001s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/31 23:52:43   1001s] End delay calculation. (MEM=0 CPU=0:00:09.4 REAL=0:00:05.0)
[08/31 23:52:43   1001s] End delay calculation (fullDC). (MEM=0 CPU=0:00:10.0 REAL=0:00:06.0)
[08/31 23:52:43   1001s] *** CDM Built up (cpu=0:00:10.4  real=0:00:06.0  mem= 0.0M) ***
[08/31 23:52:43   1001s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[08/31 23:52:43   1001s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:52:43   1001s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[08/31 23:52:43   1001s] 
[08/31 23:52:43   1001s] Executing IPO callback for view pruning ..
[08/31 23:52:43   1001s] Starting SI iteration 2
[08/31 23:52:43   1001s] Calculate late delays in OCV mode...
[08/31 23:52:43   1001s] Calculate early delays in OCV mode...
[08/31 23:52:43   1001s] Start delay calculation (fullDC) (3 T). (MEM=0)
[08/31 23:52:43   1001s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:52:43   1001s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:52:43   1001s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
[08/31 23:52:43   1001s] Total number of fetched objects 14162
[08/31 23:52:43   1001s] AAE_INFO-618: Total number of nets in the design is 12860,  3.3 percent of the nets selected for SI analysis
[08/31 23:52:43   1001s] End delay calculation. (MEM=0 CPU=0:00:01.5 REAL=0:00:01.0)
[08/31 23:52:43   1001s] End delay calculation (fullDC). (MEM=0 CPU=0:00:01.5 REAL=0:00:01.0)
[08/31 23:52:43   1001s] *** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 0.0M) ***
[08/31 23:52:43   1001s] *** Done Building Timing Graph (cpu=0:00:14.6 real=0:00:10.0 totSessionCpu=0:01:39 mem=0.0M)
[08/31 23:52:43   1001s] Done building cte hold timing graph (fixHold) cpu=0:00:15.9 real=0:00:10.0 totSessionCpu=0:01:39 mem=0.0M ***
[08/31 23:52:43   1001s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:16.2 real=0:00:10.0 totSessionCpu=0:01:39 mem=0.0M ***
[08/31 23:52:43   1001s] Timing Data dump into file /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/coe_eosdata_eYfzj5/default.twf, for view: default 
[08/31 23:52:43   1001s] 	 Dumping view 0 default 
[08/31 23:52:43   1001s] Info: pop threads available for lower-level modules during optimization.
_______________________________________________________________________
[08/31 23:52:55   1033s] Loading timing data from /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/coe_eosdata_eYfzj5/default.twf 
[08/31 23:52:55   1033s] 	 Loading view 0 default 
[08/31 23:52:55   1033s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.939%
       (100.000% with Fillers)
------------------------------------------------------------
Deleting Cell Server ...
[08/31 23:52:55   1033s] Deleting Lib Analyzer.
[08/31 23:52:55   1033s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:52:55   1033s] Summary for sequential cells identification: 
[08/31 23:52:55   1033s]   Identified SBFF number: 16
[08/31 23:52:55   1033s]   Identified MBFF number: 0
[08/31 23:52:55   1033s]   Identified SB Latch number: 0
[08/31 23:52:55   1033s]   Identified MB Latch number: 0
[08/31 23:52:55   1033s]   Not identified SBFF number: 0
[08/31 23:52:55   1033s]   Not identified MBFF number: 0
[08/31 23:52:55   1033s]   Not identified SB Latch number: 0
[08/31 23:52:55   1033s]   Not identified MB Latch number: 0
[08/31 23:52:55   1033s]   Number of sequential cells which are not FFs: 13
[08/31 23:52:55   1033s] Creating Cell Server, finished. 
[08/31 23:52:55   1033s] 
[08/31 23:52:55   1033s] Deleting Cell Server ...
[08/31 23:52:55   1033s] 
[08/31 23:52:55   1033s] Creating Lib Analyzer ...
[08/31 23:52:55   1033s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:52:55   1033s] Summary for sequential cells identification: 
[08/31 23:52:55   1033s]   Identified SBFF number: 16
[08/31 23:52:55   1033s]   Identified MBFF number: 0
[08/31 23:52:55   1033s]   Identified SB Latch number: 0
[08/31 23:52:55   1033s]   Identified MB Latch number: 0
[08/31 23:52:55   1033s]   Not identified SBFF number: 0
[08/31 23:52:55   1033s]   Not identified MBFF number: 0
[08/31 23:52:55   1033s]   Not identified SB Latch number: 0
[08/31 23:52:55   1033s]   Not identified MB Latch number: 0
[08/31 23:52:55   1033s]   Number of sequential cells which are not FFs: 13
[08/31 23:52:55   1033s] Creating Cell Server, finished. 
[08/31 23:52:55   1033s] 
[08/31 23:52:55   1033s] 
[08/31 23:52:55   1033s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:52:55   1033s]   
[08/31 23:52:55   1033s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:52:55   1033s]   Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:52:55   1033s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:52:55   1033s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:52:55   1033s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:52:55   1033s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:52:55   1033s] 
[08/31 23:52:56   1034s] Creating Lib Analyzer, finished. 
[08/31 23:52:56   1034s] 
[08/31 23:52:56   1034s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[08/31 23:52:56   1034s] *Info: worst delay setup view: default
[08/31 23:52:56   1034s] Footprint list for hold buffering (delay unit: ps)
[08/31 23:52:56   1034s] =================================================================
[08/31 23:52:56   1034s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[08/31 23:52:56   1034s] ------------------------------------------------------------------
[08/31 23:52:56   1034s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[08/31 23:52:56   1034s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[08/31 23:52:56   1034s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[08/31 23:52:56   1034s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[08/31 23:52:56   1034s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[08/31 23:52:56   1034s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[08/31 23:52:56   1034s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[08/31 23:52:56   1034s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[08/31 23:52:56   1034s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[08/31 23:52:56   1034s] =================================================================
[08/31 23:52:56   1034s] **optDesign ... cpu = 0:00:41, real = 0:00:20, mem = 1335.4M, totSessionCpu=0:17:14 **
[08/31 23:52:56   1034s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:52:56   1034s] --------------------------------------------------- 
[08/31 23:52:56   1034s]    Hold Timing Summary  - Initial 
[08/31 23:52:56   1034s] --------------------------------------------------- 
[08/31 23:52:56   1034s]  Target slack: 0.000 ns
[08/31 23:52:56   1034s] View: default 
[08/31 23:52:56   1034s] 	WNS: 200000.000 
[08/31 23:52:56   1034s] 	TNS: 0.000 
[08/31 23:52:56   1034s] 	VP: 0 
[08/31 23:52:56   1034s] 	Worst hold path end point: datapath_i/execute_stage_dp/alu_reg_out/D_I_0/Q_reg/D 
[08/31 23:52:56   1034s] --------------------------------------------------- 
[08/31 23:52:56   1034s]    Setup Timing Summary  - Initial 
[08/31 23:52:56   1034s] --------------------------------------------------- 
[08/31 23:52:56   1034s]  Target slack: 0.000 ns
[08/31 23:52:56   1034s] View: default 
[08/31 23:52:56   1034s] 	WNS: 922337203685477.625 
[08/31 23:52:56   1034s] 	TNS: 0.000 
[08/31 23:52:56   1034s] 	VP: 0 
[08/31 23:52:56   1034s] 	Worst setup path end point:[NULL] 
[08/31 23:52:56   1034s] --------------------------------------------------- 
[08/31 23:52:56   1034s] *** Hold timing is met. Hold fixing is not needed 
[08/31 23:52:56   1034s] Latch borrow mode reset to max_borrow
[08/31 23:52:57   1035s] Reported timing to dir ./timingReports
[08/31 23:52:57   1035s] **optDesign ... cpu = 0:00:42, real = 0:00:21, mem = 1317.6M, totSessionCpu=0:17:16 **
[08/31 23:52:57   1035s] End AAE Lib Interpolated Model. (MEM=1761.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:52:57   1035s] Begin: glitch net info
[08/31 23:52:57   1035s] glitch slack range: number of glitch nets
[08/31 23:52:57   1035s] glitch slack < -0.32 : 0
[08/31 23:52:57   1035s] -0.32 < glitch slack < -0.28 : 0
[08/31 23:52:57   1035s] -0.28 < glitch slack < -0.24 : 0
[08/31 23:52:57   1035s] -0.24 < glitch slack < -0.2 : 0
[08/31 23:52:57   1035s] -0.2 < glitch slack < -0.16 : 0
[08/31 23:52:57   1035s] -0.16 < glitch slack < -0.12 : 0
[08/31 23:52:57   1035s] -0.12 < glitch slack < -0.08 : 0
[08/31 23:52:57   1035s] -0.08 < glitch slack < -0.04 : 0
[08/31 23:52:57   1035s] -0.04 < glitch slack : 0
[08/31 23:52:57   1035s] End: glitch net info
[08/31 23:52:57   1035s] End AAE Lib Interpolated Model. (MEM=1818.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:52:57   1035s] **INFO: Starting Blocking QThread with 6 CPU
[08/31 23:52:57   1035s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[08/31 23:52:57   1035s] Multi-CPU acceleration using 6 CPU(s).
[08/31 23:52:57   1035s] Multithreaded Timing Analysis is initialized with 6 threads
[08/31 23:52:57   1035s] 
[08/31 23:52:57   1035s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:52:57   1035s] Begin IPO call back ...
[08/31 23:52:57   1035s] End IPO call back ...
[08/31 23:52:57   1035s] #################################################################################
[08/31 23:52:57   1035s] # Design Stage: PostRoute
[08/31 23:52:57   1035s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:52:57   1035s] # Design Mode: 90nm
[08/31 23:52:57   1035s] # Analysis Mode: MMMC OCV 
[08/31 23:52:57   1035s] # Parasitics Mode: SPEF/RCDB
[08/31 23:52:57   1035s] # Signoff Settings: SI On 
[08/31 23:52:57   1035s] #################################################################################
[08/31 23:52:57   1035s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[08/31 23:52:57   1035s] Setting infinite Tws ...
[08/31 23:52:57   1035s] First Iteration Infinite Tw... 
[08/31 23:52:57   1035s] Calculate late delays in OCV mode...
[08/31 23:52:57   1035s] Calculate early delays in OCV mode...
[08/31 23:52:57   1035s] Start delay calculation (fullDC) (6 T). (MEM=0)
[08/31 23:52:57   1035s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:52:57   1035s] Total number of fetched objects 14162
[08/31 23:52:57   1035s] AAE_INFO-618: Total number of nets in the design is 12860,  100.0 percent of the nets selected for SI analysis
[08/31 23:52:57   1035s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/31 23:52:57   1035s] End delay calculation. (MEM=151.621 CPU=0:00:09.4 REAL=0:00:03.0)
[08/31 23:52:57   1035s] End delay calculation (fullDC). (MEM=151.621 CPU=0:00:10.1 REAL=0:00:03.0)
[08/31 23:52:57   1035s] *** CDM Built up (cpu=0:00:10.5  real=0:00:04.0  mem= 151.6M) ***
[08/31 23:52:57   1035s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 119.6M)
[08/31 23:52:57   1035s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:52:57   1035s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 151.6M)
[08/31 23:52:57   1035s] Starting SI iteration 2
[08/31 23:52:57   1035s] Calculate late delays in OCV mode...
[08/31 23:52:57   1035s] Calculate early delays in OCV mode...
[08/31 23:52:57   1035s] Start delay calculation (fullDC) (6 T). (MEM=159.668)
[08/31 23:52:57   1035s] End AAE Lib Interpolated Model. (MEM=159.668 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:52:57   1035s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:52:57   1035s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
[08/31 23:52:57   1035s] Total number of fetched objects 14162
[08/31 23:52:57   1035s] AAE_INFO-618: Total number of nets in the design is 12860,  3.3 percent of the nets selected for SI analysis
[08/31 23:52:57   1035s] End delay calculation. (MEM=127.664 CPU=0:00:01.5 REAL=0:00:00.0)
[08/31 23:52:57   1035s] End delay calculation (fullDC). (MEM=127.664 CPU=0:00:01.6 REAL=0:00:00.0)
[08/31 23:52:57   1035s] *** CDM Built up (cpu=0:00:01.7  real=0:00:00.0  mem= 127.7M) ***
[08/31 23:52:57   1035s] *** Done Building Timing Graph (cpu=0:00:15.4 real=0:00:06.0 totSessionCpu=0:01:55 mem=127.7M)
[08/31 23:53:04   1052s]  
_______________________________________________________________________
[08/31 23:53:05   1052s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.939%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:17.0, REAL=0:00:08.0, MEM=1769.1M
[08/31 23:53:05   1052s] **optDesign ... cpu = 0:00:59, real = 0:00:29, mem = 1315.5M, totSessionCpu=0:17:33 **
[08/31 23:53:05   1052s]  ReSet Options after AAE Based Opt flow 
[08/31 23:53:05   1052s] *** Finished optDesign ***
[08/31 23:53:05   1052s] 
[08/31 23:53:05   1052s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:00 real=0:00:30.2)
[08/31 23:53:05   1052s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:53:05   1052s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[08/31 23:53:05   1052s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:53:05   1052s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:38.0 real=0:00:16.4)
[08/31 23:53:05   1052s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:53:05   1052s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:53:05   1052s] Deleting Lib Analyzer.
[08/31 23:53:05   1052s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d' for reading.
[08/31 23:53:05   1052s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_4XF9LS.rcdb.d'. 9711 times net's RC data read were performed.
[08/31 23:53:05   1052s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1791.1M)
[08/31 23:53:05   1052s] Info: Destroy the CCOpt slew target map.
[08/31 23:53:05   1053s] <CMD> saveDesign DLX_IR_SIZE32_PC_SIZE32_10_saved
[08/31 23:53:05   1053s] The in-memory database contained RC information but was not saved. To save 
[08/31 23:53:05   1053s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[08/31 23:53:05   1053s] so it should only be saved when it is really desired.
[08/31 23:53:05   1053s] #% Begin save design ... (date=08/31 23:53:05, mem=1313.5M)
[08/31 23:53:05   1053s] % Begin Save netlist data ... (date=08/31 23:53:05, mem=1313.7M)
[08/31 23:53:05   1053s] Writing Binary DB to DLX_IR_SIZE32_PC_SIZE32_10_saved.dat/DLX_IR_SIZE32_PC_SIZE32.v.bin in single-threaded mode...
[08/31 23:53:05   1053s] % End Save netlist data ... (date=08/31 23:53:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1314.0M, current mem=1314.0M)
[08/31 23:53:06   1053s] % Begin Save AAE data ... (date=08/31 23:53:05, mem=1314.0M)
[08/31 23:53:06   1053s] Saving AAE Data ...
[08/31 23:53:06   1053s] % End Save AAE data ... (date=08/31 23:53:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1314.0M, current mem=1314.0M)
[08/31 23:53:06   1053s] % Begin Save clock tree data ... (date=08/31 23:53:06, mem=1314.0M)
[08/31 23:53:06   1053s] % End Save clock tree data ... (date=08/31 23:53:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1314.0M, current mem=1314.0M)
[08/31 23:53:06   1053s] Saving preference file DLX_IR_SIZE32_PC_SIZE32_10_saved.dat/gui.pref.tcl ...
[08/31 23:53:06   1053s] Saving mode setting ...
[08/31 23:53:06   1053s] Saving global file ...
[08/31 23:53:06   1053s] Saving symbol-table file in separate thread ...
[08/31 23:53:06   1053s] Saving Drc markers ...
[08/31 23:53:06   1053s] ... No Drc file written since there is no markers found.
[08/31 23:53:06   1053s] % Begin Save routing data ... (date=08/31 23:53:06, mem=1314.6M)
[08/31 23:53:06   1053s] Saving route file ...
[08/31 23:53:06   1053s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=1791.1M) ***
[08/31 23:53:07   1053s] % End Save routing data ... (date=08/31 23:53:06, total cpu=0:00:00.4, real=0:00:01.0, peak res=1315.6M, current mem=1315.6M)
[08/31 23:53:07   1053s] Saving floorplan file in separate thread ...
[08/31 23:53:07   1053s] Saving PG Conn file in separate thread ...
[08/31 23:53:07   1053s] Saving placement file in separate thread ...
[08/31 23:53:07   1053s] ** Saving stdCellPlacement_binary (version# 1) ...
[08/31 23:53:07   1053s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/31 23:53:07   1054s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1791.1M) ***
[08/31 23:53:07   1054s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[08/31 23:53:07   1054s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/31 23:53:07   1054s] Saving property file DLX_IR_SIZE32_PC_SIZE32_10_saved.dat/DLX_IR_SIZE32_PC_SIZE32.prop
[08/31 23:53:07   1054s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1791.1M) ***
[08/31 23:53:07   1054s] #Saving pin access info...
[08/31 23:53:07   1054s] #
[08/31 23:53:07   1054s] % Begin Save power constraints data ... (date=08/31 23:53:07, mem=1315.7M)
[08/31 23:53:07   1054s] % End Save power constraints data ... (date=08/31 23:53:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1315.7M, current mem=1315.7M)
[08/31 23:53:07   1054s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[08/31 23:53:07   1054s] Generated self-contained design DLX_IR_SIZE32_PC_SIZE32_10_saved.dat
[08/31 23:53:07   1054s] #% End save design ... (date=08/31 23:53:07, total cpu=0:00:01.6, real=0:00:02.0, peak res=1315.7M, current mem=1221.8M)
[08/31 23:53:07   1054s] *** Message Summary: 0 warning(s), 0 error(s)
[08/31 23:53:07   1054s] 
[08/31 23:53:07   1054s] <CMD> reset_parasitics
[08/31 23:53:08   1054s] <CMD> extractRC
[08/31 23:53:08   1054s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=39964 and nets=12860 using extraction engine 'postRoute' at effort level 'low' .
[08/31 23:53:08   1054s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:53:08   1054s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:53:08   1054s] PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:53:08   1054s] RC Extraction called in multi-corner(1) mode.
[08/31 23:53:08   1054s] Process corner(s) are loaded.
[08/31 23:53:08   1054s]  Corner: standard
[08/31 23:53:08   1054s] extractDetailRC Option : -outfile /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d -maxResLength 200  -extended
[08/31 23:53:08   1054s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/31 23:53:08   1054s]       RC Corner Indexes            0   
[08/31 23:53:08   1054s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:53:08   1054s] Coupling Cap. Scaling Factor : 1.00000 
[08/31 23:53:08   1054s] Resistance Scaling Factor    : 1.00000 
[08/31 23:53:08   1054s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:53:08   1054s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:53:08   1054s] Shrink Factor                : 1.00000
[08/31 23:53:08   1055s] Initializing multi-corner capacitance tables ... 
[08/31 23:53:08   1055s] Initializing multi-corner resistance tables ...
[08/31 23:53:08   1055s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1722.6M)
[08/31 23:53:08   1055s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for storing RC.
[08/31 23:53:08   1055s] Extracted 10.0022% (CPU Time= 0:00:00.5  MEM= 1776.2M)
[08/31 23:53:08   1055s] Extracted 20.0021% (CPU Time= 0:00:00.6  MEM= 1776.2M)
[08/31 23:53:09   1055s] Extracted 30.002% (CPU Time= 0:00:00.8  MEM= 1776.2M)
[08/31 23:53:09   1055s] Extracted 40.0018% (CPU Time= 0:00:00.9  MEM= 1776.2M)
[08/31 23:53:09   1056s] Extracted 50.0017% (CPU Time= 0:00:01.0  MEM= 1776.2M)
[08/31 23:53:09   1056s] Extracted 60.0016% (CPU Time= 0:00:01.1  MEM= 1776.2M)
[08/31 23:53:09   1056s] Extracted 70.0015% (CPU Time= 0:00:01.2  MEM= 1776.2M)
[08/31 23:53:09   1056s] Extracted 80.0014% (CPU Time= 0:00:01.4  MEM= 1776.2M)
[08/31 23:53:10   1056s] Extracted 90.0013% (CPU Time= 0:00:01.7  MEM= 1776.2M)
[08/31 23:53:10   1057s] Extracted 100% (CPU Time= 0:00:02.2  MEM= 1780.2M)
[08/31 23:53:10   1057s] Number of Extracted Resistors     : 157178
[08/31 23:53:10   1057s] Number of Extracted Ground Cap.   : 166885
[08/31 23:53:10   1057s] Number of Extracted Coupling Cap. : 264292
[08/31 23:53:10   1057s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for reading.
[08/31 23:53:10   1057s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/31 23:53:10   1057s]  Corner: standard
[08/31 23:53:10   1057s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1764.2M)
[08/31 23:53:10   1057s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb_Filter.rcdb.d' for storing RC.
[08/31 23:53:10   1057s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d'. 9711 times net's RC data read were performed.
[08/31 23:53:11   1057s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1764.215M)
[08/31 23:53:11   1057s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for reading.
[08/31 23:53:11   1057s] processing rcdb (/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d) for hinst (top) of cell (DLX_IR_SIZE32_PC_SIZE32);
[08/31 23:53:11   1057s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1764.215M)
[08/31 23:53:11   1057s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.2  Real Time: 0:00:03.0  MEM: 1764.215M)
[08/31 23:53:11   1058s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[08/31 23:53:11   1058s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix DLX_IR_SIZE32_PC_SIZE32_10_postroute -outDir timingReports
[08/31 23:53:11   1058s]  Reset EOS DB
[08/31 23:53:11   1058s] Ignoring AAE DB Resetting ...
[08/31 23:53:11   1058s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=39964 and nets=12860 using extraction engine 'postRoute' at effort level 'low' .
[08/31 23:53:11   1058s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:53:11   1058s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:53:11   1058s] PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:53:11   1058s] RC Extraction called in multi-corner(1) mode.
[08/31 23:53:11   1058s] Process corner(s) are loaded.
[08/31 23:53:11   1058s]  Corner: standard
[08/31 23:53:11   1058s] extractDetailRC Option : -outfile /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d -maxResLength 200  -extended
[08/31 23:53:11   1058s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/31 23:53:11   1058s]       RC Corner Indexes            0   
[08/31 23:53:11   1058s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:53:11   1058s] Coupling Cap. Scaling Factor : 1.00000 
[08/31 23:53:11   1058s] Resistance Scaling Factor    : 1.00000 
[08/31 23:53:11   1058s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:53:11   1058s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:53:11   1058s] Shrink Factor                : 1.00000
[08/31 23:53:11   1058s] Initializing multi-corner capacitance tables ... 
[08/31 23:53:11   1058s] Initializing multi-corner resistance tables ...
[08/31 23:53:11   1058s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1692.7M)
[08/31 23:53:12   1058s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for storing RC.
[08/31 23:53:12   1059s] Extracted 10.0022% (CPU Time= 0:00:00.5  MEM= 1746.3M)
[08/31 23:53:12   1059s] Extracted 20.0021% (CPU Time= 0:00:00.7  MEM= 1746.3M)
[08/31 23:53:12   1059s] Extracted 30.002% (CPU Time= 0:00:00.8  MEM= 1746.3M)
[08/31 23:53:12   1059s] Extracted 40.0018% (CPU Time= 0:00:00.9  MEM= 1746.3M)
[08/31 23:53:12   1059s] Extracted 50.0017% (CPU Time= 0:00:01.1  MEM= 1746.3M)
[08/31 23:53:12   1059s] Extracted 60.0016% (CPU Time= 0:00:01.2  MEM= 1746.3M)
[08/31 23:53:13   1059s] Extracted 70.0015% (CPU Time= 0:00:01.3  MEM= 1746.3M)
[08/31 23:53:13   1059s] Extracted 80.0014% (CPU Time= 0:00:01.5  MEM= 1746.3M)
[08/31 23:53:13   1060s] Extracted 90.0013% (CPU Time= 0:00:01.7  MEM= 1746.3M)
[08/31 23:53:14   1060s] Extracted 100% (CPU Time= 0:00:02.3  MEM= 1750.3M)
[08/31 23:53:14   1060s] Number of Extracted Resistors     : 157178
[08/31 23:53:14   1060s] Number of Extracted Ground Cap.   : 166885
[08/31 23:53:14   1060s] Number of Extracted Coupling Cap. : 264292
[08/31 23:53:14   1060s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for reading.
[08/31 23:53:14   1060s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/31 23:53:14   1060s]  Corner: standard
[08/31 23:53:14   1060s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1734.3M)
[08/31 23:53:14   1060s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb_Filter.rcdb.d' for storing RC.
[08/31 23:53:14   1061s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d'. 9711 times net's RC data read were performed.
[08/31 23:53:14   1061s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1734.297M)
[08/31 23:53:14   1061s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for reading.
[08/31 23:53:14   1061s] processing rcdb (/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d) for hinst (top) of cell (DLX_IR_SIZE32_PC_SIZE32);
[08/31 23:53:14   1061s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1734.297M)
[08/31 23:53:14   1061s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:03.0  MEM: 1734.297M)
[08/31 23:53:14   1061s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:53:14   1061s] Begin IPO call back ...
[08/31 23:53:15   1061s] End IPO call back ...
[08/31 23:53:15   1062s] #################################################################################
[08/31 23:53:15   1062s] # Design Stage: PostRoute
[08/31 23:53:15   1062s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:53:15   1062s] # Design Mode: 90nm
[08/31 23:53:15   1062s] # Analysis Mode: MMMC OCV 
[08/31 23:53:15   1062s] # Parasitics Mode: SPEF/RCDB
[08/31 23:53:15   1062s] # Signoff Settings: SI On 
[08/31 23:53:15   1062s] #################################################################################
[08/31 23:53:15   1063s] Topological Sorting (REAL = 0:00:00.0, MEM = 1732.3M, InitMEM = 1732.3M)
[08/31 23:53:16   1063s] Setting infinite Tws ...
[08/31 23:53:16   1063s] First Iteration Infinite Tw... 
[08/31 23:53:16   1063s] Calculate early delays in OCV mode...
[08/31 23:53:16   1063s] Calculate late delays in OCV mode...
[08/31 23:53:16   1063s] Start delay calculation (fullDC) (6 T). (MEM=1732.3)
[08/31 23:53:16   1063s] Initializing multi-corner capacitance tables ... 
[08/31 23:53:16   1063s] Initializing multi-corner resistance tables ...
[08/31 23:53:16   1063s] End AAE Lib Interpolated Model. (MEM=1748.65 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:53:16   1063s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for reading.
[08/31 23:53:16   1063s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1750.7M)
[08/31 23:53:16   1063s] AAE_INFO: 6 threads acquired from CTE.
[08/31 23:53:19   1073s] Total number of fetched objects 14162
[08/31 23:53:19   1073s] AAE_INFO-618: Total number of nets in the design is 12860,  100.0 percent of the nets selected for SI analysis
[08/31 23:53:19   1073s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:53:19   1073s] End delay calculation. (MEM=2113.12 CPU=0:00:09.7 REAL=0:00:03.0)
[08/31 23:53:19   1073s] End delay calculation (fullDC). (MEM=2113.12 CPU=0:00:10.5 REAL=0:00:03.0)
[08/31 23:53:19   1073s] *** CDM Built up (cpu=0:00:11.7  real=0:00:04.0  mem= 2113.1M) ***
[08/31 23:53:19   1074s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2081.1M)
[08/31 23:53:19   1074s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:53:19   1074s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2113.1M)
[08/31 23:53:19   1074s] Starting SI iteration 2
[08/31 23:53:20   1074s] Calculate early delays in OCV mode...
[08/31 23:53:20   1074s] Calculate late delays in OCV mode...
[08/31 23:53:20   1074s] Start delay calculation (fullDC) (6 T). (MEM=2121.17)
[08/31 23:53:20   1075s] End AAE Lib Interpolated Model. (MEM=2121.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:53:20   1076s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:53:20   1076s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 14162. 
[08/31 23:53:20   1076s] Total number of fetched objects 14162
[08/31 23:53:20   1076s] AAE_INFO-618: Total number of nets in the design is 12860,  3.3 percent of the nets selected for SI analysis
[08/31 23:53:20   1076s] End delay calculation. (MEM=2089.17 CPU=0:00:01.5 REAL=0:00:00.0)
[08/31 23:53:20   1076s] End delay calculation (fullDC). (MEM=2089.17 CPU=0:00:01.6 REAL=0:00:00.0)
[08/31 23:53:20   1076s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 2089.2M) ***
[08/31 23:53:21   1077s] Effort level <high> specified for reg2reg path_group
[08/31 23:53:21   1077s] End AAE Lib Interpolated Model. (MEM=1730.43 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:53:21   1077s] Begin: glitch net info
[08/31 23:53:21   1077s] glitch slack range: number of glitch nets
[08/31 23:53:21   1077s] glitch slack < -0.32 : 0
[08/31 23:53:21   1077s] -0.32 < glitch slack < -0.28 : 0
[08/31 23:53:21   1077s] -0.28 < glitch slack < -0.24 : 0
[08/31 23:53:21   1077s] -0.24 < glitch slack < -0.2 : 0
[08/31 23:53:21   1077s] -0.2 < glitch slack < -0.16 : 0
[08/31 23:53:21   1077s] -0.16 < glitch slack < -0.12 : 0
[08/31 23:53:21   1077s] -0.12 < glitch slack < -0.08 : 0
[08/31 23:53:21   1077s] -0.08 < glitch slack < -0.04 : 0
[08/31 23:53:21   1077s] -0.04 < glitch slack : 0
[08/31 23:53:21   1077s] End: glitch net info
[08/31 23:53:22   1079s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.939%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[08/31 23:53:22   1079s] Total CPU time: 21.34 sec
[08/31 23:53:22   1079s] Total Real time: 11.0 sec
[08/31 23:53:22   1079s] Total Memory Usage: 1736.4375 Mbytes
[08/31 23:53:22   1079s] Reset AAE Options
[08/31 23:53:22   1079s] <CMD> get_time_unit
[08/31 23:53:22   1079s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > DLX_IR_SIZE32_PC_SIZE32_10.mtarpt
[08/31 23:53:23   1080s] <CMD> load_timing_debug_report -name default_report DLX_IR_SIZE32_PC_SIZE32_10.mtarpt
[08/31 23:53:23   1080s] Parsing file DLX_IR_SIZE32_PC_SIZE32_10.mtarpt...
[08/31 23:53:23   1080s] **WARN: (IMPGTD-801):	File (DLX_IR_SIZE32_PC_SIZE32_10.mtarpt) does not contain any timing paths.
[08/31 23:53:23   1080s] This could be because the report is not of the correct format,
[08/31 23:53:23   1080s] or because it does not contain any paths (because there are no
[08/31 23:53:23   1080s] failing paths in the design, for instance).
[08/31 23:53:23   1080s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/31 23:53:23   1080s] VERIFY_CONNECTIVITY use new engine.
[08/31 23:53:23   1080s] 
[08/31 23:53:23   1080s] ******** Start: VERIFY CONNECTIVITY ********
[08/31 23:53:23   1080s] Start Time: Mon Aug 31 23:53:23 2020
[08/31 23:53:23   1080s] 
[08/31 23:53:23   1080s] Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:53:23   1080s] Database Units: 2000
[08/31 23:53:23   1080s] Design Boundary: (0.0000, 0.0000) (299.8200, 298.4800)
[08/31 23:53:23   1080s] Error Limit = 1000; Warning Limit = 50
[08/31 23:53:23   1080s] Check all nets
[08/31 23:53:23   1080s] Use 6 pthreads
[08/31 23:53:23   1081s] 
[08/31 23:53:23   1081s] Begin Summary 
[08/31 23:53:23   1081s]   Found no problems or warnings.
[08/31 23:53:23   1081s] End Summary
[08/31 23:53:23   1081s] 
[08/31 23:53:23   1081s] End Time: Mon Aug 31 23:53:23 2020
[08/31 23:53:23   1081s] Time Elapsed: 0:00:00.0
[08/31 23:53:23   1081s] 
[08/31 23:53:23   1081s] ******** End: VERIFY CONNECTIVITY ********
[08/31 23:53:23   1081s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/31 23:53:23   1081s]   (CPU Time: 0:00:00.9  MEM: 32.016M)
[08/31 23:53:23   1081s] 
[08/31 23:53:23   1081s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[08/31 23:53:23   1081s] <CMD> verifyGeometry
[08/31 23:53:23   1081s]  *** Starting Verify Geometry (MEM: 1762.4) ***
[08/31 23:53:23   1081s] 
[08/31 23:53:23   1081s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[08/31 23:53:23   1081s]   VERIFY GEOMETRY ...... Starting Verification
[08/31 23:53:23   1081s]   VERIFY GEOMETRY ...... Initializing
[08/31 23:53:23   1081s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[08/31 23:53:23   1081s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[08/31 23:53:23   1081s]                   ...... bin size: 2160
[08/31 23:53:23   1081s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[08/31 23:53:23   1081s] Multi-CPU acceleration using 6 CPU(s).
[08/31 23:53:23   1081s] Saving Drc markers ...
[08/31 23:53:23   1081s] ... No Drc file written since there is no markers found.
[08/31 23:53:23   1081s]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[08/31 23:53:23   1081s]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[08/31 23:53:23   1081s]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 3
[08/31 23:53:23   1081s]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 2
[08/31 23:53:23   1081s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[08/31 23:53:23   1081s] 
[08/31 23:53:23   1081s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[08/31 23:53:23   1081s] 
[08/31 23:53:23   1081s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[08/31 23:53:23   1081s] 
[08/31 23:53:23   1081s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[08/31 23:53:23   1081s] 
[08/31 23:53:27   1085s] VG: elapsed time: 4.00
[08/31 23:53:27   1085s] Begin Summary ...
[08/31 23:53:27   1085s]   Cells       : 0
[08/31 23:53:27   1085s]   SameNet     : 0
[08/31 23:53:27   1085s]   Wiring      : 0
[08/31 23:53:27   1085s]   Antenna     : 0
[08/31 23:53:27   1085s]   Short       : 0
[08/31 23:53:27   1085s]   Overlap     : 0
[08/31 23:53:27   1085s] End Summary
[08/31 23:53:27   1085s] 
[08/31 23:53:27   1085s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/31 23:53:27   1085s] 
[08/31 23:53:27   1085s] **********End: VERIFY GEOMETRY**********
[08/31 23:53:27   1085s]  *** verify geometry (CPU: 0:00:04.1  MEM: 403.7M)
[08/31 23:53:27   1085s] 
[08/31 23:53:27   1085s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[08/31 23:53:27   1085s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/31 23:53:27   1085s] <CMD> get_verify_drc_mode -quiet -area
[08/31 23:53:27   1085s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/31 23:53:27   1085s] <CMD> get_verify_drc_mode -check_implant -quiet
[08/31 23:53:27   1085s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[08/31 23:53:27   1085s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/31 23:53:27   1085s] <CMD> get_verify_drc_mode -check_only -quiet
[08/31 23:53:27   1085s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/31 23:53:27   1085s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/31 23:53:27   1085s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/31 23:53:27   1085s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/31 23:53:27   1085s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/31 23:53:27   1085s] <CMD> get_verify_drc_mode -limit -quiet
[08/31 23:53:27   1085s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report DLX_IR_SIZE32_PC_SIZE32_10.drc.rpt -limit 1000
[08/31 23:53:27   1085s] <CMD> verify_drc
[08/31 23:53:27   1085s] #-report DLX_IR_SIZE32_PC_SIZE32_10.drc.rpt # string, default="", user setting
[08/31 23:53:27   1085s]  *** Starting Verify DRC (MEM: 1762.4) ***
[08/31 23:53:27   1085s] 
[08/31 23:53:27   1085s]   VERIFY DRC ...... Starting Verification
[08/31 23:53:27   1085s]   VERIFY DRC ...... Initializing
[08/31 23:53:27   1085s]   VERIFY DRC ...... Deleting Existing Violations
[08/31 23:53:27   1085s]   VERIFY DRC ...... Creating Sub-Areas
[08/31 23:53:27   1085s]   VERIFY DRC ...... Using new threading
[08/31 23:53:27   1085s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 75.600 75.600} 1 of 16  Thread : 2
[08/31 23:53:27   1086s]  VERIFY DRC ...... Sub-Area: {151.200 0.000 226.800 75.600} 3 of 16  Thread : 1
[08/31 23:53:27   1086s]  VERIFY DRC ...... Sub-Area: {226.800 0.000 299.820 75.600} 4 of 16  Thread : 2
[08/31 23:53:27   1086s]  VERIFY DRC ...... Sub-Area: {75.600 0.000 151.200 75.600} 2 of 16  Thread : 1
[08/31 23:53:27   1087s]  VERIFY DRC ...... Sub-Area: {0.000 151.200 75.600 226.800} 9 of 16  Thread : 5
[08/31 23:53:27   1087s]  VERIFY DRC ...... Sub-Area: {151.200 151.200 226.800 226.800} 11 of 16  Thread : 3
[08/31 23:53:28   1087s]  VERIFY DRC ...... Sub-Area: {151.200 75.600 226.800 151.200} 7 of 16  Thread : 3
[08/31 23:53:28   1087s]  VERIFY DRC ...... Sub-Area: {226.800 75.600 299.820 151.200} 8 of 16  Thread : 3
[08/31 23:53:28   1087s]  VERIFY DRC ...... Sub-Area: {0.000 226.800 75.600 298.480} 13 of 16  Thread : 1
[08/31 23:53:28   1088s]  VERIFY DRC ...... Sub-Area: {0.000 75.600 75.600 151.200} 5 of 16  Thread : 5
[08/31 23:53:28   1088s]  VERIFY DRC ...... Sub-Area: {151.200 226.800 226.800 298.480} 15 of 16  Thread : 2
[08/31 23:53:28   1088s]  VERIFY DRC ...... Sub-Area: {75.600 75.600 151.200 151.200} 6 of 16  Thread : 5
[08/31 23:53:28   1089s]  VERIFY DRC ...... Sub-Area: {226.800 151.200 299.820 226.800} 12 of 16  Thread : 2
[08/31 23:53:28   1089s]  VERIFY DRC ...... Sub-Area: {75.600 226.800 151.200 298.480} 14 of 16  Thread : 1
[08/31 23:53:28   1089s]  VERIFY DRC ...... Thread : 5 finished.
[08/31 23:53:28   1089s]  VERIFY DRC ...... Thread : 3 finished.
[08/31 23:53:28   1089s]  VERIFY DRC ...... Thread : 0 finished.
[08/31 23:53:28   1089s]  VERIFY DRC ...... Thread : 4 finished.
[08/31 23:53:29   1089s]  VERIFY DRC ...... Sub-Area: {226.800 226.800 299.820 298.480} 16 of 16  Thread : 2
[08/31 23:53:29   1089s]  VERIFY DRC ...... Thread : 2 finished.
[08/31 23:53:29   1089s]  VERIFY DRC ...... Sub-Area: {75.600 151.200 151.200 226.800} 10 of 16  Thread : 1
[08/31 23:53:29   1089s]  VERIFY DRC ...... Thread : 1 finished.
[08/31 23:53:29   1089s] 
[08/31 23:53:29   1089s]   Verification Complete : 207 Viols.
[08/31 23:53:29   1089s] 
[08/31 23:53:29   1089s]  *** End Verify DRC (CPU: 0:00:04.4  ELAPSED TIME: 2.00  MEM: 42.0M) ***
[08/31 23:53:29   1089s] 
[08/31 23:53:29   1089s] <CMD> setDrawView fplan
[08/31 23:53:29   1089s] <CMD> fit
[08/31 23:53:29   1089s] <CMD> dumpToGIF ./images_10/DLX_IR_SIZE32_PC_SIZE32_10_fplan
[08/31 23:53:29   1089s] <CMD> setDrawView ameba
[08/31 23:53:29   1089s] <CMD> fit
[08/31 23:53:29   1089s] <CMD> dumpToGIF ./images_10/DLX_IR_SIZE32_PC_SIZE32_10_ameba
[08/31 23:53:29   1090s] <CMD> setDrawView place
[08/31 23:53:29   1090s] <CMD> fit
[08/31 23:53:29   1090s] <CMD> dumpToGIF ./images_10/DLX_IR_SIZE32_PC_SIZE32_10_place
[08/31 23:53:30   1090s] <CMD> dumpPictures -dir ./images_nopt/ -prefix DLX_IR_SIZE32_PC_SIZE32 -fullScreen
[08/31 23:53:30   1090s] [Information] : dumping pictures ...
[08/31 23:53:34   1092s] <CMD> saveFPlan ./DLX_IR_SIZE32_PC_SIZE32_10_floorplan
[08/31 23:53:34   1092s] <CMD> dumpPictures -dir ./images_10/ -prefix DLX_IR_SIZE32_PC_SIZE32 -fullScreen
[08/31 23:53:34   1092s] [Information] : dumping pictures ...
[08/31 23:53:38   1094s] <CMD> reportGateCount -level 5 -limit 100 -outfile DLX_IR_SIZE32_PC_SIZE32_10.gateCount
[08/31 23:53:38   1094s] Gate area 0.7980 um^2
[08/31 23:53:38   1094s] [0] DLX_IR_SIZE32_PC_SIZE32 Gates=35517 Cells=10552 Area=28342.6 um^2
[08/31 23:53:38   1094s] [1] cu_i Gates=827 Cells=286 Area=660.5 um^2
[08/31 23:53:38   1094s] [1] datapath_i Gates=34583 Cells=10188 Area=27597.2 um^2
[08/31 23:53:38   1094s] [2] datapath_i/fetch_stage_dp Gates=986 Cells=279 Area=786.8 um^2
[08/31 23:53:38   1094s] [2] datapath_i/decode_stage_dp Gates=13096 Cells=4181 Area=10451.1 um^2
[08/31 23:53:38   1094s] [3] datapath_i/decode_stage_dp/reg_file Gates=11340 Cells=3794 Area=9049.6 um^2
[08/31 23:53:38   1094s] [3] datapath_i/decode_stage_dp/reg_a Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:53:38   1094s] [3] datapath_i/decode_stage_dp/reg_b Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:53:38   1094s] [3] datapath_i/decode_stage_dp/sign_extension_logic_immediate Gates=106 Cells=32 Area=85.1 um^2
[08/31 23:53:38   1094s] [3] datapath_i/decode_stage_dp/sign_extension_logic_jump Gates=106 Cells=32 Area=85.1 um^2
[08/31 23:53:38   1094s] [3] datapath_i/decode_stage_dp/immediate_reg_mux Gates=181 Cells=64 Area=144.7 um^2
[08/31 23:53:38   1094s] [3] datapath_i/decode_stage_dp/reg_immediate Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:53:38   1094s] [3] datapath_i/decode_stage_dp/pc_delay_reg1 Gates=220 Cells=33 Area=175.6 um^2
[08/31 23:53:38   1094s] [3] datapath_i/decode_stage_dp/pc_delay_reg_2 Gates=220 Cells=33 Area=176.1 um^2
[08/31 23:53:38   1094s] [2] datapath_i/execute_stage_dp Gates=19483 Cells=5427 Area=15547.7 um^2
[08/31 23:53:38   1094s] [3] datapath_i/execute_stage_dp/alu_opa Gates=181 Cells=64 Area=144.7 um^2
[08/31 23:53:38   1094s] [3] datapath_i/execute_stage_dp/alu_opb Gates=181 Cells=64 Area=144.7 um^2
[08/31 23:53:38   1094s] [3] datapath_i/execute_stage_dp/general_alu_i Gates=18653 Cells=5209 Area=14885.6 um^2
[08/31 23:53:38   1094s] [4] datapath_i/execute_stage_dp/general_alu_i/p4_adder_lab Gates=696 Cells=453 Area=555.9 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/p4_adder_lab/carry_select Gates=216 Cells=165 Area=172.9 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/p4_adder_lab/sums Gates=480 Cells=288 Area=383.0 um^2
[08/31 23:53:38   1094s] [4] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i Gates=15482 Cells=3356 Area=12354.6 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUX0_0 Gates=233 Cells=117 Area=185.9 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_1 Gates=261 Cells=127 Area=208.3 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADD1_1 Gates=106 Cells=20 Area=85.1 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_add1_1 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_2 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_2 Gates=284 Cells=139 Area=226.9 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDi_2 Gates=117 Cells=22 Area=93.6 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_addi_2 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_3 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_3 Gates=296 Cells=158 Area=236.2 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDi_3 Gates=128 Cells=24 Area=102.1 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_addi_3 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_4 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_4 Gates=317 Cells=170 Area=253.2 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDi_4 Gates=138 Cells=26 Area=110.7 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_addi_4 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_5 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_5 Gates=340 Cells=182 Area=271.9 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDi_5 Gates=149 Cells=28 Area=119.2 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_addi_5 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_6 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_6 Gates=364 Cells=194 Area=290.5 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDi_6 Gates=160 Cells=30 Area=127.7 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_addi_6 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_7 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_7 Gates=387 Cells=206 Area=309.1 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDn_7 Gates=170 Cells=32 Area=136.2 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_2 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_3 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_4 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_5 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_6 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:53:38   1094s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_7 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:53:38   1094s] [4] datapath_i/execute_stage_dp/general_alu_i/r323 Gates=197 Cells=184 Area=157.2 um^2
[08/31 23:53:38   1094s] [3] datapath_i/execute_stage_dp/alu_reg_out Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:53:38   1094s] [3] datapath_i/execute_stage_dp/reg_del_b Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:53:38   1094s] [2] datapath_i/memory_stage_dp Gates=818 Cells=224 Area=653.3 um^2
[08/31 23:53:38   1094s] [2] datapath_i/write_back_stage_dp Gates=182 Cells=65 Area=145.8 um^2
[08/31 23:53:38   1094s] <CMD> saveFPlan ./DLX_IR_SIZE32_PC_SIZE32_10_floorplan
[08/31 23:53:38   1094s] <CMD> saveNetlist DLX_IR_SIZE32_PC_SIZE32_10.v
[08/31 23:53:38   1094s] Writing Netlist "DLX_IR_SIZE32_PC_SIZE32_10.v" ...
[08/31 23:53:38   1094s] <CMD> all_hold_analysis_views 
[08/31 23:53:38   1094s] <CMD> all_setup_analysis_views 
[08/31 23:53:38   1094s] <CMD> write_sdf  -ideal_clock_network DLX_IR_SIZE32_PC_SIZE32_10.sdf
[08/31 23:53:38   1094s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[08/31 23:53:38   1094s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:53:39   1094s] #################################################################################
[08/31 23:53:39   1094s] # Design Stage: PostRoute
[08/31 23:53:39   1094s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:53:39   1094s] # Design Mode: 90nm
[08/31 23:53:39   1094s] # Analysis Mode: MMMC OCV 
[08/31 23:53:39   1094s] # Parasitics Mode: SPEF/RCDB
[08/31 23:53:39   1094s] # Signoff Settings: SI On 
[08/31 23:53:39   1094s] #################################################################################
[08/31 23:53:39   1095s] Topological Sorting (REAL = 0:00:00.0, MEM = 1780.0M, InitMEM = 1780.0M)
[08/31 23:53:39   1096s] Setting infinite Tws ...
[08/31 23:53:39   1096s] First Iteration Infinite Tw... 
[08/31 23:53:39   1096s] Start delay calculation (fullDC) (6 T). (MEM=1780.05)
[08/31 23:53:39   1096s] End AAE Lib Interpolated Model. (MEM=1788.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:53:43   1105s] Total number of fetched objects 14162
[08/31 23:53:43   1105s] AAE_INFO-618: Total number of nets in the design is 12860,  100.0 percent of the nets selected for SI analysis
[08/31 23:53:43   1105s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:53:43   1105s] End delay calculation. (MEM=2141.05 CPU=0:00:09.1 REAL=0:00:03.0)
[08/31 23:53:43   1105s] End delay calculation (fullDC). (MEM=2141.05 CPU=0:00:09.8 REAL=0:00:04.0)
[08/31 23:53:43   1105s] *** CDM Built up (cpu=0:00:11.0  real=0:00:04.0  mem= 2141.1M) ***
[08/31 23:53:43   1106s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1720.9M)
[08/31 23:53:43   1106s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:53:43   1106s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1752.9M)
[08/31 23:53:43   1106s] Starting SI iteration 2
[08/31 23:53:43   1106s] Start delay calculation (fullDC) (6 T). (MEM=1752.92)
[08/31 23:53:43   1106s] End AAE Lib Interpolated Model. (MEM=1752.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:53:44   1109s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:53:44   1109s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 14162. 
[08/31 23:53:44   1109s] Total number of fetched objects 14162
[08/31 23:53:44   1109s] AAE_INFO-618: Total number of nets in the design is 12860,  3.3 percent of the nets selected for SI analysis
[08/31 23:53:44   1109s] End delay calculation. (MEM=2064.32 CPU=0:00:02.4 REAL=0:00:01.0)
[08/31 23:53:44   1109s] End delay calculation (fullDC). (MEM=2064.32 CPU=0:00:02.5 REAL=0:00:01.0)
[08/31 23:53:44   1109s] *** CDM Built up (cpu=0:00:02.5  real=0:00:01.0  mem= 2064.3M) ***
[08/31 23:53:45   1111s] <CMD> set defHierChar /
[08/31 23:53:45   1111s] Set Default Input Pin Transition as 0.1 ps.
[08/31 23:53:45   1111s] <CMD> set delaycal_input_transition_delay 0.1ps
[08/31 23:53:45   1111s] <CMD> set fpIsMaxIoHeight 0
[08/31 23:53:45   1111s] <CMD> set init_gnd_net gnd
[08/31 23:53:45   1111s] <CMD> set init_mmmc_file Default_10.view
[08/31 23:53:45   1111s] <CMD> set init_oa_search_lib {}
[08/31 23:53:45   1111s] <CMD> set init_pwr_net vdd
[08/31 23:53:45   1111s] <CMD> set init_verilog /home/ms20.50/Desktop/DLX_project/project/synthesis/output_netlist/dlx_irsize32_pcsize32_topt_1_minarea.v
[08/31 23:53:45   1111s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[08/31 23:53:45   1111s] <CMD> set init_lef_file /software/dk/nangate45/lef/NangateOpenCellLibrary.lef
[08/31 23:53:45   1111s] <CMD> init_design
[08/31 23:53:45   1111s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[08/31 23:53:45   1111s] 
[08/31 23:53:45   1111s] *** Summary of all messages that are not suppressed in this session:
[08/31 23:53:45   1111s] Severity  ID               Count  Summary                                  
[08/31 23:53:45   1111s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[08/31 23:53:45   1111s] *** Message Summary: 1 warning(s), 0 error(s)
[08/31 23:53:45   1111s] 
[08/31 23:53:45   1111s] <CMD> getIoFlowFlag
[08/31 23:53:45   1111s] <CMD> setIoFlowFlag 0
[08/31 23:53:45   1111s] <CMD> floorPlan -site FreePDK45_38x28_10R_NP_162NW_34O -r 1 0.6 5 5 5 5
[08/31 23:53:45   1112s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[08/31 23:53:45   1112s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[08/31 23:53:45   1112s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[08/31 23:53:45   1112s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[08/31 23:53:46   1112s] <CMD> getIoFlowFlag
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:53:46   1112s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:53:46   1112s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:53:46   1112s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[08/31 23:53:46   1112s] The ring targets are set to core/block ring wires.
[08/31 23:53:46   1112s] addRing command will consider rows while creating rings.
[08/31 23:53:46   1112s] addRing command will disallow rings to go over rows.
[08/31 23:53:46   1112s] addRing command will ignore shorts while creating rings.
[08/31 23:53:46   1112s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[08/31 23:53:46   1112s] The ring targets are set to core/block ring wires.
[08/31 23:53:46   1112s] addRing command will consider rows while creating rings.
[08/31 23:53:46   1112s] addRing command will disallow rings to go over rows.
[08/31 23:53:46   1112s] addRing command will ignore shorts while creating rings.
[08/31 23:53:46   1112s] <CMD> addRing -nets {gnd vdd} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[08/31 23:53:46   1112s] #% Begin addRing (date=08/31 23:53:46, mem=1225.5M)
[08/31 23:53:46   1112s] 
[08/31 23:53:46   1112s] Ring generation is complete.
[08/31 23:53:46   1112s] vias are now being generated.
[08/31 23:53:46   1112s] addRing created 8 wires.
[08/31 23:53:46   1112s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[08/31 23:53:46   1112s] +--------+----------------+----------------+
[08/31 23:53:46   1112s] |  Layer |     Created    |     Deleted    |
[08/31 23:53:46   1112s] +--------+----------------+----------------+
[08/31 23:53:46   1112s] | metal9 |        4       |       NA       |
[08/31 23:53:46   1112s] |  via9  |        8       |        0       |
[08/31 23:53:46   1112s] | metal10|        4       |       NA       |
[08/31 23:53:46   1112s] +--------+----------------+----------------+
[08/31 23:53:46   1112s] #% End addRing (date=08/31 23:53:46, total cpu=0:00:00.2, real=0:00:00.0, peak res=1225.8M, current mem=1225.8M)
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:53:46   1112s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingOffset 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingThreshold 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingJogDistance 1.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeRingLayers {}
[08/31 23:53:46   1112s] <CMD> set sprCreateIeStripeWidth 10.0
[08/31 23:53:46   1112s] <CMD> set sprCreateIeStripeThreshold 1.0
[08/31 23:53:46   1112s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[08/31 23:53:46   1112s] addStripe will allow jog to connect padcore ring and block ring.
[08/31 23:53:46   1112s] Stripes will stop at the boundary of the specified area.
[08/31 23:53:46   1112s] When breaking rings, the power planner will consider the existence of blocks.
[08/31 23:53:46   1112s] Stripes will not extend to closest target.
[08/31 23:53:46   1112s] The power planner will set stripe antenna targets to none (no trimming allowed).
[08/31 23:53:46   1112s] Stripes will not be created over regions without power planning wires.
[08/31 23:53:46   1112s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[08/31 23:53:46   1112s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[08/31 23:53:46   1112s] AddStripe segment minimum length set to 1
[08/31 23:53:46   1112s] Offset for stripe breaking is set to 0.
[08/31 23:53:46   1112s] <CMD> addStripe -nets {vdd gnd} -layer metal10 -direction vertical -width 0.8 -spacing 0.8 -set_to_set_distance 20 -start_from left -start_offset 15 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal10 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[08/31 23:53:46   1112s] #% Begin addStripe (date=08/31 23:53:46, mem=1225.8M)
[08/31 23:53:46   1112s] 
[08/31 23:53:47   1113s] Starting stripe generation ...
[08/31 23:53:47   1113s] Non-Default Mode Option Settings :
[08/31 23:53:47   1113s]   NONE
[08/31 23:53:47   1113s] **WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of setMultiCpuUsage in addStripe.
[08/31 23:53:47   1113s] Stripe generation is complete.
[08/31 23:53:47   1113s] vias are now being generated.
[08/31 23:53:47   1113s] addStripe created 36 wires.
[08/31 23:53:47   1113s] ViaGen created 72 vias, deleted 0 via to avoid violation.
[08/31 23:53:47   1113s] +--------+----------------+----------------+
[08/31 23:53:47   1113s] |  Layer |     Created    |     Deleted    |
[08/31 23:53:47   1113s] +--------+----------------+----------------+
[08/31 23:53:47   1113s] |  via9  |       72       |        0       |
[08/31 23:53:47   1113s] | metal10|       36       |       NA       |
[08/31 23:53:47   1113s] +--------+----------------+----------------+
[08/31 23:53:47   1113s] #% End addStripe (date=08/31 23:53:47, total cpu=0:00:01.1, real=0:00:01.0, peak res=1248.9M, current mem=1248.9M)
[08/31 23:53:47   1113s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[08/31 23:53:47   1113s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { gnd vdd } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
[08/31 23:53:47   1113s] #% Begin sroute (date=08/31 23:53:47, mem=1248.9M)
[08/31 23:53:47   1113s] *** Begin SPECIAL ROUTE on Mon Aug 31 23:53:47 2020 ***
[08/31 23:53:47   1113s] SPECIAL ROUTE ran on directory: /home/ms20.50/Desktop/DLX_project/project/physical_design
[08/31 23:53:47   1113s] SPECIAL ROUTE ran on machine: localhost.localdomain (Linux 3.10.0-1062.12.1.el7.x86_64 x86_64 1.99Ghz)
[08/31 23:53:47   1113s] 
[08/31 23:53:47   1113s] Begin option processing ...
[08/31 23:53:47   1113s] srouteConnectPowerBump set to false
[08/31 23:53:47   1113s] routeSelectNet set to "gnd vdd"
[08/31 23:53:47   1113s] routeSpecial set to true
[08/31 23:53:47   1113s] srouteBlockPin set to "useLef"
[08/31 23:53:47   1113s] srouteBottomLayerLimit set to 1
[08/31 23:53:47   1113s] srouteBottomTargetLayerLimit set to 1
[08/31 23:53:47   1113s] srouteConnectConverterPin set to false
[08/31 23:53:47   1113s] srouteCrossoverViaBottomLayer set to 1
[08/31 23:53:47   1113s] srouteCrossoverViaTopLayer set to 10
[08/31 23:53:47   1113s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[08/31 23:53:47   1113s] srouteFollowCorePinEnd set to 3
[08/31 23:53:47   1113s] srouteJogControl set to "preferWithChanges differentLayer"
[08/31 23:53:47   1113s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[08/31 23:53:47   1113s] sroutePadPinAllPorts set to true
[08/31 23:53:47   1113s] sroutePreserveExistingRoutes set to true
[08/31 23:53:47   1113s] srouteRoutePowerBarPortOnBothDir set to true
[08/31 23:53:47   1113s] srouteStopBlockPin set to "nearestTarget"
[08/31 23:53:47   1113s] srouteTopLayerLimit set to 10
[08/31 23:53:47   1113s] srouteTopTargetLayerLimit set to 10
[08/31 23:53:47   1113s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2728.00 megs.
[08/31 23:53:47   1113s] 
[08/31 23:53:47   1113s] Reading DB technology information...
[08/31 23:53:47   1113s] Finished reading DB technology information.
[08/31 23:53:47   1113s] Reading floorplan and netlist information...
[08/31 23:53:47   1113s] Finished reading floorplan and netlist information.
[08/31 23:53:47   1113s] Read in 20 layers, 10 routing layers, 1 overlap layer
[08/31 23:53:47   1113s] Read in 134 macros, 63 used
[08/31 23:53:47   1113s] Read in 39964 components
[08/31 23:53:47   1113s]   39964 core components: 0 unplaced, 39964 placed, 0 fixed
[08/31 23:53:47   1113s] Read in 135 physical pins
[08/31 23:53:47   1113s]   135 physical pins: 0 unplaced, 135 placed, 0 fixed
[08/31 23:53:47   1113s] Read in 135 nets
[08/31 23:53:47   1113s] Read in 2 special nets, 2 routed
[08/31 23:53:47   1113s] Read in 135 terminals
[08/31 23:53:47   1113s] 2 nets selected.
[08/31 23:53:47   1113s] 
[08/31 23:53:47   1113s] Begin power routing ...
[08/31 23:53:47   1114s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net vdd.
[08/31 23:53:47   1114s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[08/31 23:53:47   1114s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd. Check netlist, or change option to include the pin.
[08/31 23:53:47   1114s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vdd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[08/31 23:53:47   1114s] Type 'man IMPSR-1256' for more detail.
[08/31 23:53:47   1114s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[08/31 23:53:47   1114s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net gnd.
[08/31 23:53:47   1114s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[08/31 23:53:47   1114s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd. Check netlist, or change option to include the pin.
[08/31 23:53:47   1114s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gnd. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[08/31 23:53:47   1114s] Type 'man IMPSR-1256' for more detail.
[08/31 23:53:47   1114s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[08/31 23:53:47   1114s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[08/31 23:53:47   1114s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[08/31 23:53:47   1114s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[08/31 23:53:47   1114s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[08/31 23:53:47   1114s] CPU time for FollowPin 0 seconds
[08/31 23:53:47   1114s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[08/31 23:53:47   1114s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[08/31 23:53:47   1114s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net gnd.
[08/31 23:53:47   1114s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[08/31 23:53:47   1114s] CPU time for FollowPin 0 seconds
[08/31 23:53:48   1114s]   Number of IO ports routed: 0
[08/31 23:53:48   1114s]   Number of Block ports routed: 0
[08/31 23:53:48   1114s]   Number of Stripe ports routed: 0
[08/31 23:53:48   1114s]   Number of Core ports routed: 534
[08/31 23:53:48   1114s]   Number of Pad ports routed: 0
[08/31 23:53:48   1114s]   Number of Power Bump ports routed: 0
[08/31 23:53:48   1114s]   Number of Followpin connections: 267
[08/31 23:53:48   1114s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2731.00 megs.
[08/31 23:53:48   1114s] 
[08/31 23:53:48   1114s] 
[08/31 23:53:48   1114s] 
[08/31 23:53:48   1114s]  Begin updating DB with routing results ...
[08/31 23:53:48   1114s]  Updating DB with 135 io pins ...
[08/31 23:53:48   1114s]  Updating DB with 0 via definition ...
[08/31 23:53:48   1114s] sroute created 801 wires.
[08/31 23:53:48   1114s] ViaGen created 4806 vias, deleted 0 via to avoid violation.
[08/31 23:53:48   1114s] +--------+----------------+----------------+
[08/31 23:53:48   1114s] |  Layer |     Created    |     Deleted    |
[08/31 23:53:48   1114s] +--------+----------------+----------------+
[08/31 23:53:48   1114s] | metal1 |       801      |       NA       |
[08/31 23:53:48   1114s] |  via1  |       534      |        0       |
[08/31 23:53:48   1114s] |  via2  |       534      |        0       |
[08/31 23:53:48   1114s] |  via3  |       534      |        0       |
[08/31 23:53:48   1114s] |  via4  |       534      |        0       |
[08/31 23:53:48   1114s] |  via5  |       534      |        0       |
[08/31 23:53:48   1114s] |  via6  |       534      |        0       |
[08/31 23:53:48   1114s] |  via7  |       534      |        0       |
[08/31 23:53:48   1114s] |  via8  |       534      |        0       |
[08/31 23:53:48   1114s] |  via9  |       534      |        0       |
[08/31 23:53:48   1114s] +--------+----------------+----------------+
[08/31 23:53:48   1114s] #% End sroute (date=08/31 23:53:48, total cpu=0:00:01.0, real=0:00:01.0, peak res=1258.3M, current mem=1258.3M)
[08/31 23:53:48   1114s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:53:48   1114s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin CLK
[08/31 23:53:48   1114s] Successfully spread [1] pins.
[08/31 23:53:48   1114s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1741.0M).
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:53:48   1114s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin RST
[08/31 23:53:48   1114s] Successfully spread [1] pins.
[08/31 23:53:48   1114s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1741.0M).
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:53:48   1114s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin IRAM_ENABLE
[08/31 23:53:48   1114s] Successfully spread [1] pins.
[08/31 23:53:48   1114s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1741.0M).
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:53:48   1114s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin IRAM_READY
[08/31 23:53:48   1114s] Successfully spread [1] pins.
[08/31 23:53:48   1114s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1741.0M).
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:53:48   1114s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 1 -spreadType side -pin {{IRAM_ADDRESS[0]} {IRAM_ADDRESS[1]} {IRAM_ADDRESS[2]} {IRAM_ADDRESS[3]} {IRAM_ADDRESS[4]} {IRAM_ADDRESS[5]} {IRAM_ADDRESS[6]} {IRAM_ADDRESS[7]} {IRAM_ADDRESS[8]} {IRAM_ADDRESS[9]} {IRAM_ADDRESS[10]} {IRAM_ADDRESS[11]} {IRAM_ADDRESS[12]} {IRAM_ADDRESS[13]} {IRAM_ADDRESS[14]} {IRAM_ADDRESS[15]} {IRAM_ADDRESS[16]} {IRAM_ADDRESS[17]} {IRAM_ADDRESS[18]} {IRAM_ADDRESS[19]} {IRAM_ADDRESS[20]} {IRAM_ADDRESS[21]} {IRAM_ADDRESS[22]} {IRAM_ADDRESS[23]} {IRAM_ADDRESS[24]} {IRAM_ADDRESS[25]} {IRAM_ADDRESS[26]} {IRAM_ADDRESS[27]} {IRAM_ADDRESS[28]} {IRAM_ADDRESS[29]} {IRAM_ADDRESS[30]} {IRAM_ADDRESS[31]}}
[08/31 23:53:48   1114s] Successfully spread [32] pins.
[08/31 23:53:48   1114s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1741.0M).
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:53:48   1114s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 2 -spreadType side -pin {{IRAM_DATA[0]} {IRAM_DATA[1]} {IRAM_DATA[2]} {IRAM_DATA[3]} {IRAM_DATA[4]} {IRAM_DATA[5]} {IRAM_DATA[6]} {IRAM_DATA[7]} {IRAM_DATA[8]} {IRAM_DATA[9]} {IRAM_DATA[10]} {IRAM_DATA[11]} {IRAM_DATA[12]} {IRAM_DATA[13]} {IRAM_DATA[14]} {IRAM_DATA[15]} {IRAM_DATA[16]} {IRAM_DATA[17]} {IRAM_DATA[18]} {IRAM_DATA[19]} {IRAM_DATA[20]} {IRAM_DATA[21]} {IRAM_DATA[22]} {IRAM_DATA[23]} {IRAM_DATA[24]} {IRAM_DATA[25]} {IRAM_DATA[26]} {IRAM_DATA[27]} {IRAM_DATA[28]} {IRAM_DATA[29]} {IRAM_DATA[30]} {IRAM_DATA[31]}}
[08/31 23:53:48   1114s] Successfully spread [32] pins.
[08/31 23:53:48   1114s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1741.0M).
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:53:48   1114s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin DRAM_ENABLE
[08/31 23:53:48   1114s] Successfully spread [1] pins.
[08/31 23:53:48   1114s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1741.0M).
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:53:48   1114s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin DRAM_READNOTWRITE
[08/31 23:53:48   1114s] Successfully spread [1] pins.
[08/31 23:53:48   1114s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1741.0M).
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:53:48   1114s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType start -spacing 0.14 -start 0.0 0.0 -pin DRAM_READY
[08/31 23:53:48   1114s] Successfully spread [1] pins.
[08/31 23:53:48   1114s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1741.0M).
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:53:48   1114s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 1 -spreadType side -pin {{DRAM_ADDRESS[0]} {DRAM_ADDRESS[1]} {DRAM_ADDRESS[2]} {DRAM_ADDRESS[3]} {DRAM_ADDRESS[4]} {DRAM_ADDRESS[5]} {DRAM_ADDRESS[6]} {DRAM_ADDRESS[7]} {DRAM_ADDRESS[8]} {DRAM_ADDRESS[9]} {DRAM_ADDRESS[10]} {DRAM_ADDRESS[11]} {DRAM_ADDRESS[12]} {DRAM_ADDRESS[13]} {DRAM_ADDRESS[14]} {DRAM_ADDRESS[15]} {DRAM_ADDRESS[16]} {DRAM_ADDRESS[17]} {DRAM_ADDRESS[18]} {DRAM_ADDRESS[19]} {DRAM_ADDRESS[20]} {DRAM_ADDRESS[21]} {DRAM_ADDRESS[22]} {DRAM_ADDRESS[23]} {DRAM_ADDRESS[24]} {DRAM_ADDRESS[25]} {DRAM_ADDRESS[26]} {DRAM_ADDRESS[27]} {DRAM_ADDRESS[28]} {DRAM_ADDRESS[29]} {DRAM_ADDRESS[30]} {DRAM_ADDRESS[31]}}
[08/31 23:53:48   1114s] Successfully spread [32] pins.
[08/31 23:53:48   1114s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1741.0M).
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch true
[08/31 23:53:48   1114s] <CMD> editPin -fixOverlap 1 -spreadDirection clockwise -side Top -layer 2 -spreadType side -pin {{DRAM_DATA[0]} {DRAM_DATA[1]} {DRAM_DATA[2]} {DRAM_DATA[3]} {DRAM_DATA[4]} {DRAM_DATA[5]} {DRAM_DATA[6]} {DRAM_DATA[7]} {DRAM_DATA[8]} {DRAM_DATA[9]} {DRAM_DATA[10]} {DRAM_DATA[11]} {DRAM_DATA[12]} {DRAM_DATA[13]} {DRAM_DATA[14]} {DRAM_DATA[15]} {DRAM_DATA[16]} {DRAM_DATA[17]} {DRAM_DATA[18]} {DRAM_DATA[19]} {DRAM_DATA[20]} {DRAM_DATA[21]} {DRAM_DATA[22]} {DRAM_DATA[23]} {DRAM_DATA[24]} {DRAM_DATA[25]} {DRAM_DATA[26]} {DRAM_DATA[27]} {DRAM_DATA[28]} {DRAM_DATA[29]} {DRAM_DATA[30]} {DRAM_DATA[31]}}
[08/31 23:53:48   1114s] Successfully spread [32] pins.
[08/31 23:53:48   1114s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1741.0M).
[08/31 23:53:48   1114s] <CMD> setPinAssignMode -pinEditInBatch false
[08/31 23:53:48   1114s] <CMD> setDrawView fplan
[08/31 23:53:48   1114s] <CMD> fit
[08/31 23:53:48   1114s] <CMD> dumpToGIF ./images_1_minarea/DLX_IR_SIZE32_PC_SIZE32_1_minarea_fplan_postpin
[08/31 23:53:49   1115s] <CMD> setDrawView ameba
[08/31 23:53:49   1115s] <CMD> fit
[08/31 23:53:49   1115s] <CMD> dumpToGIF ./images_1_minarea/DLX_IR_SIZE32_PC_SIZE32_1_minarea_ameba_postpin
[08/31 23:53:49   1115s] <CMD> setDrawView place
[08/31 23:53:49   1115s] <CMD> fit
[08/31 23:53:49   1115s] <CMD> dumpToGIF ./images_1_minarea/DLX_IR_SIZE32_PC_SIZE32_1_minarea_place_postpin
[08/31 23:53:49   1115s] <CMD> placeDesign
[08/31 23:53:49   1115s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3835, percentage of missing scan cell = 0.00% (0 / 3835)
[08/31 23:53:49   1115s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d'. 9711 times net's RC data read were performed.
[08/31 23:53:49   1115s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[08/31 23:53:49   1115s] Type 'man IMPEXT-3493' for more detail.
[08/31 23:53:50   1115s] *** Starting placeDesign default flow ***
[08/31 23:53:50   1115s] *** Start deleteBufferTree ***
[08/31 23:53:51   1116s] Info: Detect buffers to remove automatically.
[08/31 23:53:51   1116s] Analyzing netlist ...
[08/31 23:53:51   1117s] Updating netlist
[08/31 23:53:51   1117s] 
[08/31 23:53:51   1117s] *summary: 222 instances (buffers/inverters) removed
[08/31 23:53:51   1117s] *** Finish deleteBufferTree (0:00:01.6) ***
[08/31 23:53:51   1117s] Deleting Cell Server ...
[08/31 23:53:51   1117s] **INFO: Enable pre-place timing setting for timing analysis
[08/31 23:53:51   1117s] Set Using Default Delay Limit as 101.
[08/31 23:53:51   1117s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[08/31 23:53:51   1117s] Set Default Net Delay as 0 ps.
[08/31 23:53:51   1117s] Set Default Net Load as 0 pF. 
[08/31 23:53:51   1117s] **INFO: Analyzing IO path groups for slack adjustment
[08/31 23:53:51   1117s] **INFO: Disable pre-place timing setting for timing analysis
[08/31 23:53:51   1117s] Set Using Default Delay Limit as 1000.
[08/31 23:53:51   1117s] Set Default Net Delay as 1000 ps.
[08/31 23:53:51   1117s] Set Default Net Load as 0.5 pF. 
[08/31 23:53:51   1117s] **INFO: Pre-place timing setting for timing analysis already disabled
[08/31 23:53:52   1117s] Deleted 29412 physical insts (cell - / prefix -).
[08/31 23:53:52   1117s] *** Starting "NanoPlace(TM) placement v#10 (mem=1746.5M)" ...
[08/31 23:53:52   1117s] total jobs 1303
[08/31 23:53:52   1117s] multi thread init TemplateIndex for each ta. thread num 6
[08/31 23:53:52   1118s] *** Build Buffered Sizing Timing Model
[08/31 23:53:52   1118s] (cpu=0:00:00.7 mem=1746.5M) ***
[08/31 23:53:53   1118s] *** Build Virtual Sizing Timing Model
[08/31 23:53:53   1118s] (cpu=0:00:00.9 mem=1746.5M) ***
[08/31 23:53:53   1118s] No user setting net weight.
[08/31 23:53:53   1118s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[08/31 23:53:53   1118s] Scan chains were not defined.
[08/31 23:53:53   1118s] #std cell=10330 (0 fixed + 10330 movable) #block=0 (0 floating + 0 preplaced)
[08/31 23:53:53   1118s] #ioInst=0 #net=9489 #term=38866 #term/net=4.10, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=132
[08/31 23:53:53   1118s] stdCell: 10330 single + 0 double + 0 multi
[08/31 23:53:53   1118s] Total standard cell length = 20.0722 (mm), area = 0.0281 (mm^2)
[08/31 23:53:53   1118s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:53:53   1118s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:53:53   1118s] Apply auto density screen in pre-place stage.
[08/31 23:53:53   1118s] Auto density screen increases utilization from 0.202 to 0.203
[08/31 23:53:53   1118s] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1746.5M
[08/31 23:53:53   1118s] Average module density = 0.203.
[08/31 23:53:53   1118s] Density for the design = 0.203.
[08/31 23:53:53   1118s]        = stdcell_area 105643 sites (28101 um^2) / alloc_area 520068 sites (138338 um^2).
[08/31 23:53:53   1118s] Pin Density = 0.07424.
[08/31 23:53:53   1118s]             = total # of pins 38866 / total area 523488.
[08/31 23:53:53   1119s] Initial padding reaches pin density 0.399 for top
[08/31 23:53:53   1119s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 162126.000
[08/31 23:53:53   1119s] Initial padding increases density from 0.203 to 0.298 for top
[08/31 23:53:53   1119s] Enabling multi-CPU acceleration with 6 CPU(s) for placement
[08/31 23:53:53   1119s] === lastAutoLevel = 9 
[08/31 23:53:53   1119s] [adp] 0:1:0:1
[08/31 23:53:57   1124s] Clock gating cells determined by native netlist tracing.
[08/31 23:53:57   1124s] Effort level <high> specified for reg2reg path_group
[08/31 23:53:58   1125s] Iteration  1: Total net bbox = 7.102e+04 (1.97e+04 5.13e+04)
[08/31 23:53:58   1125s]               Est.  stn bbox = 7.774e+04 (2.23e+04 5.54e+04)
[08/31 23:53:58   1125s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1720.9M
[08/31 23:53:58   1125s] Iteration  2: Total net bbox = 7.102e+04 (1.97e+04 5.13e+04)
[08/31 23:53:58   1125s]               Est.  stn bbox = 7.774e+04 (2.23e+04 5.54e+04)
[08/31 23:53:58   1125s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1720.9M
[08/31 23:53:59   1128s] Iteration  3: Total net bbox = 4.224e+04 (2.84e+04 1.39e+04)
[08/31 23:53:59   1128s]               Est.  stn bbox = 5.613e+04 (3.72e+04 1.89e+04)
[08/31 23:53:59   1128s]               cpu = 0:00:02.1 real = 0:00:01.0 mem = 1817.0M
[08/31 23:53:59   1128s] Total number of setup views is 1.
[08/31 23:53:59   1128s] Total number of active setup views is 1.
[08/31 23:53:59   1128s] Active setup views:
[08/31 23:53:59   1128s]     default
[08/31 23:54:01   1131s] Iteration  4: Total net bbox = 6.427e+04 (2.92e+04 3.51e+04)
[08/31 23:54:01   1131s]               Est.  stn bbox = 8.332e+04 (3.85e+04 4.48e+04)
[08/31 23:54:01   1131s]               cpu = 0:00:03.2 real = 0:00:02.0 mem = 1817.0M
[08/31 23:54:03   1136s] Iteration  5: Total net bbox = 9.545e+04 (5.74e+04 3.80e+04)
[08/31 23:54:03   1136s]               Est.  stn bbox = 1.276e+05 (7.71e+04 5.05e+04)
[08/31 23:54:03   1136s]               cpu = 0:00:05.0 real = 0:00:02.0 mem = 1817.0M
[08/31 23:54:07   1142s] Iteration  6: Total net bbox = 1.085e+05 (5.93e+04 4.92e+04)
[08/31 23:54:07   1142s]               Est.  stn bbox = 1.485e+05 (8.24e+04 6.60e+04)
[08/31 23:54:07   1142s]               cpu = 0:00:06.0 real = 0:00:04.0 mem = 1849.0M
[08/31 23:54:07   1142s] Starting Early Global Route rough congestion estimation: mem = 1752.9M
[08/31 23:54:07   1142s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:54:07   1142s] (I)       Reading DB...
[08/31 23:54:07   1142s] (I)       before initializing RouteDB syMemory usage = 1755.9 MB
[08/31 23:54:07   1142s] (I)       congestionReportName   : 
[08/31 23:54:07   1142s] (I)       layerRangeFor2DCongestion : 
[08/31 23:54:07   1142s] (I)       buildTerm2TermWires    : 1
[08/31 23:54:07   1142s] (I)       doTrackAssignment      : 1
[08/31 23:54:07   1142s] (I)       dumpBookshelfFiles     : 0
[08/31 23:54:07   1142s] (I)       numThreads             : 6
[08/31 23:54:07   1142s] (I)       bufferingAwareRouting  : false
[08/31 23:54:07   1142s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:54:07   1142s] (I)       honorPin               : false
[08/31 23:54:07   1142s] (I)       honorPinGuide          : true
[08/31 23:54:07   1142s] (I)       honorPartition         : false
[08/31 23:54:07   1142s] (I)       allowPartitionCrossover: false
[08/31 23:54:07   1142s] (I)       honorSingleEntry       : true
[08/31 23:54:07   1142s] (I)       honorSingleEntryStrong : true
[08/31 23:54:07   1142s] (I)       handleViaSpacingRule   : false
[08/31 23:54:07   1142s] (I)       handleEolSpacingRule   : false
[08/31 23:54:07   1142s] (I)       PDConstraint           : none
[08/31 23:54:07   1142s] (I)       expBetterNDRHandling   : false
[08/31 23:54:07   1142s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:54:07   1142s] (I)       routingEffortLevel     : 3
[08/31 23:54:07   1142s] (I)       effortLevel            : standard
[08/31 23:54:07   1142s] [NR-eGR] minRouteLayer          : 2
[08/31 23:54:07   1142s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:54:07   1142s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:54:07   1142s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:54:07   1142s] (I)       numRowsPerGCell        : 17
[08/31 23:54:07   1142s] (I)       speedUpLargeDesign     : 0
[08/31 23:54:07   1142s] (I)       multiThreadingTA       : 1
[08/31 23:54:07   1142s] (I)       blkAwareLayerSwitching : 1
[08/31 23:54:07   1142s] (I)       optimizationMode       : false
[08/31 23:54:07   1142s] (I)       routeSecondPG          : false
[08/31 23:54:07   1142s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:54:07   1142s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:54:07   1142s] (I)       punchThroughDistance   : 500.00
[08/31 23:54:07   1142s] (I)       scenicBound            : 1.15
[08/31 23:54:07   1142s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:54:07   1142s] (I)       source-to-sink ratio   : 0.00
[08/31 23:54:07   1142s] (I)       targetCongestionRatioH : 1.00
[08/31 23:54:07   1142s] (I)       targetCongestionRatioV : 1.00
[08/31 23:54:07   1142s] (I)       layerCongestionRatio   : 0.70
[08/31 23:54:07   1142s] (I)       m1CongestionRatio      : 0.10
[08/31 23:54:07   1142s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:54:07   1142s] (I)       localRouteEffort       : 1.00
[08/31 23:54:07   1142s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:54:07   1142s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:54:07   1142s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:54:07   1142s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:54:07   1142s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:54:07   1142s] (I)       routeVias              : 
[08/31 23:54:07   1142s] (I)       readTROption           : true
[08/31 23:54:07   1142s] (I)       extraSpacingFactor     : 1.00
[08/31 23:54:07   1142s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:54:07   1142s] (I)       routeSelectedNetsOnly  : false
[08/31 23:54:07   1142s] (I)       clkNetUseMaxDemand     : false
[08/31 23:54:07   1142s] (I)       extraDemandForClocks   : 0
[08/31 23:54:07   1142s] (I)       steinerRemoveLayers    : false
[08/31 23:54:07   1142s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:54:07   1142s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:54:07   1142s] (I)       similarTopologyRoutingFast : false
[08/31 23:54:07   1142s] (I)       spanningTreeRefinement : false
[08/31 23:54:07   1142s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:54:07   1142s] (I)       starting read tracks
[08/31 23:54:07   1142s] (I)       build grid graph
[08/31 23:54:07   1142s] (I)       build grid graph start
[08/31 23:54:07   1142s] [NR-eGR] Layer1 has no routable track
[08/31 23:54:07   1142s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:54:07   1142s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:54:07   1142s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:54:07   1142s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:54:07   1142s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:54:07   1142s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:54:07   1142s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:54:07   1142s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:54:07   1142s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:54:07   1142s] (I)       build grid graph end
[08/31 23:54:07   1142s] (I)       numViaLayers=10
[08/31 23:54:07   1142s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:54:07   1142s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:54:07   1142s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:54:07   1142s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:54:07   1142s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:54:07   1142s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:54:07   1142s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:54:07   1142s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:54:07   1142s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:54:07   1142s] (I)       end build via table
[08/31 23:54:07   1142s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=9282 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:54:07   1142s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:54:07   1142s] (I)       readDataFromPlaceDB
[08/31 23:54:07   1142s] (I)       Read net information..
[08/31 23:54:07   1142s] [NR-eGR] Read numTotalNets=9489  numIgnoredNets=0
[08/31 23:54:07   1142s] (I)       Read testcase time = 0.010 seconds
[08/31 23:54:07   1142s] 
[08/31 23:54:07   1142s] (I)       read default dcut vias
[08/31 23:54:07   1142s] (I)       Reading via via1_7 for layer: 0 
[08/31 23:54:07   1142s] (I)       Reading via via2_5 for layer: 1 
[08/31 23:54:07   1142s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:54:07   1142s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:54:07   1142s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:54:07   1142s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:54:07   1142s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:54:07   1142s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:54:07   1142s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:54:07   1142s] (I)       build grid graph start
[08/31 23:54:07   1142s] (I)       build grid graph end
[08/31 23:54:07   1142s] (I)       Model blockage into capacity
[08/31 23:54:07   1142s] (I)       Read numBlocks=9282  numPreroutedWires=0  numCapScreens=0
[08/31 23:54:07   1142s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:54:07   1142s] (I)       blocked area on Layer2 : 1390536000  (0.24%)
[08/31 23:54:07   1142s] (I)       blocked area on Layer3 : 1686585600  (0.29%)
[08/31 23:54:07   1142s] (I)       blocked area on Layer4 : 2345328000  (0.40%)
[08/31 23:54:07   1142s] (I)       blocked area on Layer5 : 2722118400  (0.46%)
[08/31 23:54:07   1142s] (I)       blocked area on Layer6 : 2944689600  (0.50%)
[08/31 23:54:07   1142s] (I)       blocked area on Layer7 : 10936320000  (1.86%)
[08/31 23:54:07   1142s] (I)       blocked area on Layer8 : 11961600000  (2.04%)
[08/31 23:54:07   1142s] (I)       blocked area on Layer9 : 54796800000  (9.32%)
[08/31 23:54:07   1142s] (I)       blocked area on Layer10 : 213340160000  (36.30%)
[08/31 23:54:07   1142s] (I)       Modeling time = 0.000 seconds
[08/31 23:54:07   1142s] 
[08/31 23:54:07   1142s] (I)       Number of ignored nets = 0
[08/31 23:54:07   1142s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:54:07   1142s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:54:07   1142s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:54:07   1142s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:54:07   1142s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:54:07   1142s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:54:07   1142s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:54:07   1142s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:54:07   1142s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:54:07   1142s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1755.9 MB
[08/31 23:54:07   1142s] (I)       Ndr track 0 does not exist
[08/31 23:54:07   1142s] (I)       Layer1  viaCost=200.00
[08/31 23:54:07   1142s] (I)       Layer2  viaCost=200.00
[08/31 23:54:07   1142s] (I)       Layer3  viaCost=100.00
[08/31 23:54:07   1142s] (I)       Layer4  viaCost=100.00
[08/31 23:54:07   1142s] (I)       Layer5  viaCost=100.00
[08/31 23:54:07   1142s] (I)       Layer6  viaCost=100.00
[08/31 23:54:07   1142s] (I)       Layer7  viaCost=100.00
[08/31 23:54:07   1142s] (I)       Layer8  viaCost=100.00
[08/31 23:54:07   1142s] (I)       Layer9  viaCost=100.00
[08/31 23:54:07   1142s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:54:07   1142s] (I)       routing area        :  (0, 0) - (768360, 764960)
[08/31 23:54:07   1142s] (I)       core area           :  (10260, 10080) - (758100, 754880)
[08/31 23:54:07   1142s] (I)       Site Width          :   380  (dbu)
[08/31 23:54:07   1142s] (I)       Row Height          :  2800  (dbu)
[08/31 23:54:07   1142s] (I)       GCell Width         : 47600  (dbu)
[08/31 23:54:07   1142s] (I)       GCell Height        : 47600  (dbu)
[08/31 23:54:07   1142s] (I)       grid                :    17    17    10
[08/31 23:54:07   1142s] (I)       vertical capacity   :     0 47600     0 47600     0 47600     0 47600     0 47600
[08/31 23:54:07   1142s] (I)       horizontal capacity :     0     0 47600     0 47600     0 47600     0 47600     0
[08/31 23:54:07   1142s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:54:07   1142s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:54:07   1142s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:54:07   1142s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:54:07   1142s] (I)       Num tracks per GCell: 176.30 125.26 170.00 85.00 85.00 85.00 28.33 28.33 14.88 14.17
[08/31 23:54:07   1142s] (I)       Total num of tracks :     0  2022  2732  1372  1365  1372   455   456   238   228
[08/31 23:54:07   1142s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:54:07   1142s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:54:07   1142s] (I)       --------------------------------------------------------
[08/31 23:54:07   1142s] 
[08/31 23:54:07   1142s] [NR-eGR] ============ Routing rule table ============
[08/31 23:54:07   1142s] [NR-eGR] Rule id 0. Nets 9489 
[08/31 23:54:07   1142s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:54:07   1142s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:54:07   1142s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:54:07   1142s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:54:07   1142s] [NR-eGR] ========================================
[08/31 23:54:07   1142s] [NR-eGR] 
[08/31 23:54:07   1142s] (I)       After initializing earlyGlobalRoute syMemory usage = 1755.9 MB
[08/31 23:54:07   1142s] (I)       Loading and dumping file time : 0.12 seconds
[08/31 23:54:07   1142s] (I)       ============= Initialization =============
[08/31 23:54:07   1142s] (I)       numLocalWires=50148  numGlobalNetBranches=14877  numLocalNetBranches=10275
[08/31 23:54:07   1142s] (I)       totalPins=38866  totalGlobalPin=6820 (17.55%)
[08/31 23:54:07   1142s] (I)       total 2D Cap : 172065 = (80770 H, 91295 V)
[08/31 23:54:07   1142s] (I)       ============  Phase 1a Route ============
[08/31 23:54:07   1142s] (I)       Phase 1a runs 0.00 seconds
[08/31 23:54:07   1142s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[08/31 23:54:07   1142s] (I)       Usage: 5135 = (2590 H, 2545 V) = (3.21% H, 2.79% V) = (6.164e+04um H, 6.057e+04um V)
[08/31 23:54:07   1142s] (I)       
[08/31 23:54:07   1142s] (I)       ============  Phase 1b Route ============
[08/31 23:54:07   1142s] (I)       Usage: 5135 = (2590 H, 2545 V) = (3.21% H, 2.79% V) = (6.164e+04um H, 6.057e+04um V)
[08/31 23:54:07   1142s] (I)       
[08/31 23:54:07   1142s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[08/31 23:54:07   1142s] 
[08/31 23:54:07   1142s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:54:07   1142s] Finished Early Global Route rough congestion estimation: mem = 1755.9M
[08/31 23:54:07   1142s] earlyGlobalRoute rough estimation gcell size 17 row height
[08/31 23:54:07   1142s] Congestion driven padding in post-place stage.
[08/31 23:54:07   1142s] Congestion driven padding increases utilization from 0.298 to 0.297
[08/31 23:54:07   1142s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1755.9M
[08/31 23:54:07   1143s] Global placement CDP skipped at cutLevel 7.
[08/31 23:54:07   1143s] Iteration  7: Total net bbox = 1.104e+05 (6.10e+04 4.95e+04)
[08/31 23:54:07   1143s]               Est.  stn bbox = 1.505e+05 (8.42e+04 6.63e+04)
[08/31 23:54:07   1143s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1755.9M
[08/31 23:54:11   1148s] nrCritNet: 0.00% ( 0 / 9489 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[08/31 23:54:16   1154s] nrCritNet: 0.00% ( 0 / 9489 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[08/31 23:54:16   1154s] Iteration  8: Total net bbox = 1.104e+05 (6.10e+04 4.95e+04)
[08/31 23:54:16   1154s]               Est.  stn bbox = 1.505e+05 (8.42e+04 6.63e+04)
[08/31 23:54:16   1154s]               cpu = 0:00:11.2 real = 0:00:09.0 mem = 1723.9M
[08/31 23:54:19   1159s] Starting Early Global Route rough congestion estimation: mem = 1755.9M
[08/31 23:54:19   1159s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:54:19   1159s] (I)       Reading DB...
[08/31 23:54:19   1159s] (I)       before initializing RouteDB syMemory usage = 1755.9 MB
[08/31 23:54:19   1159s] (I)       congestionReportName   : 
[08/31 23:54:19   1159s] (I)       layerRangeFor2DCongestion : 
[08/31 23:54:19   1159s] (I)       buildTerm2TermWires    : 1
[08/31 23:54:19   1159s] (I)       doTrackAssignment      : 1
[08/31 23:54:19   1159s] (I)       dumpBookshelfFiles     : 0
[08/31 23:54:19   1159s] (I)       numThreads             : 6
[08/31 23:54:19   1159s] (I)       bufferingAwareRouting  : false
[08/31 23:54:19   1159s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:54:19   1159s] (I)       honorPin               : false
[08/31 23:54:19   1159s] (I)       honorPinGuide          : true
[08/31 23:54:19   1159s] (I)       honorPartition         : false
[08/31 23:54:19   1159s] (I)       allowPartitionCrossover: false
[08/31 23:54:19   1159s] (I)       honorSingleEntry       : true
[08/31 23:54:19   1159s] (I)       honorSingleEntryStrong : true
[08/31 23:54:19   1159s] (I)       handleViaSpacingRule   : false
[08/31 23:54:19   1159s] (I)       handleEolSpacingRule   : false
[08/31 23:54:19   1159s] (I)       PDConstraint           : none
[08/31 23:54:19   1159s] (I)       expBetterNDRHandling   : false
[08/31 23:54:19   1159s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:54:19   1159s] (I)       routingEffortLevel     : 3
[08/31 23:54:19   1159s] (I)       effortLevel            : standard
[08/31 23:54:19   1159s] [NR-eGR] minRouteLayer          : 2
[08/31 23:54:19   1159s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:54:19   1159s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:54:19   1159s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:54:19   1159s] (I)       numRowsPerGCell        : 9
[08/31 23:54:19   1159s] (I)       speedUpLargeDesign     : 0
[08/31 23:54:19   1159s] (I)       multiThreadingTA       : 1
[08/31 23:54:19   1159s] (I)       blkAwareLayerSwitching : 1
[08/31 23:54:19   1159s] (I)       optimizationMode       : false
[08/31 23:54:19   1159s] (I)       routeSecondPG          : false
[08/31 23:54:19   1159s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:54:19   1159s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:54:19   1159s] (I)       punchThroughDistance   : 500.00
[08/31 23:54:19   1159s] (I)       scenicBound            : 1.15
[08/31 23:54:19   1159s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:54:19   1159s] (I)       source-to-sink ratio   : 0.00
[08/31 23:54:19   1159s] (I)       targetCongestionRatioH : 1.00
[08/31 23:54:19   1159s] (I)       targetCongestionRatioV : 1.00
[08/31 23:54:19   1159s] (I)       layerCongestionRatio   : 0.70
[08/31 23:54:19   1159s] (I)       m1CongestionRatio      : 0.10
[08/31 23:54:19   1159s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:54:19   1159s] (I)       localRouteEffort       : 1.00
[08/31 23:54:19   1159s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:54:19   1159s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:54:19   1159s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:54:19   1159s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:54:19   1159s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:54:19   1159s] (I)       routeVias              : 
[08/31 23:54:19   1159s] (I)       readTROption           : true
[08/31 23:54:19   1159s] (I)       extraSpacingFactor     : 1.00
[08/31 23:54:19   1159s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:54:19   1159s] (I)       routeSelectedNetsOnly  : false
[08/31 23:54:19   1159s] (I)       clkNetUseMaxDemand     : false
[08/31 23:54:19   1159s] (I)       extraDemandForClocks   : 0
[08/31 23:54:19   1159s] (I)       steinerRemoveLayers    : false
[08/31 23:54:19   1159s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:54:19   1159s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:54:19   1159s] (I)       similarTopologyRoutingFast : false
[08/31 23:54:19   1159s] (I)       spanningTreeRefinement : false
[08/31 23:54:19   1159s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:54:19   1159s] (I)       starting read tracks
[08/31 23:54:19   1159s] (I)       build grid graph
[08/31 23:54:19   1159s] (I)       build grid graph start
[08/31 23:54:19   1159s] [NR-eGR] Layer1 has no routable track
[08/31 23:54:19   1159s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:54:19   1159s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:54:19   1159s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:54:19   1159s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:54:19   1159s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:54:19   1159s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:54:19   1159s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:54:19   1159s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:54:19   1159s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:54:19   1159s] (I)       build grid graph end
[08/31 23:54:19   1159s] (I)       numViaLayers=10
[08/31 23:54:19   1159s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:54:19   1159s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:54:19   1159s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:54:19   1159s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:54:19   1159s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:54:19   1159s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:54:19   1159s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:54:19   1159s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:54:19   1159s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:54:19   1159s] (I)       end build via table
[08/31 23:54:19   1159s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=9282 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:54:19   1159s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:54:19   1159s] (I)       readDataFromPlaceDB
[08/31 23:54:19   1159s] (I)       Read net information..
[08/31 23:54:19   1159s] [NR-eGR] Read numTotalNets=9489  numIgnoredNets=0
[08/31 23:54:19   1159s] (I)       Read testcase time = 0.010 seconds
[08/31 23:54:19   1159s] 
[08/31 23:54:19   1159s] (I)       read default dcut vias
[08/31 23:54:19   1159s] (I)       Reading via via1_7 for layer: 0 
[08/31 23:54:19   1159s] (I)       Reading via via2_5 for layer: 1 
[08/31 23:54:19   1159s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:54:19   1159s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:54:19   1159s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:54:19   1159s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:54:19   1159s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:54:19   1159s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:54:19   1159s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:54:19   1159s] (I)       build grid graph start
[08/31 23:54:19   1159s] (I)       build grid graph end
[08/31 23:54:19   1159s] (I)       Model blockage into capacity
[08/31 23:54:19   1159s] (I)       Read numBlocks=9282  numPreroutedWires=0  numCapScreens=0
[08/31 23:54:19   1159s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:54:19   1159s] (I)       blocked area on Layer2 : 1390536000  (0.24%)
[08/31 23:54:19   1159s] (I)       blocked area on Layer3 : 1686585600  (0.29%)
[08/31 23:54:19   1159s] (I)       blocked area on Layer4 : 2345328000  (0.40%)
[08/31 23:54:19   1159s] (I)       blocked area on Layer5 : 2722118400  (0.46%)
[08/31 23:54:19   1159s] (I)       blocked area on Layer6 : 2944689600  (0.50%)
[08/31 23:54:19   1159s] (I)       blocked area on Layer7 : 10936320000  (1.86%)
[08/31 23:54:19   1159s] (I)       blocked area on Layer8 : 11961600000  (2.04%)
[08/31 23:54:19   1159s] (I)       blocked area on Layer9 : 54796800000  (9.32%)
[08/31 23:54:19   1159s] (I)       blocked area on Layer10 : 213340160000  (36.30%)
[08/31 23:54:19   1159s] (I)       Modeling time = 0.010 seconds
[08/31 23:54:19   1159s] 
[08/31 23:54:19   1159s] (I)       Number of ignored nets = 0
[08/31 23:54:19   1159s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:54:19   1159s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:54:19   1159s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:54:19   1159s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:54:19   1159s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:54:19   1159s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:54:19   1159s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:54:19   1159s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:54:19   1159s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:54:19   1159s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1755.9 MB
[08/31 23:54:19   1159s] (I)       Ndr track 0 does not exist
[08/31 23:54:19   1159s] (I)       Layer1  viaCost=200.00
[08/31 23:54:19   1159s] (I)       Layer2  viaCost=200.00
[08/31 23:54:19   1159s] (I)       Layer3  viaCost=100.00
[08/31 23:54:19   1159s] (I)       Layer4  viaCost=100.00
[08/31 23:54:19   1159s] (I)       Layer5  viaCost=100.00
[08/31 23:54:19   1159s] (I)       Layer6  viaCost=100.00
[08/31 23:54:19   1159s] (I)       Layer7  viaCost=100.00
[08/31 23:54:19   1159s] (I)       Layer8  viaCost=100.00
[08/31 23:54:19   1159s] (I)       Layer9  viaCost=100.00
[08/31 23:54:19   1159s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:54:19   1159s] (I)       routing area        :  (0, 0) - (768360, 764960)
[08/31 23:54:19   1159s] (I)       core area           :  (10260, 10080) - (758100, 754880)
[08/31 23:54:19   1159s] (I)       Site Width          :   380  (dbu)
[08/31 23:54:19   1159s] (I)       Row Height          :  2800  (dbu)
[08/31 23:54:19   1159s] (I)       GCell Width         : 25200  (dbu)
[08/31 23:54:19   1159s] (I)       GCell Height        : 25200  (dbu)
[08/31 23:54:19   1159s] (I)       grid                :    31    31    10
[08/31 23:54:19   1159s] (I)       vertical capacity   :     0 25200     0 25200     0 25200     0 25200     0 25200
[08/31 23:54:19   1159s] (I)       horizontal capacity :     0     0 25200     0 25200     0 25200     0 25200     0
[08/31 23:54:19   1159s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:54:19   1159s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:54:19   1159s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:54:19   1159s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:54:19   1159s] (I)       Num tracks per GCell: 93.33 66.32 90.00 45.00 45.00 45.00 15.00 15.00  7.88  7.50
[08/31 23:54:19   1159s] (I)       Total num of tracks :     0  2022  2732  1372  1365  1372   455   456   238   228
[08/31 23:54:19   1159s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:54:19   1159s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:54:19   1159s] (I)       --------------------------------------------------------
[08/31 23:54:19   1159s] 
[08/31 23:54:19   1159s] [NR-eGR] ============ Routing rule table ============
[08/31 23:54:19   1159s] [NR-eGR] Rule id 0. Nets 9489 
[08/31 23:54:19   1159s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:54:19   1159s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:54:19   1159s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:54:19   1159s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:54:19   1159s] [NR-eGR] ========================================
[08/31 23:54:19   1159s] [NR-eGR] 
[08/31 23:54:19   1159s] (I)       After initializing earlyGlobalRoute syMemory usage = 1755.9 MB
[08/31 23:54:19   1159s] (I)       Loading and dumping file time : 0.11 seconds
[08/31 23:54:19   1159s] (I)       ============= Initialization =============
[08/31 23:54:19   1159s] (I)       numLocalWires=41789  numGlobalNetBranches=12947  numLocalNetBranches=7983
[08/31 23:54:19   1159s] (I)       totalPins=38866  totalGlobalPin=12248 (31.51%)
[08/31 23:54:19   1159s] (I)       total 2D Cap : 313705 = (147277 H, 166428 V)
[08/31 23:54:19   1159s] (I)       ============  Phase 1a Route ============
[08/31 23:54:19   1159s] (I)       Phase 1a runs 0.00 seconds
[08/31 23:54:19   1159s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[08/31 23:54:19   1159s] (I)       Usage: 11444 = (6086 H, 5358 V) = (4.13% H, 3.22% V) = (7.668e+04um H, 6.751e+04um V)
[08/31 23:54:19   1159s] (I)       
[08/31 23:54:19   1159s] (I)       ============  Phase 1b Route ============
[08/31 23:54:19   1159s] (I)       Usage: 11444 = (6086 H, 5358 V) = (4.13% H, 3.22% V) = (7.668e+04um H, 6.751e+04um V)
[08/31 23:54:19   1159s] (I)       
[08/31 23:54:19   1159s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[08/31 23:54:19   1159s] 
[08/31 23:54:19   1159s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:54:19   1159s] Finished Early Global Route rough congestion estimation: mem = 1755.9M
[08/31 23:54:19   1159s] earlyGlobalRoute rough estimation gcell size 9 row height
[08/31 23:54:19   1159s] Congestion driven padding in post-place stage.
[08/31 23:54:19   1159s] Congestion driven padding increases utilization from 0.297 to 0.297
[08/31 23:54:19   1159s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1755.9M
[08/31 23:54:19   1159s] Global placement CDP skipped at cutLevel 9.
[08/31 23:54:19   1159s] Iteration  9: Total net bbox = 1.136e+05 (6.22e+04 5.14e+04)
[08/31 23:54:19   1159s]               Est.  stn bbox = 1.567e+05 (8.69e+04 6.97e+04)
[08/31 23:54:19   1159s]               cpu = 0:00:05.2 real = 0:00:03.0 mem = 1755.9M
[08/31 23:54:23   1165s] nrCritNet: 0.00% ( 0 / 9489 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[08/31 23:54:28   1170s] nrCritNet: 0.00% ( 0 / 9489 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[08/31 23:54:28   1170s] Iteration 10: Total net bbox = 1.136e+05 (6.22e+04 5.14e+04)
[08/31 23:54:28   1170s]               Est.  stn bbox = 1.567e+05 (8.69e+04 6.97e+04)
[08/31 23:54:28   1170s]               cpu = 0:00:11.1 real = 0:00:09.0 mem = 1723.9M
[08/31 23:54:29   1173s] Starting Early Global Route rough congestion estimation: mem = 1755.9M
[08/31 23:54:29   1173s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:54:29   1173s] (I)       Reading DB...
[08/31 23:54:29   1173s] (I)       before initializing RouteDB syMemory usage = 1755.9 MB
[08/31 23:54:29   1173s] (I)       congestionReportName   : 
[08/31 23:54:29   1173s] (I)       layerRangeFor2DCongestion : 
[08/31 23:54:29   1173s] (I)       buildTerm2TermWires    : 1
[08/31 23:54:29   1173s] (I)       doTrackAssignment      : 1
[08/31 23:54:29   1173s] (I)       dumpBookshelfFiles     : 0
[08/31 23:54:29   1173s] (I)       numThreads             : 6
[08/31 23:54:29   1173s] (I)       bufferingAwareRouting  : false
[08/31 23:54:29   1173s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:54:29   1173s] (I)       honorPin               : false
[08/31 23:54:29   1173s] (I)       honorPinGuide          : true
[08/31 23:54:29   1173s] (I)       honorPartition         : false
[08/31 23:54:29   1173s] (I)       allowPartitionCrossover: false
[08/31 23:54:29   1173s] (I)       honorSingleEntry       : true
[08/31 23:54:29   1173s] (I)       honorSingleEntryStrong : true
[08/31 23:54:29   1173s] (I)       handleViaSpacingRule   : false
[08/31 23:54:29   1173s] (I)       handleEolSpacingRule   : false
[08/31 23:54:29   1173s] (I)       PDConstraint           : none
[08/31 23:54:29   1173s] (I)       expBetterNDRHandling   : false
[08/31 23:54:29   1173s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:54:29   1173s] (I)       routingEffortLevel     : 3
[08/31 23:54:29   1173s] (I)       effortLevel            : standard
[08/31 23:54:29   1173s] [NR-eGR] minRouteLayer          : 2
[08/31 23:54:29   1173s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:54:29   1173s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:54:29   1173s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:54:29   1173s] (I)       numRowsPerGCell        : 5
[08/31 23:54:29   1173s] (I)       speedUpLargeDesign     : 0
[08/31 23:54:29   1173s] (I)       multiThreadingTA       : 1
[08/31 23:54:29   1173s] (I)       blkAwareLayerSwitching : 1
[08/31 23:54:29   1173s] (I)       optimizationMode       : false
[08/31 23:54:29   1173s] (I)       routeSecondPG          : false
[08/31 23:54:29   1173s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:54:29   1173s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:54:29   1173s] (I)       punchThroughDistance   : 500.00
[08/31 23:54:29   1173s] (I)       scenicBound            : 1.15
[08/31 23:54:29   1173s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:54:29   1173s] (I)       source-to-sink ratio   : 0.00
[08/31 23:54:29   1173s] (I)       targetCongestionRatioH : 1.00
[08/31 23:54:29   1173s] (I)       targetCongestionRatioV : 1.00
[08/31 23:54:29   1173s] (I)       layerCongestionRatio   : 0.70
[08/31 23:54:29   1173s] (I)       m1CongestionRatio      : 0.10
[08/31 23:54:29   1173s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:54:29   1173s] (I)       localRouteEffort       : 1.00
[08/31 23:54:29   1173s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:54:29   1173s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:54:29   1173s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:54:29   1173s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:54:29   1173s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:54:29   1173s] (I)       routeVias              : 
[08/31 23:54:29   1173s] (I)       readTROption           : true
[08/31 23:54:29   1173s] (I)       extraSpacingFactor     : 1.00
[08/31 23:54:29   1173s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:54:29   1173s] (I)       routeSelectedNetsOnly  : false
[08/31 23:54:29   1173s] (I)       clkNetUseMaxDemand     : false
[08/31 23:54:29   1173s] (I)       extraDemandForClocks   : 0
[08/31 23:54:29   1173s] (I)       steinerRemoveLayers    : false
[08/31 23:54:29   1173s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:54:29   1173s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:54:29   1173s] (I)       similarTopologyRoutingFast : false
[08/31 23:54:29   1173s] (I)       spanningTreeRefinement : false
[08/31 23:54:29   1173s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:54:29   1173s] (I)       starting read tracks
[08/31 23:54:29   1173s] (I)       build grid graph
[08/31 23:54:29   1173s] (I)       build grid graph start
[08/31 23:54:29   1173s] [NR-eGR] Layer1 has no routable track
[08/31 23:54:29   1173s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:54:29   1173s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:54:29   1173s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:54:29   1173s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:54:29   1173s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:54:29   1173s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:54:29   1173s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:54:29   1173s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:54:29   1173s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:54:29   1173s] (I)       build grid graph end
[08/31 23:54:29   1173s] (I)       numViaLayers=10
[08/31 23:54:29   1173s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:54:29   1173s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:54:29   1173s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:54:29   1173s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:54:29   1173s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:54:29   1173s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:54:29   1173s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:54:29   1173s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:54:29   1173s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:54:29   1173s] (I)       end build via table
[08/31 23:54:29   1173s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=9282 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:54:29   1173s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:54:29   1173s] (I)       readDataFromPlaceDB
[08/31 23:54:29   1173s] (I)       Read net information..
[08/31 23:54:29   1173s] [NR-eGR] Read numTotalNets=9489  numIgnoredNets=0
[08/31 23:54:29   1173s] (I)       Read testcase time = 0.010 seconds
[08/31 23:54:29   1173s] 
[08/31 23:54:29   1173s] (I)       read default dcut vias
[08/31 23:54:29   1173s] (I)       Reading via via1_7 for layer: 0 
[08/31 23:54:29   1173s] (I)       Reading via via2_5 for layer: 1 
[08/31 23:54:29   1173s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:54:29   1173s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:54:29   1173s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:54:29   1173s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:54:29   1173s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:54:29   1173s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:54:29   1173s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:54:29   1173s] (I)       build grid graph start
[08/31 23:54:29   1173s] (I)       build grid graph end
[08/31 23:54:29   1173s] (I)       Model blockage into capacity
[08/31 23:54:29   1173s] (I)       Read numBlocks=9282  numPreroutedWires=0  numCapScreens=0
[08/31 23:54:29   1173s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:54:29   1173s] (I)       blocked area on Layer2 : 1390536000  (0.24%)
[08/31 23:54:29   1173s] (I)       blocked area on Layer3 : 1686585600  (0.29%)
[08/31 23:54:29   1173s] (I)       blocked area on Layer4 : 2345328000  (0.40%)
[08/31 23:54:29   1173s] (I)       blocked area on Layer5 : 2722118400  (0.46%)
[08/31 23:54:29   1173s] (I)       blocked area on Layer6 : 2944689600  (0.50%)
[08/31 23:54:29   1173s] (I)       blocked area on Layer7 : 10936320000  (1.86%)
[08/31 23:54:29   1173s] (I)       blocked area on Layer8 : 11961600000  (2.04%)
[08/31 23:54:29   1173s] (I)       blocked area on Layer9 : 54796800000  (9.32%)
[08/31 23:54:29   1173s] (I)       blocked area on Layer10 : 213340160000  (36.30%)
[08/31 23:54:29   1173s] (I)       Modeling time = 0.010 seconds
[08/31 23:54:29   1173s] 
[08/31 23:54:29   1173s] (I)       Number of ignored nets = 0
[08/31 23:54:29   1173s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:54:29   1173s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:54:29   1173s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:54:29   1173s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:54:29   1173s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:54:29   1173s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:54:29   1173s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:54:29   1173s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:54:29   1173s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:54:29   1173s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1755.9 MB
[08/31 23:54:29   1173s] (I)       Ndr track 0 does not exist
[08/31 23:54:29   1173s] (I)       Layer1  viaCost=200.00
[08/31 23:54:29   1173s] (I)       Layer2  viaCost=200.00
[08/31 23:54:29   1173s] (I)       Layer3  viaCost=100.00
[08/31 23:54:29   1173s] (I)       Layer4  viaCost=100.00
[08/31 23:54:29   1173s] (I)       Layer5  viaCost=100.00
[08/31 23:54:29   1173s] (I)       Layer6  viaCost=100.00
[08/31 23:54:29   1173s] (I)       Layer7  viaCost=100.00
[08/31 23:54:29   1173s] (I)       Layer8  viaCost=100.00
[08/31 23:54:29   1173s] (I)       Layer9  viaCost=100.00
[08/31 23:54:29   1173s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:54:29   1173s] (I)       routing area        :  (0, 0) - (768360, 764960)
[08/31 23:54:29   1173s] (I)       core area           :  (10260, 10080) - (758100, 754880)
[08/31 23:54:29   1173s] (I)       Site Width          :   380  (dbu)
[08/31 23:54:29   1173s] (I)       Row Height          :  2800  (dbu)
[08/31 23:54:29   1173s] (I)       GCell Width         : 14000  (dbu)
[08/31 23:54:29   1173s] (I)       GCell Height        : 14000  (dbu)
[08/31 23:54:29   1173s] (I)       grid                :    55    55    10
[08/31 23:54:29   1173s] (I)       vertical capacity   :     0 14000     0 14000     0 14000     0 14000     0 14000
[08/31 23:54:29   1173s] (I)       horizontal capacity :     0     0 14000     0 14000     0 14000     0 14000     0
[08/31 23:54:29   1173s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:54:29   1173s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:54:29   1173s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:54:29   1173s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:54:29   1173s] (I)       Num tracks per GCell: 51.85 36.84 50.00 25.00 25.00 25.00  8.33  8.33  4.38  4.17
[08/31 23:54:29   1173s] (I)       Total num of tracks :     0  2022  2732  1372  1365  1372   455   456   238   228
[08/31 23:54:29   1173s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:54:29   1173s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:54:29   1173s] (I)       --------------------------------------------------------
[08/31 23:54:29   1173s] 
[08/31 23:54:29   1173s] [NR-eGR] ============ Routing rule table ============
[08/31 23:54:29   1173s] [NR-eGR] Rule id 0. Nets 9489 
[08/31 23:54:29   1173s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:54:29   1173s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:54:29   1173s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:54:29   1173s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:54:29   1173s] [NR-eGR] ========================================
[08/31 23:54:29   1173s] [NR-eGR] 
[08/31 23:54:29   1173s] (I)       After initializing earlyGlobalRoute syMemory usage = 1755.9 MB
[08/31 23:54:29   1173s] (I)       Loading and dumping file time : 0.11 seconds
[08/31 23:54:29   1173s] (I)       ============= Initialization =============
[08/31 23:54:29   1173s] (I)       numLocalWires=31607  numGlobalNetBranches=10611  numLocalNetBranches=5211
[08/31 23:54:29   1173s] (I)       totalPins=38866  totalGlobalPin=18954 (48.77%)
[08/31 23:54:29   1173s] (I)       total 2D Cap : 556759 = (261533 H, 295226 V)
[08/31 23:54:29   1173s] (I)       ============  Phase 1a Route ============
[08/31 23:54:29   1173s] (I)       Phase 1a runs 0.00 seconds
[08/31 23:54:29   1173s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[08/31 23:54:29   1173s] (I)       Usage: 22097 = (11634 H, 10463 V) = (4.45% H, 3.54% V) = (8.144e+04um H, 7.324e+04um V)
[08/31 23:54:29   1173s] (I)       
[08/31 23:54:29   1173s] (I)       ============  Phase 1b Route ============
[08/31 23:54:29   1173s] (I)       Usage: 22097 = (11634 H, 10463 V) = (4.45% H, 3.54% V) = (8.144e+04um H, 7.324e+04um V)
[08/31 23:54:29   1173s] (I)       
[08/31 23:54:29   1173s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[08/31 23:54:29   1173s] 
[08/31 23:54:29   1173s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:54:29   1173s] Finished Early Global Route rough congestion estimation: mem = 1755.9M
[08/31 23:54:29   1173s] earlyGlobalRoute rough estimation gcell size 5 row height
[08/31 23:54:29   1173s] Congestion driven padding in post-place stage.
[08/31 23:54:29   1173s] Congestion driven padding increases utilization from 0.297 to 0.297
[08/31 23:54:29   1173s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1755.9M
[08/31 23:54:30   1173s] Global placement CDP skipped at cutLevel 11.
[08/31 23:54:30   1173s] Iteration 11: Total net bbox = 1.180e+05 (6.46e+04 5.34e+04)
[08/31 23:54:30   1173s]               Est.  stn bbox = 1.613e+05 (8.94e+04 7.19e+04)
[08/31 23:54:30   1173s]               cpu = 0:00:03.3 real = 0:00:02.0 mem = 1755.9M
[08/31 23:54:34   1179s] nrCritNet: 0.00% ( 0 / 9489 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[08/31 23:54:38   1184s] nrCritNet: 0.00% ( 0 / 9489 ) cutoffSlk: 214748364.7ps stdDelay: 10.1ps
[08/31 23:54:38   1184s] Iteration 12: Total net bbox = 1.180e+05 (6.46e+04 5.34e+04)
[08/31 23:54:38   1184s]               Est.  stn bbox = 1.613e+05 (8.94e+04 7.19e+04)
[08/31 23:54:38   1184s]               cpu = 0:00:10.8 real = 0:00:08.0 mem = 1723.9M
[08/31 23:54:44   1195s] Iteration 13: Total net bbox = 1.253e+05 (6.72e+04 5.81e+04)
[08/31 23:54:44   1195s]               Est.  stn bbox = 1.674e+05 (9.12e+04 7.62e+04)
[08/31 23:54:44   1195s]               cpu = 0:00:10.4 real = 0:00:06.0 mem = 1755.9M
[08/31 23:54:44   1195s] Iteration 14: Total net bbox = 1.253e+05 (6.72e+04 5.81e+04)
[08/31 23:54:44   1195s]               Est.  stn bbox = 1.674e+05 (9.12e+04 7.62e+04)
[08/31 23:54:44   1195s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1755.9M
[08/31 23:54:44   1195s] Iteration 15: Total net bbox = 1.253e+05 (6.72e+04 5.81e+04)
[08/31 23:54:44   1195s]               Est.  stn bbox = 1.674e+05 (9.12e+04 7.62e+04)
[08/31 23:54:44   1195s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1755.9M
[08/31 23:54:44   1195s] *** cost = 1.253e+05 (6.72e+04 5.81e+04) (cpu for global=0:01:11) real=0:00:47.0***
[08/31 23:54:44   1195s] Placement multithread real runtime: 0:00:47.0 with 6 threads.
[08/31 23:54:44   1195s] Info: 0 clock gating cells identified, 0 (on average) moved
[08/31 23:54:44   1195s] Solver runtime cpu: 0:00:32.9 real: 0:00:16.8
[08/31 23:54:44   1195s] Core Placement runtime cpu: 0:00:35.5 real: 0:00:20.0
[08/31 23:54:44   1195s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[08/31 23:54:44   1195s] Type 'man IMPSP-9025' for more detail.
[08/31 23:54:44   1195s] #spOpts: mergeVia=F 
[08/31 23:54:44   1195s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:54:44   1195s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:54:44   1195s] *** Starting refinePlace (0:19:55 mem=1755.9M) ***
[08/31 23:54:44   1195s] Total net bbox length = 1.253e+05 (6.720e+04 5.814e+04) (ext = 5.332e+03)
[08/31 23:54:44   1195s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:54:44   1195s] Starting refinePlace ...
[08/31 23:54:44   1195s] default core: bins with density >  0.75 = 0.412 % ( 3 / 729 )
[08/31 23:54:44   1195s] Density distribution unevenness ratio = 58.071%
[08/31 23:54:44   1196s]   Spread Effort: high, standalone mode, useDDP on.
[08/31 23:54:44   1196s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:00.0, mem=1755.9MB) @(0:19:55 - 0:19:56).
[08/31 23:54:44   1196s] Move report: preRPlace moves 10330 insts, mean move: 0.41 um, max move: 2.16 um
[08/31 23:54:44   1196s] 	Max move on inst (datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_5/Y_reg[17]): (146.36, 238.13) --> (147.82, 238.84)
[08/31 23:54:44   1196s] 	Length: 10 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DLH_X1
[08/31 23:54:44   1196s] wireLenOptFixPriorityInst 0 inst fixed
[08/31 23:54:44   1196s] tweakage running in 6 threads.
[08/31 23:54:44   1196s] Placement tweakage begins.
[08/31 23:54:44   1196s] wire length = 1.785e+05
[08/31 23:54:47   1199s] wire length = 1.730e+05
[08/31 23:54:47   1199s] Placement tweakage ends.
[08/31 23:54:47   1199s] Move report: tweak moves 1288 insts, mean move: 3.06 um, max move: 20.33 um
[08/31 23:54:47   1199s] 	Max move on inst (datapath_i/memory_stage_dp/U11): (37.43, 371.84) --> (57.76, 371.84)
[08/31 23:54:47   1199s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.5, real=0:00:03.0, mem=1755.9MB) @(0:19:56 - 0:20:00).
[08/31 23:54:48   1199s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:54:48   1199s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1755.9MB) @(0:20:00 - 0:20:00).
[08/31 23:54:48   1199s] Move report: Detail placement moves 10330 insts, mean move: 0.75 um, max move: 20.89 um
[08/31 23:54:48   1199s] 	Max move on inst (datapath_i/memory_stage_dp/U11): (37.45, 371.26) --> (57.76, 371.84)
[08/31 23:54:48   1199s] 	Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 1755.9MB
[08/31 23:54:48   1199s] Statistics of distance of Instance movement in refine placement:
[08/31 23:54:48   1199s]   maximum (X+Y) =        20.89 um
[08/31 23:54:48   1199s]   inst (datapath_i/memory_stage_dp/U11) with max move: (37.452, 371.261) -> (57.76, 371.84)
[08/31 23:54:48   1199s]   mean    (X+Y) =         0.75 um
[08/31 23:54:48   1199s] Total instances flipped for WireLenOpt: 740
[08/31 23:54:48   1199s] Summary Report:
[08/31 23:54:48   1199s] Instances move: 10330 (out of 10330 movable)
[08/31 23:54:48   1199s] Instances flipped: 0
[08/31 23:54:48   1199s] Mean displacement: 0.75 um
[08/31 23:54:48   1199s] Max displacement: 20.89 um (Instance: datapath_i/memory_stage_dp/U11) (37.452, 371.261) -> (57.76, 371.84)
[08/31 23:54:48   1199s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[08/31 23:54:48   1199s] Total instances moved : 10330
[08/31 23:54:48   1199s] Total net bbox length = 1.211e+05 (6.263e+04 5.847e+04) (ext = 5.248e+03)
[08/31 23:54:48   1199s] Runtime: CPU: 0:00:04.4 REAL: 0:00:04.0 MEM: 1755.9MB
[08/31 23:54:48   1199s] [CPU] RefinePlace/total (cpu=0:00:04.4, real=0:00:04.0, mem=1755.9MB) @(0:19:55 - 0:20:00).
[08/31 23:54:48   1199s] *** Finished refinePlace (0:20:00 mem=1755.9M) ***
[08/31 23:54:48   1199s] *** End of Placement (cpu=0:01:22, real=0:00:56.0, mem=1755.9M) ***
[08/31 23:54:48   1199s] #spOpts: mergeVia=F 
[08/31 23:54:48   1199s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:54:48   1199s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:54:48   1199s] default core: bins with density >  0.75 = 0.549 % ( 4 / 729 )
[08/31 23:54:48   1199s] Density distribution unevenness ratio = 58.051%
[08/31 23:54:48   1199s] *** Free Virtual Timing Model ...(mem=1755.9M)
[08/31 23:54:48   1200s] Starting congestion repair ...
[08/31 23:54:48   1200s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[08/31 23:54:48   1200s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:54:48   1200s] Starting Early Global Route congestion estimation: mem = 1733.5M
[08/31 23:54:48   1200s] (I)       Reading DB...
[08/31 23:54:48   1200s] (I)       before initializing RouteDB syMemory usage = 1733.5 MB
[08/31 23:54:48   1200s] (I)       congestionReportName   : 
[08/31 23:54:48   1200s] (I)       layerRangeFor2DCongestion : 
[08/31 23:54:48   1200s] (I)       buildTerm2TermWires    : 1
[08/31 23:54:48   1200s] (I)       doTrackAssignment      : 1
[08/31 23:54:48   1200s] (I)       dumpBookshelfFiles     : 0
[08/31 23:54:48   1200s] (I)       numThreads             : 6
[08/31 23:54:48   1200s] (I)       bufferingAwareRouting  : false
[08/31 23:54:48   1200s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:54:48   1200s] (I)       honorPin               : false
[08/31 23:54:48   1200s] (I)       honorPinGuide          : true
[08/31 23:54:48   1200s] (I)       honorPartition         : false
[08/31 23:54:48   1200s] (I)       allowPartitionCrossover: false
[08/31 23:54:48   1200s] (I)       honorSingleEntry       : true
[08/31 23:54:48   1200s] (I)       honorSingleEntryStrong : true
[08/31 23:54:48   1200s] (I)       handleViaSpacingRule   : false
[08/31 23:54:48   1200s] (I)       handleEolSpacingRule   : false
[08/31 23:54:48   1200s] (I)       PDConstraint           : none
[08/31 23:54:48   1200s] (I)       expBetterNDRHandling   : false
[08/31 23:54:48   1200s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:54:48   1200s] (I)       routingEffortLevel     : 3
[08/31 23:54:48   1200s] (I)       effortLevel            : standard
[08/31 23:54:48   1200s] [NR-eGR] minRouteLayer          : 2
[08/31 23:54:48   1200s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:54:48   1200s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:54:48   1200s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:54:48   1200s] (I)       numRowsPerGCell        : 1
[08/31 23:54:48   1200s] (I)       speedUpLargeDesign     : 0
[08/31 23:54:48   1200s] (I)       multiThreadingTA       : 1
[08/31 23:54:48   1200s] (I)       blkAwareLayerSwitching : 1
[08/31 23:54:48   1200s] (I)       optimizationMode       : false
[08/31 23:54:48   1200s] (I)       routeSecondPG          : false
[08/31 23:54:48   1200s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:54:48   1200s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:54:48   1200s] (I)       punchThroughDistance   : 500.00
[08/31 23:54:48   1200s] (I)       scenicBound            : 1.15
[08/31 23:54:48   1200s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:54:48   1200s] (I)       source-to-sink ratio   : 0.00
[08/31 23:54:48   1200s] (I)       targetCongestionRatioH : 1.00
[08/31 23:54:48   1200s] (I)       targetCongestionRatioV : 1.00
[08/31 23:54:48   1200s] (I)       layerCongestionRatio   : 0.70
[08/31 23:54:48   1200s] (I)       m1CongestionRatio      : 0.10
[08/31 23:54:48   1200s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:54:48   1200s] (I)       localRouteEffort       : 1.00
[08/31 23:54:48   1200s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:54:48   1200s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:54:48   1200s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:54:48   1200s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:54:48   1200s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:54:48   1200s] (I)       routeVias              : 
[08/31 23:54:48   1200s] (I)       readTROption           : true
[08/31 23:54:48   1200s] (I)       extraSpacingFactor     : 1.00
[08/31 23:54:48   1200s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:54:48   1200s] (I)       routeSelectedNetsOnly  : false
[08/31 23:54:48   1200s] (I)       clkNetUseMaxDemand     : false
[08/31 23:54:48   1200s] (I)       extraDemandForClocks   : 0
[08/31 23:54:48   1200s] (I)       steinerRemoveLayers    : false
[08/31 23:54:48   1200s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:54:48   1200s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:54:48   1200s] (I)       similarTopologyRoutingFast : false
[08/31 23:54:48   1200s] (I)       spanningTreeRefinement : false
[08/31 23:54:48   1200s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:54:48   1200s] (I)       starting read tracks
[08/31 23:54:48   1200s] (I)       build grid graph
[08/31 23:54:48   1200s] (I)       build grid graph start
[08/31 23:54:48   1200s] [NR-eGR] Layer1 has no routable track
[08/31 23:54:48   1200s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:54:48   1200s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:54:48   1200s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:54:48   1200s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:54:48   1200s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:54:48   1200s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:54:48   1200s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:54:48   1200s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:54:48   1200s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:54:48   1200s] (I)       build grid graph end
[08/31 23:54:48   1200s] (I)       numViaLayers=10
[08/31 23:54:48   1200s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:54:48   1200s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:54:48   1200s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:54:48   1200s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:54:48   1200s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:54:48   1200s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:54:48   1200s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:54:48   1200s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:54:48   1200s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:54:48   1200s] (I)       end build via table
[08/31 23:54:48   1200s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=9282 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:54:48   1200s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:54:48   1200s] (I)       readDataFromPlaceDB
[08/31 23:54:48   1200s] (I)       Read net information..
[08/31 23:54:48   1200s] [NR-eGR] Read numTotalNets=9489  numIgnoredNets=0
[08/31 23:54:48   1200s] (I)       Read testcase time = 0.010 seconds
[08/31 23:54:48   1200s] 
[08/31 23:54:48   1200s] (I)       read default dcut vias
[08/31 23:54:48   1200s] (I)       Reading via via1_7 for layer: 0 
[08/31 23:54:48   1200s] (I)       Reading via via2_5 for layer: 1 
[08/31 23:54:48   1200s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:54:48   1200s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:54:48   1200s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:54:48   1200s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:54:48   1200s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:54:48   1200s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:54:48   1200s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:54:48   1200s] (I)       build grid graph start
[08/31 23:54:48   1200s] (I)       build grid graph end
[08/31 23:54:48   1200s] (I)       Model blockage into capacity
[08/31 23:54:48   1200s] (I)       Read numBlocks=9282  numPreroutedWires=0  numCapScreens=0
[08/31 23:54:48   1200s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:54:48   1200s] (I)       blocked area on Layer2 : 1390536000  (0.24%)
[08/31 23:54:48   1200s] (I)       blocked area on Layer3 : 1686585600  (0.29%)
[08/31 23:54:48   1200s] (I)       blocked area on Layer4 : 2345328000  (0.40%)
[08/31 23:54:48   1200s] (I)       blocked area on Layer5 : 2722118400  (0.46%)
[08/31 23:54:48   1200s] (I)       blocked area on Layer6 : 2944689600  (0.50%)
[08/31 23:54:48   1200s] (I)       blocked area on Layer7 : 10936320000  (1.86%)
[08/31 23:54:48   1200s] (I)       blocked area on Layer8 : 11961600000  (2.04%)
[08/31 23:54:48   1200s] (I)       blocked area on Layer9 : 54796800000  (9.32%)
[08/31 23:54:48   1200s] (I)       blocked area on Layer10 : 213340160000  (36.30%)
[08/31 23:54:48   1200s] (I)       Modeling time = 0.050 seconds
[08/31 23:54:48   1200s] 
[08/31 23:54:48   1200s] (I)       Number of ignored nets = 0
[08/31 23:54:48   1200s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:54:48   1200s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:54:48   1200s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:54:48   1200s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:54:48   1200s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:54:48   1200s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:54:48   1200s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:54:48   1200s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:54:48   1200s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:54:48   1200s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1733.5 MB
[08/31 23:54:48   1200s] (I)       Ndr track 0 does not exist
[08/31 23:54:48   1200s] (I)       Layer1  viaCost=200.00
[08/31 23:54:48   1200s] (I)       Layer2  viaCost=200.00
[08/31 23:54:48   1200s] (I)       Layer3  viaCost=100.00
[08/31 23:54:48   1200s] (I)       Layer4  viaCost=100.00
[08/31 23:54:48   1200s] (I)       Layer5  viaCost=100.00
[08/31 23:54:48   1200s] (I)       Layer6  viaCost=100.00
[08/31 23:54:48   1200s] (I)       Layer7  viaCost=100.00
[08/31 23:54:48   1200s] (I)       Layer8  viaCost=100.00
[08/31 23:54:48   1200s] (I)       Layer9  viaCost=100.00
[08/31 23:54:48   1200s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:54:48   1200s] (I)       routing area        :  (0, 0) - (768360, 764960)
[08/31 23:54:48   1200s] (I)       core area           :  (10260, 10080) - (758100, 754880)
[08/31 23:54:48   1200s] (I)       Site Width          :   380  (dbu)
[08/31 23:54:48   1200s] (I)       Row Height          :  2800  (dbu)
[08/31 23:54:48   1200s] (I)       GCell Width         :  2800  (dbu)
[08/31 23:54:48   1200s] (I)       GCell Height        :  2800  (dbu)
[08/31 23:54:48   1200s] (I)       grid                :   274   273    10
[08/31 23:54:48   1200s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/31 23:54:48   1200s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/31 23:54:48   1200s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:54:48   1200s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:54:48   1200s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:54:48   1200s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:54:48   1200s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/31 23:54:48   1200s] (I)       Total num of tracks :     0  2022  2732  1372  1365  1372   455   456   238   228
[08/31 23:54:48   1200s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:54:48   1200s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:54:48   1200s] (I)       --------------------------------------------------------
[08/31 23:54:48   1200s] 
[08/31 23:54:48   1200s] [NR-eGR] ============ Routing rule table ============
[08/31 23:54:48   1200s] [NR-eGR] Rule id 0. Nets 9489 
[08/31 23:54:48   1200s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:54:48   1200s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:54:48   1200s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:54:48   1200s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:54:48   1200s] [NR-eGR] ========================================
[08/31 23:54:48   1200s] [NR-eGR] 
[08/31 23:54:48   1200s] (I)       After initializing earlyGlobalRoute syMemory usage = 1733.5 MB
[08/31 23:54:48   1200s] (I)       Loading and dumping file time : 0.18 seconds
[08/31 23:54:48   1200s] (I)       ============= Initialization =============
[08/31 23:54:48   1200s] (I)       totalPins=38866  totalGlobalPin=38711 (99.60%)
[08/31 23:54:48   1200s] (I)       total 2D Cap : 2769597 = (1305030 H, 1464567 V)
[08/31 23:54:48   1200s] [NR-eGR] Layer group 1: route 9489 net(s) in layer range [2, 10]
[08/31 23:54:48   1200s] (I)       ============  Phase 1a Route ============
[08/31 23:54:48   1200s] (I)       Phase 1a runs 0.05 seconds
[08/31 23:54:48   1200s] (I)       Usage: 119075 = (60111 H, 58964 V) = (4.61% H, 4.03% V) = (8.416e+04um H, 8.255e+04um V)
[08/31 23:54:48   1200s] (I)       
[08/31 23:54:48   1200s] (I)       ============  Phase 1b Route ============
[08/31 23:54:48   1200s] (I)       Usage: 119075 = (60111 H, 58964 V) = (4.61% H, 4.03% V) = (8.416e+04um H, 8.255e+04um V)
[08/31 23:54:48   1200s] (I)       
[08/31 23:54:48   1200s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.667050e+05um
[08/31 23:54:48   1200s] (I)       ============  Phase 1c Route ============
[08/31 23:54:48   1200s] (I)       Usage: 119075 = (60111 H, 58964 V) = (4.61% H, 4.03% V) = (8.416e+04um H, 8.255e+04um V)
[08/31 23:54:48   1200s] (I)       
[08/31 23:54:48   1200s] (I)       ============  Phase 1d Route ============
[08/31 23:54:48   1200s] (I)       Usage: 119075 = (60111 H, 58964 V) = (4.61% H, 4.03% V) = (8.416e+04um H, 8.255e+04um V)
[08/31 23:54:48   1200s] (I)       
[08/31 23:54:48   1200s] (I)       ============  Phase 1e Route ============
[08/31 23:54:48   1200s] (I)       Phase 1e runs 0.00 seconds
[08/31 23:54:48   1200s] (I)       Usage: 119075 = (60111 H, 58964 V) = (4.61% H, 4.03% V) = (8.416e+04um H, 8.255e+04um V)
[08/31 23:54:48   1200s] (I)       
[08/31 23:54:48   1200s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.667050e+05um
[08/31 23:54:48   1200s] [NR-eGR] 
[08/31 23:54:48   1200s] (I)       ============  Phase 1l Route ============
[08/31 23:54:48   1200s] (I)       Phase 1l runs 0.14 seconds
[08/31 23:54:48   1200s] (I)       
[08/31 23:54:48   1200s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[08/31 23:54:48   1200s] [NR-eGR]                OverCon            
[08/31 23:54:48   1200s] [NR-eGR]                 #Gcell     %Gcell
[08/31 23:54:48   1200s] [NR-eGR] Layer              (1)    OverCon 
[08/31 23:54:48   1200s] [NR-eGR] ------------------------------------
[08/31 23:54:48   1200s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[08/31 23:54:48   1200s] [NR-eGR] Layer2       1( 0.00%)   ( 0.00%) 
[08/31 23:54:48   1200s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[08/31 23:54:48   1200s] [NR-eGR] Layer4       1( 0.00%)   ( 0.00%) 
[08/31 23:54:48   1200s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[08/31 23:54:48   1200s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[08/31 23:54:48   1200s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[08/31 23:54:48   1200s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[08/31 23:54:48   1200s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[08/31 23:54:48   1200s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[08/31 23:54:48   1200s] [NR-eGR] ------------------------------------
[08/31 23:54:48   1200s] [NR-eGR] Total        2( 0.00%)   ( 0.00%) 
[08/31 23:54:48   1200s] [NR-eGR] 
[08/31 23:54:48   1200s] (I)       Total Global Routing Runtime: 0.36 seconds
[08/31 23:54:48   1200s] (I)       total 2D Cap : 2771167 = (1305723 H, 1465444 V)
[08/31 23:54:48   1200s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:54:48   1200s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/31 23:54:48   1200s] Early Global Route congestion estimation runtime: 0.56 seconds, mem = 1733.5M
[08/31 23:54:48   1200s] [hotspot] +------------+---------------+---------------+
[08/31 23:54:48   1200s] [hotspot] |            |   max hotspot | total hotspot |
[08/31 23:54:48   1200s] [hotspot] +------------+---------------+---------------+
[08/31 23:54:48   1200s] [hotspot] | normalized |          0.00 |          0.00 |
[08/31 23:54:48   1200s] [hotspot] +------------+---------------+---------------+
[08/31 23:54:48   1200s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/31 23:54:48   1200s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/31 23:54:48   1200s] Skipped repairing congestion.
[08/31 23:54:48   1200s] Starting Early Global Route wiring: mem = 1733.5M
[08/31 23:54:48   1200s] (I)       ============= track Assignment ============
[08/31 23:54:48   1200s] (I)       extract Global 3D Wires
[08/31 23:54:48   1200s] (I)       Extract Global WL : time=0.01
[08/31 23:54:48   1200s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[08/31 23:54:48   1200s] (I)       Initialization real time=0.00 seconds
[08/31 23:54:48   1200s] (I)       Run Multi-thread track assignment
[08/31 23:54:49   1201s] (I)       merging nets...
[08/31 23:54:49   1201s] (I)       merging nets done
[08/31 23:54:49   1201s] (I)       Kernel real time=0.15 seconds
[08/31 23:54:49   1201s] (I)       End Greedy Track Assignment
[08/31 23:54:49   1201s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:54:49   1201s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 38802
[08/31 23:54:49   1201s] [NR-eGR] Layer2(metal2)(V) length: 4.332696e+04um, number of vias: 51246
[08/31 23:54:49   1201s] [NR-eGR] Layer3(metal3)(H) length: 7.927023e+04um, number of vias: 18952
[08/31 23:54:49   1201s] [NR-eGR] Layer4(metal4)(V) length: 3.435743e+04um, number of vias: 1198
[08/31 23:54:49   1201s] [NR-eGR] Layer5(metal5)(H) length: 6.873470e+03um, number of vias: 1003
[08/31 23:54:49   1201s] [NR-eGR] Layer6(metal6)(V) length: 1.063799e+04um, number of vias: 22
[08/31 23:54:49   1201s] [NR-eGR] Layer7(metal7)(H) length: 3.111645e+02um, number of vias: 8
[08/31 23:54:49   1201s] [NR-eGR] Layer8(metal8)(V) length: 2.469600e+02um, number of vias: 0
[08/31 23:54:49   1201s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[08/31 23:54:49   1201s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[08/31 23:54:49   1201s] [NR-eGR] Total length: 1.750242e+05um, number of vias: 111231
[08/31 23:54:49   1201s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:54:49   1201s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[08/31 23:54:49   1201s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:54:49   1201s] Early Global Route wiring runtime: 0.56 seconds, mem = 1701.9M
[08/31 23:54:49   1201s] End of congRepair (cpu=0:00:01.2, real=0:00:01.0)
[08/31 23:54:49   1201s] *** Finishing placeDesign default flow ***
[08/31 23:54:49   1201s] **placeDesign ... cpu = 0: 1:26, real = 0: 1: 0, mem = 1701.9M **
[08/31 23:54:49   1201s] 
[08/31 23:54:49   1201s] *** Summary of all messages that are not suppressed in this session:
[08/31 23:54:49   1201s] Severity  ID               Count  Summary                                  
[08/31 23:54:49   1201s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[08/31 23:54:49   1201s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[08/31 23:54:49   1201s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[08/31 23:54:49   1201s] *** Message Summary: 3 warning(s), 0 error(s)
[08/31 23:54:49   1201s] 
[08/31 23:54:49   1201s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[08/31 23:54:49   1201s] <CMD> optDesign -postCTS
[08/31 23:54:49   1201s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/31 23:54:49   1201s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:54:49   1201s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:54:50   1202s] #spOpts: mergeVia=F 
[08/31 23:54:50   1202s] GigaOpt running with 6 threads.
[08/31 23:54:50   1202s] Info: 6 threads available for lower-level modules during optimization.
[08/31 23:54:50   1202s] #spOpts: mergeVia=F 
[08/31 23:54:50   1202s] Initializing multi-corner capacitance tables ... 
[08/31 23:54:50   1202s] Initializing multi-corner resistance tables ...
[08/31 23:54:50   1202s] 
[08/31 23:54:50   1202s] Creating Lib Analyzer ...
[08/31 23:54:50   1202s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:54:50   1202s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:54:50   1202s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:54:50   1202s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:54:50   1202s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:54:50   1202s] 
[08/31 23:54:51   1203s] Creating Lib Analyzer, finished. 
[08/31 23:54:51   1203s] Effort level <high> specified for reg2reg path_group
[08/31 23:54:51   1203s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1209.7M, totSessionCpu=0:20:04 **
[08/31 23:54:51   1203s] setExtractRCMode -engine preRoute
[08/31 23:54:51   1203s] *** optDesign -postCTS ***
[08/31 23:54:51   1203s] DRC Margin: user margin 0.0; extra margin 0.2
[08/31 23:54:51   1203s] Hold Target Slack: user slack 0
[08/31 23:54:51   1203s] Setup Target Slack: user slack 0; extra slack 0.1
[08/31 23:54:51   1203s] setUsefulSkewMode -ecoRoute false
[08/31 23:54:51   1203s] Multi-VT timing optimization disabled based on library information.
[08/31 23:54:51   1203s] Deleting Cell Server ...
[08/31 23:54:51   1203s] Deleting Lib Analyzer.
[08/31 23:54:51   1203s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:54:51   1203s] Summary for sequential cells identification: 
[08/31 23:54:51   1203s]   Identified SBFF number: 16
[08/31 23:54:51   1203s]   Identified MBFF number: 0
[08/31 23:54:51   1203s]   Identified SB Latch number: 0
[08/31 23:54:51   1203s]   Identified MB Latch number: 0
[08/31 23:54:51   1203s]   Not identified SBFF number: 0
[08/31 23:54:51   1203s]   Not identified MBFF number: 0
[08/31 23:54:51   1203s]   Not identified SB Latch number: 0
[08/31 23:54:51   1203s]   Not identified MB Latch number: 0
[08/31 23:54:51   1203s]   Number of sequential cells which are not FFs: 13
[08/31 23:54:51   1203s] Creating Cell Server, finished. 
[08/31 23:54:51   1203s] 
[08/31 23:54:51   1203s] 
[08/31 23:54:51   1203s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:54:51   1203s]   
[08/31 23:54:51   1203s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:54:51   1203s]   Deleting Cell Server ...
[08/31 23:54:51   1203s] Start to check current routing status for nets...
[08/31 23:54:51   1203s] All nets are already routed correctly.
[08/31 23:54:51   1203s] End to check current routing status for nets (mem=1715.4M)
[08/31 23:54:51   1203s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=10330 and nets=12638 using extraction engine 'preRoute' .
[08/31 23:54:51   1203s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:54:51   1203s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:54:51   1203s] PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:54:51   1203s] RC Extraction called in multi-corner(1) mode.
[08/31 23:54:51   1203s] RCMode: PreRoute
[08/31 23:54:51   1203s]       RC Corner Indexes            0   
[08/31 23:54:51   1203s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:54:51   1203s] Resistance Scaling Factor    : 1.00000 
[08/31 23:54:51   1203s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:54:51   1203s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:54:51   1203s] Shrink Factor                : 1.00000
[08/31 23:54:51   1203s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/31 23:54:51   1203s] Using capacitance table file ...
[08/31 23:54:51   1203s] Updating RC grid for preRoute extraction ...
[08/31 23:54:51   1203s] Initializing multi-corner capacitance tables ... 
[08/31 23:54:51   1203s] Initializing multi-corner resistance tables ...
[08/31 23:54:52   1204s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1709.422M)
[08/31 23:54:52   1204s] ### Creating LA Mngr. totSessionCpu=0:20:04 mem=1776.2M
[08/31 23:54:52   1204s] ### Creating LA Mngr, finished. totSessionCpu=0:20:05 mem=1782.2M
[08/31 23:54:53   1205s] Compute RC Scale Done ...
[08/31 23:54:53   1205s] #################################################################################
[08/31 23:54:53   1205s] # Design Stage: PreRoute
[08/31 23:54:53   1205s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:54:53   1205s] # Design Mode: 90nm
[08/31 23:54:53   1205s] # Analysis Mode: MMMC OCV 
[08/31 23:54:53   1205s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:54:53   1205s] # Signoff Settings: SI Off 
[08/31 23:54:53   1205s] #################################################################################
[08/31 23:54:53   1206s] Topological Sorting (REAL = 0:00:00.0, MEM = 1919.1M, InitMEM = 1919.1M)
[08/31 23:54:54   1206s] Calculate early delays in OCV mode...
[08/31 23:54:54   1206s] Calculate late delays in OCV mode...
[08/31 23:54:54   1206s] Start delay calculation (fullDC) (6 T). (MEM=1919.11)
[08/31 23:54:54   1206s] End AAE Lib Interpolated Model. (MEM=1943.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:54:56   1213s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:54:56   1213s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 123. 
[08/31 23:54:56   1213s] Total number of fetched objects 13940
[08/31 23:54:56   1213s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:54:56   1213s] End delay calculation. (MEM=2168.43 CPU=0:00:06.6 REAL=0:00:02.0)
[08/31 23:54:56   1213s] End delay calculation (fullDC). (MEM=2168.43 CPU=0:00:07.0 REAL=0:00:02.0)
[08/31 23:54:56   1213s] *** CDM Built up (cpu=0:00:07.5  real=0:00:03.0  mem= 2168.4M) ***
[08/31 23:54:56   1214s] *** Done Building Timing Graph (cpu=0:00:08.5 real=0:00:03.0 totSessionCpu=0:20:14 mem=2136.4M)
[08/31 23:54:57   1214s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     75 (75)      |   -0.265   |     75 (75)      |
|   max_tran     |    71 (3852)     |   -0.605   |    71 (3852)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.181%
------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:06, mem = 1315.1M, totSessionCpu=0:20:15 **
[08/31 23:54:57   1214s] ** INFO : this run is activating low effort ccoptDesign flow
[08/31 23:54:57   1214s] PhyDesignGrid: maxLocalDensity 0.98
[08/31 23:54:57   1214s] ### Creating PhyDesignMc. totSessionCpu=0:20:15 mem=1770.3M
[08/31 23:54:57   1214s] #spOpts: mergeVia=F 
[08/31 23:54:57   1214s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:15 mem=1770.3M
[08/31 23:54:57   1215s] *** Starting optimizing excluded clock nets MEM= 1794.3M) ***
[08/31 23:54:57   1215s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1794.3M) ***
[08/31 23:54:57   1215s] *** Starting optimizing excluded clock nets MEM= 1794.3M) ***
[08/31 23:54:57   1215s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1794.3M) ***
[08/31 23:54:57   1215s] Begin: GigaOpt DRV Optimization
[08/31 23:54:58   1215s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:54:58   1215s] PhyDesignGrid: maxLocalDensity 0.98
[08/31 23:54:58   1215s] ### Creating PhyDesignMc. totSessionCpu=0:20:16 mem=1802.3M
[08/31 23:54:58   1215s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:16 mem=1802.3M
[08/31 23:54:58   1216s] 
[08/31 23:54:58   1216s] Creating Lib Analyzer ...
[08/31 23:54:58   1216s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:54:58   1216s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:54:58   1216s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:54:58   1216s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:54:58   1216s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:54:58   1216s] 
[08/31 23:54:58   1216s] Creating Lib Analyzer, finished. 
[08/31 23:54:58   1216s] 
[08/31 23:54:58   1216s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {5, 0.379, 0.6885} {6, 0.130, 0.4315} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/31 23:54:58   1216s] ### Creating LA Mngr. totSessionCpu=0:20:17 mem=1802.3M
[08/31 23:54:58   1216s] ### Creating LA Mngr, finished. totSessionCpu=0:20:17 mem=1802.3M
[08/31 23:55:01   1218s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:55:01   1218s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/31 23:55:01   1218s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:55:01   1218s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/31 23:55:01   1218s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:55:01   1218s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:55:01   1219s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:55:01   1219s] Info: violation cost 11531.416016 (cap = 267.398193, tran = 11192.017578, len = 0.000000, fanout load = 0.000000, fanout count = 72.000000, glitch 0.000000)
[08/31 23:55:01   1219s] |    75|  3929|    -0.65|    83|    83|    -0.28|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  20.18|          |         |
[08/31 23:55:08   1240s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:55:08   1240s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:55:08   1240s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:55:08   1240s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|     205|      10|      17|  20.36| 0:00:07.0|  2602.7M|
[08/31 23:55:08   1240s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:55:08   1240s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:55:08   1240s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:55:08   1240s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  20.36| 0:00:00.0|  2602.7M|
[08/31 23:55:08   1240s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:55:08   1240s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:55:08   1240s] Layer 4 has 10 constrained nets 
[08/31 23:55:08   1240s] **** End NDR-Layer Usage Statistics ****
[08/31 23:55:08   1240s] 
[08/31 23:55:08   1240s] *** Finish DRV Fixing (cpu=0:00:22.0 real=0:00:07.0 mem=2602.7M) ***
[08/31 23:55:08   1240s] 
[08/31 23:55:08   1240s] *** Starting refinePlace (0:20:41 mem=2602.8M) ***
[08/31 23:55:08   1240s] Total net bbox length = 1.330e+05 (6.859e+04 6.441e+04) (ext = 5.313e+03)
[08/31 23:55:08   1240s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:55:08   1240s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[08/31 23:55:08   1240s] Type 'man IMPSP-5140' for more detail.
[08/31 23:55:08   1240s] **WARN: (IMPSP-315):	Found 10545 instances insts with no PG Term connections.
[08/31 23:55:08   1240s] Type 'man IMPSP-315' for more detail.
[08/31 23:55:08   1241s] default core: bins with density >  0.75 = 0.549 % ( 4 / 729 )
[08/31 23:55:08   1241s] Density distribution unevenness ratio = 58.041%
[08/31 23:55:08   1241s] RPlace IncrNP Skipped
[08/31 23:55:08   1241s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2602.8MB) @(0:20:41 - 0:20:41).
[08/31 23:55:08   1241s] Starting refinePlace ...
[08/31 23:55:09   1241s] default core: bins with density >  0.75 = 0.549 % ( 4 / 729 )
[08/31 23:55:09   1241s] Density distribution unevenness ratio = 58.041%
[08/31 23:55:09   1241s]   Spread Effort: high, pre-route mode, useDDP on.
[08/31 23:55:09   1241s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2602.8MB) @(0:20:41 - 0:20:42).
[08/31 23:55:09   1241s] Move report: preRPlace moves 334 insts, mean move: 0.48 um, max move: 2.54 um
[08/31 23:55:09   1241s] 	Max move on inst (FE_OFC570_RST): (128.06, 185.64) --> (126.92, 187.04)
[08/31 23:55:09   1241s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X3
[08/31 23:55:09   1241s] wireLenOptFixPriorityInst 0 inst fixed
[08/31 23:55:09   1241s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:55:09   1241s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2602.8MB) @(0:20:42 - 0:20:42).
[08/31 23:55:09   1241s] Move report: Detail placement moves 334 insts, mean move: 0.48 um, max move: 2.54 um
[08/31 23:55:09   1241s] 	Max move on inst (FE_OFC570_RST): (128.06, 185.64) --> (126.92, 187.04)
[08/31 23:55:09   1241s] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2602.8MB
[08/31 23:55:09   1241s] Statistics of distance of Instance movement in refine placement:
[08/31 23:55:09   1241s]   maximum (X+Y) =         2.54 um
[08/31 23:55:09   1241s]   inst (FE_OFC570_RST) with max move: (128.06, 185.64) -> (126.92, 187.04)
[08/31 23:55:09   1241s]   mean    (X+Y) =         0.48 um
[08/31 23:55:09   1241s] Summary Report:
[08/31 23:55:09   1241s] Instances move: 334 (out of 10545 movable)
[08/31 23:55:09   1241s] Instances flipped: 0
[08/31 23:55:09   1241s] Mean displacement: 0.48 um
[08/31 23:55:09   1241s] Max displacement: 2.54 um (Instance: FE_OFC570_RST) (128.06, 185.64) -> (126.92, 187.04)
[08/31 23:55:09   1241s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X3
[08/31 23:55:09   1241s] Total instances moved : 334
[08/31 23:55:09   1241s] Total net bbox length = 1.330e+05 (6.862e+04 6.442e+04) (ext = 5.313e+03)
[08/31 23:55:09   1241s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2602.8MB
[08/31 23:55:09   1241s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2602.8MB) @(0:20:41 - 0:20:42).
[08/31 23:55:09   1241s] *** Finished refinePlace (0:20:42 mem=2602.8M) ***
[08/31 23:55:09   1241s] *** maximum move = 2.54 um ***
[08/31 23:55:09   1241s] *** Finished re-routing un-routed nets (2602.8M) ***
[08/31 23:55:09   1242s] 
[08/31 23:55:09   1242s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2602.8M) ***
[08/31 23:55:09   1242s] End: GigaOpt DRV Optimization
[08/31 23:55:09   1242s] GigaOpt DRV: restore maxLocalDensity to 0.98
[08/31 23:55:10   1242s] 
------------------------------------------------------------
     Summary (cpu=0.44min real=0.20min mem=1875.3M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.357%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:19, mem = 1334.3M, totSessionCpu=0:20:43 **
[08/31 23:55:10   1242s] *** Check timing (0:00:00.0)
[08/31 23:55:10   1242s] Deleting Lib Analyzer.
[08/31 23:55:10   1242s] Begin: GigaOpt Optimization in TNS mode
[08/31 23:55:10   1242s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:55:10   1242s] PhyDesignGrid: maxLocalDensity 0.95
[08/31 23:55:10   1242s] ### Creating PhyDesignMc. totSessionCpu=0:20:43 mem=1871.3M
[08/31 23:55:10   1243s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:43 mem=1871.3M
[08/31 23:55:10   1243s] 
[08/31 23:55:10   1243s] Creating Lib Analyzer ...
[08/31 23:55:10   1243s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:55:10   1243s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:55:10   1243s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:55:10   1243s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:55:10   1243s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:55:10   1243s] 
[08/31 23:55:11   1243s] Creating Lib Analyzer, finished. 
[08/31 23:55:11   1243s] 
[08/31 23:55:11   1243s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/31 23:55:11   1243s] ### Creating LA Mngr. totSessionCpu=0:20:44 mem=1871.2M
[08/31 23:55:11   1243s] ### Creating LA Mngr, finished. totSessionCpu=0:20:44 mem=1871.2M
[08/31 23:55:15   1247s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:55:15   1247s] *info: 2 special nets excluded.
[08/31 23:55:15   1247s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:55:15   1247s] *info: 32 multi-driver nets excluded.
[08/31 23:55:15   1247s] *info: 2078 no-driver nets excluded.
[08/31 23:55:16   1249s] PathGroup :  reg2reg  TargetSlack : 0 
[08/31 23:55:17   1249s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 20.36
[08/31 23:55:17   1249s] Optimizer TNS Opt
[08/31 23:55:17   1249s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[08/31 23:55:17   1249s] Info: End MT loop @oiCellDelayCachingJob.
[08/31 23:55:17   1249s] 
[08/31 23:55:17   1249s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2431.7M) ***
[08/31 23:55:17   1249s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:55:17   1249s] Layer 4 has 10 constrained nets 
[08/31 23:55:17   1249s] **** End NDR-Layer Usage Statistics ****
[08/31 23:55:17   1249s] 
[08/31 23:55:17   1249s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=2431.7M) ***
[08/31 23:55:17   1249s] 
[08/31 23:55:17   1249s] End: GigaOpt Optimization in TNS mode
[08/31 23:55:17   1249s] Deleting Lib Analyzer.
[08/31 23:55:17   1249s] Begin: GigaOpt Optimization in WNS mode
[08/31 23:55:17   1249s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:55:17   1249s] PhyDesignGrid: maxLocalDensity 1.00
[08/31 23:55:17   1249s] ### Creating PhyDesignMc. totSessionCpu=0:20:50 mem=1869.2M
[08/31 23:55:17   1249s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:50 mem=1869.2M
[08/31 23:55:17   1249s] 
[08/31 23:55:17   1249s] Creating Lib Analyzer ...
[08/31 23:55:17   1249s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:55:17   1249s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:55:17   1249s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:55:17   1249s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:55:17   1249s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:55:17   1249s] 
[08/31 23:55:18   1250s] Creating Lib Analyzer, finished. 
[08/31 23:55:18   1250s] 
[08/31 23:55:18   1250s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/31 23:55:18   1250s] ### Creating LA Mngr. totSessionCpu=0:20:50 mem=1869.2M
[08/31 23:55:18   1250s] ### Creating LA Mngr, finished. totSessionCpu=0:20:50 mem=1869.2M
[08/31 23:55:22   1254s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:55:22   1254s] *info: 2 special nets excluded.
[08/31 23:55:22   1254s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:55:22   1254s] *info: 32 multi-driver nets excluded.
[08/31 23:55:22   1254s] *info: 2078 no-driver nets excluded.
[08/31 23:55:23   1256s] PathGroup :  reg2reg  TargetSlack : 0.0101 
[08/31 23:55:23   1256s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 20.36
[08/31 23:55:23   1256s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:55:23   1256s] Layer 4 has 10 constrained nets 
[08/31 23:55:23   1256s] **** End NDR-Layer Usage Statistics ****
[08/31 23:55:23   1256s] 
[08/31 23:55:23   1256s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2397.7M) ***
[08/31 23:55:23   1256s] 
[08/31 23:55:23   1256s] End: GigaOpt Optimization in WNS mode
[08/31 23:55:23   1256s] Deleting Lib Analyzer.
[08/31 23:55:23   1256s] Begin: GigaOpt Optimization in TNS mode
[08/31 23:55:24   1256s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:55:24   1256s] PhyDesignGrid: maxLocalDensity 0.95
[08/31 23:55:24   1256s] ### Creating PhyDesignMc. totSessionCpu=0:20:56 mem=1867.1M
[08/31 23:55:24   1256s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:57 mem=1867.1M
[08/31 23:55:24   1256s] 
[08/31 23:55:24   1256s] Creating Lib Analyzer ...
[08/31 23:55:24   1256s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:55:24   1256s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:55:24   1256s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:55:24   1256s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:55:24   1256s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:55:24   1256s] 
[08/31 23:55:24   1257s] Creating Lib Analyzer, finished. 
[08/31 23:55:24   1257s] 
[08/31 23:55:24   1257s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/31 23:55:24   1257s] ### Creating LA Mngr. totSessionCpu=0:20:57 mem=1867.1M
[08/31 23:55:24   1257s] ### Creating LA Mngr, finished. totSessionCpu=0:20:57 mem=1867.1M
[08/31 23:55:28   1261s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:55:28   1261s] *info: 2 special nets excluded.
[08/31 23:55:28   1261s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:55:28   1261s] *info: 32 multi-driver nets excluded.
[08/31 23:55:28   1261s] *info: 2078 no-driver nets excluded.
[08/31 23:55:30   1262s] PathGroup :  reg2reg  TargetSlack : 0.0101 
[08/31 23:55:30   1262s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 20.36
[08/31 23:55:30   1262s] Optimizer TNS Opt
[08/31 23:55:30   1263s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[08/31 23:55:30   1263s] Info: End MT loop @oiCellDelayCachingJob.
[08/31 23:55:30   1263s] 
[08/31 23:55:30   1263s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2427.5M) ***
[08/31 23:55:30   1263s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:55:30   1263s] Layer 4 has 10 constrained nets 
[08/31 23:55:30   1263s] **** End NDR-Layer Usage Statistics ****
[08/31 23:55:30   1263s] 
[08/31 23:55:30   1263s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2427.5M) ***
[08/31 23:55:30   1263s] 
[08/31 23:55:30   1263s] End: GigaOpt Optimization in TNS mode
[08/31 23:55:30   1263s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:55:30   1263s] ### Creating LA Mngr. totSessionCpu=0:21:03 mem=1865.1M
[08/31 23:55:30   1263s] ### Creating LA Mngr, finished. totSessionCpu=0:21:03 mem=1865.1M
[08/31 23:55:30   1263s] Begin: Area Reclaim Optimization
[08/31 23:55:30   1263s] PhyDesignGrid: maxLocalDensity 0.98
[08/31 23:55:30   1263s] ### Creating PhyDesignMc. totSessionCpu=0:21:03 mem=2424.1M
[08/31 23:55:30   1263s] #spOpts: mergeVia=F 
[08/31 23:55:30   1263s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:03 mem=2424.1M
[08/31 23:55:31   1263s] 
[08/31 23:55:31   1263s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.5393} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[08/31 23:55:31   1263s] ### Creating LA Mngr. totSessionCpu=0:21:04 mem=2424.1M
[08/31 23:55:31   1263s] ### Creating LA Mngr, finished. totSessionCpu=0:21:04 mem=2424.1M
[08/31 23:55:31   1263s] Usable buffer cells for single buffer setup transform:
[08/31 23:55:31   1263s] CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
[08/31 23:55:31   1263s] Number of usable buffer cells above: 9
[08/31 23:55:31   1264s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 20.36
[08/31 23:55:31   1264s] +----------+---------+--------+--------+------------+--------+
[08/31 23:55:31   1264s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[08/31 23:55:31   1264s] +----------+---------+--------+--------+------------+--------+
[08/31 23:55:31   1264s] |    20.36%|        -|   0.020|   0.000|   0:00:00.0| 2424.1M|
[08/31 23:55:32   1265s] |    20.36%|        0|   0.020|   0.000|   0:00:01.0| 2424.1M|
[08/31 23:55:32   1265s] #optDebug: <stH: 1.4000 MiSeL: 21.9310>
[08/31 23:55:32   1265s] |    20.36%|        9|   0.020|   0.000|   0:00:00.0| 2424.1M|
[08/31 23:55:32   1266s] |    20.36%|        0|   0.020|   0.000|   0:00:00.0| 2424.1M|
[08/31 23:55:33   1268s] |    20.35%|       31|   0.020|   0.000|   0:00:01.0| 2424.1M|
[08/31 23:55:33   1268s] |    20.35%|        0|   0.020|   0.000|   0:00:00.0| 2424.1M|
[08/31 23:55:33   1268s] #optDebug: <stH: 1.4000 MiSeL: 21.9310>
[08/31 23:55:34   1268s] |    20.35%|        0|   0.020|   0.000|   0:00:01.0| 2424.1M|
[08/31 23:55:34   1268s] +----------+---------+--------+--------+------------+--------+
[08/31 23:55:34   1268s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 20.35
[08/31 23:55:34   1268s] 
[08/31 23:55:34   1268s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 31 **
[08/31 23:55:34   1268s] --------------------------------------------------------------
[08/31 23:55:34   1268s] |                                   | Total     | Sequential |
[08/31 23:55:34   1268s] --------------------------------------------------------------
[08/31 23:55:34   1268s] | Num insts resized                 |      31  |       0    |
[08/31 23:55:34   1268s] | Num insts undone                  |       0  |       0    |
[08/31 23:55:34   1268s] | Num insts Downsized               |      31  |       0    |
[08/31 23:55:34   1268s] | Num insts Samesized               |       0  |       0    |
[08/31 23:55:34   1268s] | Num insts Upsized                 |       0  |       0    |
[08/31 23:55:34   1268s] | Num multiple commits+uncommits    |       0  |       -    |
[08/31 23:55:34   1268s] --------------------------------------------------------------
[08/31 23:55:34   1268s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:55:34   1268s] Layer 4 has 1 constrained nets 
[08/31 23:55:34   1268s] **** End NDR-Layer Usage Statistics ****
[08/31 23:55:34   1268s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.5) (real = 0:00:04.0) **
[08/31 23:55:34   1269s] *** Starting refinePlace (0:21:09 mem=2424.1M) ***
[08/31 23:55:34   1269s] Total net bbox length = 1.330e+05 (6.862e+04 6.442e+04) (ext = 5.313e+03)
[08/31 23:55:34   1269s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:55:34   1269s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[08/31 23:55:34   1269s] Type 'man IMPSP-5140' for more detail.
[08/31 23:55:34   1269s] **WARN: (IMPSP-315):	Found 10545 instances insts with no PG Term connections.
[08/31 23:55:34   1269s] Type 'man IMPSP-315' for more detail.
[08/31 23:55:34   1269s] Starting refinePlace ...
[08/31 23:55:34   1269s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:55:34   1269s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2424.1MB) @(0:21:09 - 0:21:09).
[08/31 23:55:34   1269s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:55:34   1269s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2424.1MB
[08/31 23:55:34   1269s] Statistics of distance of Instance movement in refine placement:
[08/31 23:55:34   1269s]   maximum (X+Y) =         0.00 um
[08/31 23:55:34   1269s]   mean    (X+Y) =         0.00 um
[08/31 23:55:34   1269s] Summary Report:
[08/31 23:55:34   1269s] Instances move: 0 (out of 10545 movable)
[08/31 23:55:34   1269s] Instances flipped: 0
[08/31 23:55:34   1269s] Mean displacement: 0.00 um
[08/31 23:55:34   1269s] Max displacement: 0.00 um 
[08/31 23:55:34   1269s] Total instances moved : 0
[08/31 23:55:34   1269s] Total net bbox length = 1.330e+05 (6.862e+04 6.442e+04) (ext = 5.313e+03)
[08/31 23:55:34   1269s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2424.1MB
[08/31 23:55:34   1269s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=2424.1MB) @(0:21:09 - 0:21:09).
[08/31 23:55:34   1269s] *** Finished refinePlace (0:21:09 mem=2424.1M) ***
[08/31 23:55:34   1269s] *** maximum move = 0.00 um ***
[08/31 23:55:34   1269s] *** Finished re-routing un-routed nets (2424.1M) ***
[08/31 23:55:34   1269s] 
[08/31 23:55:34   1269s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=2424.1M) ***
[08/31 23:55:34   1269s] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:04, mem=1865.06M, totSessionCpu=0:21:10).
[08/31 23:55:35   1270s] ### Creating LA Mngr. totSessionCpu=0:21:10 mem=1865.1M
[08/31 23:55:35   1270s] ### Creating LA Mngr, finished. totSessionCpu=0:21:10 mem=1865.1M
[08/31 23:55:35   1270s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:55:35   1270s] [PSP]     Started earlyGlobalRoute kernel
[08/31 23:55:35   1270s] [PSP]     Initial Peak syMemory usage = 1865.1 MB
[08/31 23:55:35   1270s] (I)       Reading DB...
[08/31 23:55:35   1270s] (I)       before initializing RouteDB syMemory usage = 1865.1 MB
[08/31 23:55:35   1270s] (I)       congestionReportName   : 
[08/31 23:55:35   1270s] (I)       layerRangeFor2DCongestion : 
[08/31 23:55:35   1270s] (I)       buildTerm2TermWires    : 1
[08/31 23:55:35   1270s] (I)       doTrackAssignment      : 1
[08/31 23:55:35   1270s] (I)       dumpBookshelfFiles     : 0
[08/31 23:55:35   1270s] (I)       numThreads             : 6
[08/31 23:55:35   1270s] (I)       bufferingAwareRouting  : false
[08/31 23:55:35   1270s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:55:35   1270s] (I)       honorPin               : false
[08/31 23:55:35   1270s] (I)       honorPinGuide          : true
[08/31 23:55:35   1270s] (I)       honorPartition         : false
[08/31 23:55:35   1270s] (I)       allowPartitionCrossover: false
[08/31 23:55:35   1270s] (I)       honorSingleEntry       : true
[08/31 23:55:35   1270s] (I)       honorSingleEntryStrong : true
[08/31 23:55:35   1270s] (I)       handleViaSpacingRule   : false
[08/31 23:55:35   1270s] (I)       handleEolSpacingRule   : false
[08/31 23:55:35   1270s] (I)       PDConstraint           : none
[08/31 23:55:35   1270s] (I)       expBetterNDRHandling   : false
[08/31 23:55:35   1270s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:55:35   1270s] (I)       routingEffortLevel     : 3
[08/31 23:55:35   1270s] (I)       effortLevel            : standard
[08/31 23:55:35   1270s] [NR-eGR] minRouteLayer          : 2
[08/31 23:55:35   1270s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:55:35   1270s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:55:35   1270s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:55:35   1270s] (I)       numRowsPerGCell        : 1
[08/31 23:55:35   1270s] (I)       speedUpLargeDesign     : 0
[08/31 23:55:35   1270s] (I)       multiThreadingTA       : 1
[08/31 23:55:35   1270s] (I)       blkAwareLayerSwitching : 1
[08/31 23:55:35   1270s] (I)       optimizationMode       : false
[08/31 23:55:35   1270s] (I)       routeSecondPG          : false
[08/31 23:55:35   1270s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:55:35   1270s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:55:35   1270s] (I)       punchThroughDistance   : 500.00
[08/31 23:55:35   1270s] (I)       scenicBound            : 1.15
[08/31 23:55:35   1270s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:55:35   1270s] (I)       source-to-sink ratio   : 0.00
[08/31 23:55:35   1270s] (I)       targetCongestionRatioH : 1.00
[08/31 23:55:35   1270s] (I)       targetCongestionRatioV : 1.00
[08/31 23:55:35   1270s] (I)       layerCongestionRatio   : 0.70
[08/31 23:55:35   1270s] (I)       m1CongestionRatio      : 0.10
[08/31 23:55:35   1270s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:55:35   1270s] (I)       localRouteEffort       : 1.00
[08/31 23:55:35   1270s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:55:35   1270s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:55:35   1270s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:55:35   1270s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:55:35   1270s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:55:35   1270s] (I)       routeVias              : 
[08/31 23:55:35   1270s] (I)       readTROption           : true
[08/31 23:55:35   1270s] (I)       extraSpacingFactor     : 1.00
[08/31 23:55:35   1270s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:55:35   1270s] (I)       routeSelectedNetsOnly  : false
[08/31 23:55:35   1270s] (I)       clkNetUseMaxDemand     : false
[08/31 23:55:35   1270s] (I)       extraDemandForClocks   : 0
[08/31 23:55:35   1270s] (I)       steinerRemoveLayers    : false
[08/31 23:55:35   1270s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:55:35   1270s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:55:35   1270s] (I)       similarTopologyRoutingFast : false
[08/31 23:55:35   1270s] (I)       spanningTreeRefinement : false
[08/31 23:55:35   1270s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:55:35   1270s] (I)       starting read tracks
[08/31 23:55:35   1270s] (I)       build grid graph
[08/31 23:55:35   1270s] (I)       build grid graph start
[08/31 23:55:35   1270s] [NR-eGR] Layer1 has no routable track
[08/31 23:55:35   1270s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:55:35   1270s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:55:35   1270s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:55:35   1270s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:55:35   1270s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:55:35   1270s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:55:35   1270s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:55:35   1270s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:55:35   1270s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:55:35   1270s] (I)       build grid graph end
[08/31 23:55:35   1270s] (I)       numViaLayers=10
[08/31 23:55:35   1270s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:55:35   1270s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:55:35   1270s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:55:35   1270s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:55:35   1270s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:55:35   1270s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:55:35   1270s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:55:35   1270s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:55:35   1270s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:55:35   1270s] (I)       end build via table
[08/31 23:55:35   1270s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=9282 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:55:35   1270s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:55:35   1270s] (I)       readDataFromPlaceDB
[08/31 23:55:35   1270s] (I)       Read net information..
[08/31 23:55:35   1270s] [NR-eGR] Read numTotalNets=9704  numIgnoredNets=0
[08/31 23:55:35   1270s] (I)       Read testcase time = 0.010 seconds
[08/31 23:55:35   1270s] 
[08/31 23:55:35   1270s] (I)       read default dcut vias
[08/31 23:55:35   1270s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:55:35   1270s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:55:35   1270s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:55:35   1270s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:55:35   1270s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:55:35   1270s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:55:35   1270s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:55:35   1270s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:55:35   1270s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:55:35   1270s] (I)       build grid graph start
[08/31 23:55:35   1270s] (I)       build grid graph end
[08/31 23:55:35   1270s] (I)       Model blockage into capacity
[08/31 23:55:35   1270s] (I)       Read numBlocks=9282  numPreroutedWires=0  numCapScreens=0
[08/31 23:55:35   1270s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:55:35   1270s] (I)       blocked area on Layer2 : 1390536000  (0.24%)
[08/31 23:55:35   1270s] (I)       blocked area on Layer3 : 1686585600  (0.29%)
[08/31 23:55:35   1270s] (I)       blocked area on Layer4 : 2345328000  (0.40%)
[08/31 23:55:35   1270s] (I)       blocked area on Layer5 : 2722118400  (0.46%)
[08/31 23:55:35   1270s] (I)       blocked area on Layer6 : 2944689600  (0.50%)
[08/31 23:55:35   1270s] (I)       blocked area on Layer7 : 10936320000  (1.86%)
[08/31 23:55:35   1270s] (I)       blocked area on Layer8 : 11961600000  (2.04%)
[08/31 23:55:35   1270s] (I)       blocked area on Layer9 : 54796800000  (9.32%)
[08/31 23:55:35   1270s] (I)       blocked area on Layer10 : 213340160000  (36.30%)
[08/31 23:55:35   1270s] (I)       Modeling time = 0.060 seconds
[08/31 23:55:35   1270s] 
[08/31 23:55:35   1270s] (I)       Number of ignored nets = 0
[08/31 23:55:35   1270s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:55:35   1270s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:55:35   1270s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:55:35   1270s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:55:35   1270s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:55:35   1270s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:55:35   1270s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:55:35   1270s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:55:35   1270s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:55:35   1270s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1865.1 MB
[08/31 23:55:35   1270s] (I)       Ndr track 0 does not exist
[08/31 23:55:35   1270s] (I)       Layer1  viaCost=200.00
[08/31 23:55:35   1270s] (I)       Layer2  viaCost=200.00
[08/31 23:55:35   1270s] (I)       Layer3  viaCost=100.00
[08/31 23:55:35   1270s] (I)       Layer4  viaCost=100.00
[08/31 23:55:35   1270s] (I)       Layer5  viaCost=100.00
[08/31 23:55:35   1270s] (I)       Layer6  viaCost=100.00
[08/31 23:55:35   1270s] (I)       Layer7  viaCost=100.00
[08/31 23:55:35   1270s] (I)       Layer8  viaCost=100.00
[08/31 23:55:35   1270s] (I)       Layer9  viaCost=100.00
[08/31 23:55:35   1270s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:55:35   1270s] (I)       routing area        :  (0, 0) - (768360, 764960)
[08/31 23:55:35   1270s] (I)       core area           :  (10260, 10080) - (758100, 754880)
[08/31 23:55:35   1270s] (I)       Site Width          :   380  (dbu)
[08/31 23:55:35   1270s] (I)       Row Height          :  2800  (dbu)
[08/31 23:55:35   1270s] (I)       GCell Width         :  2800  (dbu)
[08/31 23:55:35   1270s] (I)       GCell Height        :  2800  (dbu)
[08/31 23:55:35   1270s] (I)       grid                :   274   273    10
[08/31 23:55:35   1270s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/31 23:55:35   1270s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/31 23:55:35   1270s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:55:35   1270s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:55:35   1270s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:55:35   1270s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:55:35   1270s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/31 23:55:35   1270s] (I)       Total num of tracks :     0  2022  2732  1372  1365  1372   455   456   238   228
[08/31 23:55:35   1270s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:55:35   1270s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:55:35   1270s] (I)       --------------------------------------------------------
[08/31 23:55:35   1270s] 
[08/31 23:55:35   1270s] [NR-eGR] ============ Routing rule table ============
[08/31 23:55:35   1270s] [NR-eGR] Rule id 0. Nets 9704 
[08/31 23:55:35   1270s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:55:35   1270s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:55:35   1270s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:55:35   1270s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:55:35   1270s] [NR-eGR] ========================================
[08/31 23:55:35   1270s] [NR-eGR] 
[08/31 23:55:35   1270s] (I)       After initializing earlyGlobalRoute syMemory usage = 1868.1 MB
[08/31 23:55:35   1270s] (I)       Loading and dumping file time : 0.23 seconds
[08/31 23:55:35   1270s] (I)       ============= Initialization =============
[08/31 23:55:35   1270s] (I)       totalPins=39296  totalGlobalPin=39063 (99.41%)
[08/31 23:55:35   1270s] (I)       total 2D Cap : 2769597 = (1305030 H, 1464567 V)
[08/31 23:55:35   1270s] [NR-eGR] Layer group 1: route 9704 net(s) in layer range [2, 10]
[08/31 23:55:35   1270s] (I)       ============  Phase 1a Route ============
[08/31 23:55:35   1270s] (I)       Phase 1a runs 0.05 seconds
[08/31 23:55:35   1270s] (I)       Usage: 120422 = (60698 H, 59724 V) = (4.65% H, 4.08% V) = (8.498e+04um H, 8.361e+04um V)
[08/31 23:55:35   1270s] (I)       
[08/31 23:55:35   1270s] (I)       ============  Phase 1b Route ============
[08/31 23:55:35   1270s] (I)       Usage: 120422 = (60698 H, 59724 V) = (4.65% H, 4.08% V) = (8.498e+04um H, 8.361e+04um V)
[08/31 23:55:35   1270s] (I)       
[08/31 23:55:35   1270s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.685908e+05um
[08/31 23:55:35   1270s] (I)       ============  Phase 1c Route ============
[08/31 23:55:35   1270s] (I)       Usage: 120422 = (60698 H, 59724 V) = (4.65% H, 4.08% V) = (8.498e+04um H, 8.361e+04um V)
[08/31 23:55:35   1270s] (I)       
[08/31 23:55:35   1270s] (I)       ============  Phase 1d Route ============
[08/31 23:55:35   1270s] (I)       Usage: 120422 = (60698 H, 59724 V) = (4.65% H, 4.08% V) = (8.498e+04um H, 8.361e+04um V)
[08/31 23:55:35   1270s] (I)       
[08/31 23:55:35   1270s] (I)       ============  Phase 1e Route ============
[08/31 23:55:35   1270s] (I)       Phase 1e runs 0.00 seconds
[08/31 23:55:35   1270s] (I)       Usage: 120422 = (60698 H, 59724 V) = (4.65% H, 4.08% V) = (8.498e+04um H, 8.361e+04um V)
[08/31 23:55:35   1270s] (I)       
[08/31 23:55:35   1270s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.685908e+05um
[08/31 23:55:35   1270s] [NR-eGR] 
[08/31 23:55:35   1270s] (I)       ============  Phase 1l Route ============
[08/31 23:55:35   1270s] (I)       Phase 1l runs 0.11 seconds
[08/31 23:55:35   1270s] (I)       
[08/31 23:55:35   1270s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[08/31 23:55:35   1270s] [NR-eGR]                OverCon            
[08/31 23:55:35   1270s] [NR-eGR]                 #Gcell     %Gcell
[08/31 23:55:35   1270s] [NR-eGR] Layer              (1)    OverCon 
[08/31 23:55:35   1270s] [NR-eGR] ------------------------------------
[08/31 23:55:35   1270s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[08/31 23:55:35   1270s] [NR-eGR] Layer2       4( 0.01%)   ( 0.01%) 
[08/31 23:55:35   1270s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[08/31 23:55:35   1270s] [NR-eGR] Layer4       5( 0.01%)   ( 0.01%) 
[08/31 23:55:35   1270s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[08/31 23:55:35   1270s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[08/31 23:55:35   1270s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[08/31 23:55:35   1270s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[08/31 23:55:35   1270s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[08/31 23:55:35   1270s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[08/31 23:55:35   1270s] [NR-eGR] ------------------------------------
[08/31 23:55:35   1270s] [NR-eGR] Total        9( 0.00%)   ( 0.00%) 
[08/31 23:55:35   1270s] [NR-eGR] 
[08/31 23:55:35   1270s] (I)       Total Global Routing Runtime: 0.30 seconds
[08/31 23:55:35   1270s] (I)       total 2D Cap : 2771167 = (1305723 H, 1465444 V)
[08/31 23:55:35   1270s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:55:35   1270s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/31 23:55:35   1270s] (I)       ============= track Assignment ============
[08/31 23:55:35   1270s] (I)       extract Global 3D Wires
[08/31 23:55:35   1270s] (I)       Extract Global WL : time=0.00
[08/31 23:55:35   1270s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[08/31 23:55:35   1270s] (I)       Initialization real time=0.00 seconds
[08/31 23:55:35   1270s] (I)       Run Multi-thread track assignment
[08/31 23:55:35   1270s] (I)       merging nets...
[08/31 23:55:35   1270s] (I)       merging nets done
[08/31 23:55:35   1271s] (I)       Kernel real time=0.13 seconds
[08/31 23:55:35   1271s] (I)       End Greedy Track Assignment
[08/31 23:55:36   1271s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:55:36   1271s] [NR-eGR] Layer1(metal1)(F) length: 0.000000e+00um, number of vias: 39232
[08/31 23:55:36   1271s] [NR-eGR] Layer2(metal2)(V) length: 4.420401e+04um, number of vias: 51808
[08/31 23:55:36   1271s] [NR-eGR] Layer3(metal3)(H) length: 7.988707e+04um, number of vias: 18855
[08/31 23:55:36   1271s] [NR-eGR] Layer4(metal4)(V) length: 3.478084e+04um, number of vias: 1202
[08/31 23:55:36   1271s] [NR-eGR] Layer5(metal5)(H) length: 7.143710e+03um, number of vias: 977
[08/31 23:55:36   1271s] [NR-eGR] Layer6(metal6)(V) length: 1.033008e+04um, number of vias: 22
[08/31 23:55:36   1271s] [NR-eGR] Layer7(metal7)(H) length: 3.016800e+02um, number of vias: 14
[08/31 23:55:36   1271s] [NR-eGR] Layer8(metal8)(V) length: 3.855600e+02um, number of vias: 0
[08/31 23:55:36   1271s] [NR-eGR] Layer9(metal9)(H) length: 0.000000e+00um, number of vias: 0
[08/31 23:55:36   1271s] [NR-eGR] Layer10(metal10)(V) length: 0.000000e+00um, number of vias: 0
[08/31 23:55:36   1271s] [NR-eGR] Total length: 1.770330e+05um, number of vias: 112110
[08/31 23:55:36   1271s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:55:36   1271s] [NR-eGR] Total clock nets wire length: 0.000000e+00um 
[08/31 23:55:36   1271s] [NR-eGR] --------------------------------------------------------------------------
[08/31 23:55:36   1271s] [NR-eGR] End Peak syMemory usage = 1831.6 MB
[08/31 23:55:36   1271s] [NR-eGR] Early Global Router Kernel+IO runtime : 1.33 seconds
[08/31 23:55:36   1271s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=10545 and nets=12853 using extraction engine 'preRoute' .
[08/31 23:55:36   1271s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:55:36   1271s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:55:36   1271s] PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:55:36   1271s] RC Extraction called in multi-corner(1) mode.
[08/31 23:55:36   1271s] RCMode: PreRoute
[08/31 23:55:36   1271s]       RC Corner Indexes            0   
[08/31 23:55:36   1271s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:55:36   1271s] Resistance Scaling Factor    : 1.00000 
[08/31 23:55:36   1271s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:55:36   1271s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:55:36   1271s] Shrink Factor                : 1.00000
[08/31 23:55:36   1271s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/31 23:55:36   1271s] Using capacitance table file ...
[08/31 23:55:36   1271s] Updating RC grid for preRoute extraction ...
[08/31 23:55:36   1271s] Initializing multi-corner capacitance tables ... 
[08/31 23:55:36   1271s] Initializing multi-corner resistance tables ...
[08/31 23:55:36   1271s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1831.562M)
[08/31 23:55:37   1272s] Compute RC Scale Done ...
[08/31 23:55:37   1272s] [hotspot] +------------+---------------+---------------+
[08/31 23:55:37   1272s] [hotspot] |            |   max hotspot | total hotspot |
[08/31 23:55:37   1272s] [hotspot] +------------+---------------+---------------+
[08/31 23:55:37   1272s] [hotspot] | normalized |          0.00 |          0.00 |
[08/31 23:55:37   1272s] [hotspot] +------------+---------------+---------------+
[08/31 23:55:37   1272s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/31 23:55:37   1272s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/31 23:55:37   1272s] #################################################################################
[08/31 23:55:37   1272s] # Design Stage: PreRoute
[08/31 23:55:37   1272s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:55:37   1272s] # Design Mode: 90nm
[08/31 23:55:37   1272s] # Analysis Mode: MMMC OCV 
[08/31 23:55:37   1272s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:55:37   1272s] # Signoff Settings: SI Off 
[08/31 23:55:37   1272s] #################################################################################
[08/31 23:55:38   1273s] Topological Sorting (REAL = 0:00:00.0, MEM = 1886.8M, InitMEM = 1886.8M)
[08/31 23:55:38   1274s] Calculate early delays in OCV mode...
[08/31 23:55:38   1274s] Calculate late delays in OCV mode...
[08/31 23:55:38   1274s] Start delay calculation (fullDC) (6 T). (MEM=1886.79)
[08/31 23:55:38   1274s] End AAE Lib Interpolated Model. (MEM=1911.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:55:40   1280s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:55:40   1280s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 224. 
[08/31 23:55:40   1280s] Total number of fetched objects 14155
[08/31 23:55:40   1281s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:55:40   1281s] End delay calculation. (MEM=2232.97 CPU=0:00:06.7 REAL=0:00:02.0)
[08/31 23:55:40   1281s] End delay calculation (fullDC). (MEM=2232.97 CPU=0:00:07.1 REAL=0:00:02.0)
[08/31 23:55:40   1281s] *** CDM Built up (cpu=0:00:08.4  real=0:00:03.0  mem= 2233.0M) ***
[08/31 23:55:41   1282s] Begin: GigaOpt postEco DRV Optimization
[08/31 23:55:41   1282s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:55:41   1282s] PhyDesignGrid: maxLocalDensity 0.98
[08/31 23:55:41   1282s] ### Creating PhyDesignMc. totSessionCpu=0:21:22 mem=2201.0M
[08/31 23:55:41   1282s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:55:41   1282s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:55:41   1282s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:22 mem=2201.0M
[08/31 23:55:41   1282s] 
[08/31 23:55:41   1282s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {5, 0.379, 0.6885} {6, 0.130, 0.4315} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[08/31 23:55:41   1282s] ### Creating LA Mngr. totSessionCpu=0:21:22 mem=2233.0M
[08/31 23:55:41   1282s] ### Creating LA Mngr, finished. totSessionCpu=0:21:22 mem=2233.0M
[08/31 23:55:43   1284s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:55:43   1284s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[08/31 23:55:43   1284s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:55:43   1284s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/31 23:55:43   1284s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:55:43   1284s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:55:43   1284s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:55:43   1284s] Info: violation cost 0.047005 (cap = 0.047005, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:55:43   1284s] |     0|     0|     0.00|     4|     4|    -0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  20.35|          |         |
[08/31 23:55:43   1285s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:55:43   1285s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:55:43   1285s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:55:44   1285s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       4|  20.35| 0:00:00.0|  2479.9M|
[08/31 23:55:44   1285s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:55:44   1285s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:55:44   1285s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:55:44   1285s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0|  20.35| 0:00:00.0|  2479.9M|
[08/31 23:55:44   1285s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:55:44   1285s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:55:44   1285s] Layer 4 has 2 constrained nets 
[08/31 23:55:44   1285s] **** End NDR-Layer Usage Statistics ****
[08/31 23:55:44   1285s] 
[08/31 23:55:44   1285s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2479.9M) ***
[08/31 23:55:44   1285s] 
[08/31 23:55:44   1285s] *** Starting refinePlace (0:21:26 mem=2479.9M) ***
[08/31 23:55:44   1285s] Total net bbox length = 1.330e+05 (6.862e+04 6.442e+04) (ext = 5.313e+03)
[08/31 23:55:44   1285s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:55:44   1285s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[08/31 23:55:44   1285s] Type 'man IMPSP-5140' for more detail.
[08/31 23:55:44   1285s] **WARN: (IMPSP-315):	Found 10545 instances insts with no PG Term connections.
[08/31 23:55:44   1285s] Type 'man IMPSP-315' for more detail.
[08/31 23:55:44   1285s] Starting refinePlace ...
[08/31 23:55:44   1286s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:55:44   1286s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2479.9MB) @(0:21:26 - 0:21:26).
[08/31 23:55:44   1286s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[08/31 23:55:44   1286s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2479.9MB
[08/31 23:55:44   1286s] Statistics of distance of Instance movement in refine placement:
[08/31 23:55:44   1286s]   maximum (X+Y) =         0.00 um
[08/31 23:55:44   1286s]   mean    (X+Y) =         0.00 um
[08/31 23:55:44   1286s] Summary Report:
[08/31 23:55:44   1286s] Instances move: 0 (out of 10545 movable)
[08/31 23:55:44   1286s] Instances flipped: 0
[08/31 23:55:44   1286s] Mean displacement: 0.00 um
[08/31 23:55:44   1286s] Max displacement: 0.00 um 
[08/31 23:55:44   1286s] Total instances moved : 0
[08/31 23:55:44   1286s] Total net bbox length = 1.330e+05 (6.862e+04 6.442e+04) (ext = 5.313e+03)
[08/31 23:55:44   1286s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2479.9MB
[08/31 23:55:44   1286s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2479.9MB) @(0:21:26 - 0:21:26).
[08/31 23:55:44   1286s] *** Finished refinePlace (0:21:26 mem=2479.9M) ***
[08/31 23:55:44   1286s] *** maximum move = 0.00 um ***
[08/31 23:55:44   1286s] *** Finished re-routing un-routed nets (2479.9M) ***
[08/31 23:55:44   1286s] 
[08/31 23:55:44   1286s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=2479.9M) ***
[08/31 23:55:44   1286s] End: GigaOpt postEco DRV Optimization
[08/31 23:55:45   1286s] GigaOpt: WNS changes after routing: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[08/31 23:55:45   1286s] Begin: GigaOpt postEco optimization
[08/31 23:55:45   1286s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:55:45   1286s] PhyDesignGrid: maxLocalDensity 1.00
[08/31 23:55:45   1286s] ### Creating PhyDesignMc. totSessionCpu=0:21:27 mem=2321.5M
[08/31 23:55:45   1287s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:27 mem=2321.5M
[08/31 23:55:45   1287s] 
[08/31 23:55:45   1287s] #optDebug: {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {5, 0.379, 0.8500} {6, 0.130, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[08/31 23:55:45   1287s] ### Creating LA Mngr. totSessionCpu=0:21:27 mem=2321.5M
[08/31 23:55:45   1287s] ### Creating LA Mngr, finished. totSessionCpu=0:21:27 mem=2321.5M
[08/31 23:55:49   1291s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:55:49   1291s] *info: 2 special nets excluded.
[08/31 23:55:49   1291s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:55:49   1291s] *info: 32 multi-driver nets excluded.
[08/31 23:55:49   1291s] *info: 2078 no-driver nets excluded.
[08/31 23:55:50   1292s] PathGroup :  reg2reg  TargetSlack : 0 
[08/31 23:55:50   1292s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 20.35
[08/31 23:55:50   1292s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:55:50   1292s] Layer 4 has 2 constrained nets 
[08/31 23:55:50   1292s] **** End NDR-Layer Usage Statistics ****
[08/31 23:55:50   1292s] 
[08/31 23:55:50   1292s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2479.9M) ***
[08/31 23:55:50   1292s] 
[08/31 23:55:51   1292s] End: GigaOpt postEco optimization
[08/31 23:55:51   1293s] GigaOpt: WNS changes after postEco optimization: -922337203685477.500 -> -922337203685477.500 (bump = 0.0)
[08/31 23:55:51   1293s] GigaOpt: Skipping nonLegal postEco optimization
[08/31 23:55:51   1293s] *** Steiner Routed Nets: 0.041%; Threshold: 100; Threshold for Hold: 100
[08/31 23:55:51   1293s] ### Creating LA Mngr. totSessionCpu=0:21:33 mem=2321.5M
[08/31 23:55:51   1293s] ### Creating LA Mngr, finished. totSessionCpu=0:21:33 mem=2321.5M
[08/31 23:55:51   1293s] Re-routed 0 nets
[08/31 23:55:51   1293s] No multi-vt cells found. Aborting this optimization step
[08/31 23:55:51   1293s] 
[08/31 23:55:51   1293s] Active setup views:
[08/31 23:55:51   1293s]  default
[08/31 23:55:51   1293s]   Dominating endpoints: 0
[08/31 23:55:51   1293s]   Dominating TNS: -0.000
[08/31 23:55:51   1293s] 
[08/31 23:55:51   1293s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=10545 and nets=12853 using extraction engine 'preRoute' .
[08/31 23:55:51   1293s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:55:51   1293s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:55:51   1293s] PreRoute RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:55:51   1293s] RC Extraction called in multi-corner(1) mode.
[08/31 23:55:51   1293s] RCMode: PreRoute
[08/31 23:55:51   1293s]       RC Corner Indexes            0   
[08/31 23:55:51   1293s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:55:51   1293s] Resistance Scaling Factor    : 1.00000 
[08/31 23:55:51   1293s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:55:51   1293s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:55:51   1293s] Shrink Factor                : 1.00000
[08/31 23:55:51   1293s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[08/31 23:55:51   1293s] Using capacitance table file ...
[08/31 23:55:51   1293s] Initializing multi-corner capacitance tables ... 
[08/31 23:55:51   1293s] Initializing multi-corner resistance tables ...
[08/31 23:55:51   1293s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1827.195M)
[08/31 23:55:51   1293s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:55:51   1293s] [PSP]     Started earlyGlobalRoute kernel
[08/31 23:55:51   1293s] [PSP]     Initial Peak syMemory usage = 1827.2 MB
[08/31 23:55:51   1293s] (I)       Reading DB...
[08/31 23:55:51   1293s] (I)       before initializing RouteDB syMemory usage = 1832.7 MB
[08/31 23:55:51   1293s] (I)       congestionReportName   : 
[08/31 23:55:51   1293s] (I)       layerRangeFor2DCongestion : 
[08/31 23:55:51   1293s] (I)       buildTerm2TermWires    : 0
[08/31 23:55:51   1293s] (I)       doTrackAssignment      : 1
[08/31 23:55:51   1293s] (I)       dumpBookshelfFiles     : 0
[08/31 23:55:51   1293s] (I)       numThreads             : 6
[08/31 23:55:51   1293s] (I)       bufferingAwareRouting  : false
[08/31 23:55:51   1293s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:55:51   1293s] (I)       honorPin               : false
[08/31 23:55:51   1293s] (I)       honorPinGuide          : true
[08/31 23:55:51   1293s] (I)       honorPartition         : false
[08/31 23:55:51   1293s] (I)       allowPartitionCrossover: false
[08/31 23:55:51   1293s] (I)       honorSingleEntry       : true
[08/31 23:55:51   1293s] (I)       honorSingleEntryStrong : true
[08/31 23:55:51   1293s] (I)       handleViaSpacingRule   : false
[08/31 23:55:51   1293s] (I)       handleEolSpacingRule   : false
[08/31 23:55:51   1293s] (I)       PDConstraint           : none
[08/31 23:55:51   1293s] (I)       expBetterNDRHandling   : false
[08/31 23:55:51   1293s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:55:51   1293s] (I)       routingEffortLevel     : 3
[08/31 23:55:51   1293s] (I)       effortLevel            : standard
[08/31 23:55:51   1293s] [NR-eGR] minRouteLayer          : 2
[08/31 23:55:51   1293s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:55:51   1293s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:55:51   1293s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:55:51   1293s] (I)       numRowsPerGCell        : 1
[08/31 23:55:51   1293s] (I)       speedUpLargeDesign     : 0
[08/31 23:55:51   1293s] (I)       multiThreadingTA       : 1
[08/31 23:55:51   1293s] (I)       blkAwareLayerSwitching : 1
[08/31 23:55:51   1293s] (I)       optimizationMode       : false
[08/31 23:55:51   1293s] (I)       routeSecondPG          : false
[08/31 23:55:51   1293s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:55:51   1293s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:55:51   1293s] (I)       punchThroughDistance   : 500.00
[08/31 23:55:51   1293s] (I)       scenicBound            : 1.15
[08/31 23:55:51   1293s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:55:51   1293s] (I)       source-to-sink ratio   : 0.00
[08/31 23:55:51   1293s] (I)       targetCongestionRatioH : 1.00
[08/31 23:55:51   1293s] (I)       targetCongestionRatioV : 1.00
[08/31 23:55:51   1293s] (I)       layerCongestionRatio   : 0.70
[08/31 23:55:51   1293s] (I)       m1CongestionRatio      : 0.10
[08/31 23:55:51   1293s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:55:51   1293s] (I)       localRouteEffort       : 1.00
[08/31 23:55:51   1293s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:55:51   1293s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:55:51   1293s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:55:51   1293s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:55:51   1293s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:55:51   1293s] (I)       routeVias              : 
[08/31 23:55:51   1293s] (I)       readTROption           : true
[08/31 23:55:51   1293s] (I)       extraSpacingFactor     : 1.00
[08/31 23:55:51   1293s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:55:51   1293s] (I)       routeSelectedNetsOnly  : false
[08/31 23:55:51   1293s] (I)       clkNetUseMaxDemand     : false
[08/31 23:55:51   1293s] (I)       extraDemandForClocks   : 0
[08/31 23:55:51   1293s] (I)       steinerRemoveLayers    : false
[08/31 23:55:51   1293s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:55:51   1293s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:55:51   1293s] (I)       similarTopologyRoutingFast : false
[08/31 23:55:51   1293s] (I)       spanningTreeRefinement : false
[08/31 23:55:51   1293s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:55:51   1293s] (I)       starting read tracks
[08/31 23:55:51   1293s] (I)       build grid graph
[08/31 23:55:51   1293s] (I)       build grid graph start
[08/31 23:55:51   1293s] [NR-eGR] Layer1 has no routable track
[08/31 23:55:51   1293s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:55:51   1293s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:55:51   1293s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:55:51   1293s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:55:51   1293s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:55:51   1293s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:55:51   1293s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:55:51   1293s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:55:51   1293s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:55:51   1293s] (I)       build grid graph end
[08/31 23:55:51   1293s] (I)       numViaLayers=10
[08/31 23:55:51   1293s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:55:51   1293s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:55:51   1293s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:55:51   1293s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:55:51   1293s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:55:51   1293s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:55:51   1293s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:55:51   1293s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:55:51   1293s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:55:51   1293s] (I)       end build via table
[08/31 23:55:51   1293s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=9282 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:55:52   1293s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:55:52   1293s] (I)       readDataFromPlaceDB
[08/31 23:55:52   1293s] (I)       Read net information..
[08/31 23:55:52   1293s] [NR-eGR] Read numTotalNets=9704  numIgnoredNets=0
[08/31 23:55:52   1293s] (I)       Read testcase time = 0.010 seconds
[08/31 23:55:52   1293s] 
[08/31 23:55:52   1293s] (I)       read default dcut vias
[08/31 23:55:52   1293s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:55:52   1293s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:55:52   1293s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:55:52   1293s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:55:52   1293s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:55:52   1293s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:55:52   1293s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:55:52   1293s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:55:52   1293s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:55:52   1293s] (I)       build grid graph start
[08/31 23:55:52   1293s] (I)       build grid graph end
[08/31 23:55:52   1293s] (I)       Model blockage into capacity
[08/31 23:55:52   1293s] (I)       Read numBlocks=9282  numPreroutedWires=0  numCapScreens=0
[08/31 23:55:52   1293s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:55:52   1293s] (I)       blocked area on Layer2 : 1390536000  (0.24%)
[08/31 23:55:52   1293s] (I)       blocked area on Layer3 : 1686585600  (0.29%)
[08/31 23:55:52   1293s] (I)       blocked area on Layer4 : 2345328000  (0.40%)
[08/31 23:55:52   1293s] (I)       blocked area on Layer5 : 2722118400  (0.46%)
[08/31 23:55:52   1293s] (I)       blocked area on Layer6 : 2944689600  (0.50%)
[08/31 23:55:52   1293s] (I)       blocked area on Layer7 : 10936320000  (1.86%)
[08/31 23:55:52   1293s] (I)       blocked area on Layer8 : 11961600000  (2.04%)
[08/31 23:55:52   1293s] (I)       blocked area on Layer9 : 54796800000  (9.32%)
[08/31 23:55:52   1293s] (I)       blocked area on Layer10 : 213340160000  (36.30%)
[08/31 23:55:52   1293s] (I)       Modeling time = 0.060 seconds
[08/31 23:55:52   1293s] 
[08/31 23:55:52   1293s] (I)       Number of ignored nets = 0
[08/31 23:55:52   1293s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:55:52   1293s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:55:52   1293s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:55:52   1293s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:55:52   1293s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:55:52   1293s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:55:52   1293s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:55:52   1293s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:55:52   1293s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:55:52   1293s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1832.7 MB
[08/31 23:55:52   1293s] (I)       Ndr track 0 does not exist
[08/31 23:55:52   1293s] (I)       Layer1  viaCost=200.00
[08/31 23:55:52   1293s] (I)       Layer2  viaCost=200.00
[08/31 23:55:52   1293s] (I)       Layer3  viaCost=100.00
[08/31 23:55:52   1293s] (I)       Layer4  viaCost=100.00
[08/31 23:55:52   1293s] (I)       Layer5  viaCost=100.00
[08/31 23:55:52   1293s] (I)       Layer6  viaCost=100.00
[08/31 23:55:52   1293s] (I)       Layer7  viaCost=100.00
[08/31 23:55:52   1293s] (I)       Layer8  viaCost=100.00
[08/31 23:55:52   1293s] (I)       Layer9  viaCost=100.00
[08/31 23:55:52   1293s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:55:52   1293s] (I)       routing area        :  (0, 0) - (768360, 764960)
[08/31 23:55:52   1293s] (I)       core area           :  (10260, 10080) - (758100, 754880)
[08/31 23:55:52   1293s] (I)       Site Width          :   380  (dbu)
[08/31 23:55:52   1293s] (I)       Row Height          :  2800  (dbu)
[08/31 23:55:52   1293s] (I)       GCell Width         :  2800  (dbu)
[08/31 23:55:52   1293s] (I)       GCell Height        :  2800  (dbu)
[08/31 23:55:52   1293s] (I)       grid                :   274   273    10
[08/31 23:55:52   1293s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/31 23:55:52   1293s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/31 23:55:52   1293s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:55:52   1293s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:55:52   1293s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:55:52   1293s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:55:52   1293s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/31 23:55:52   1293s] (I)       Total num of tracks :     0  2022  2732  1372  1365  1372   455   456   238   228
[08/31 23:55:52   1293s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:55:52   1293s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:55:52   1293s] (I)       --------------------------------------------------------
[08/31 23:55:52   1293s] 
[08/31 23:55:52   1293s] [NR-eGR] ============ Routing rule table ============
[08/31 23:55:52   1293s] [NR-eGR] Rule id 0. Nets 9704 
[08/31 23:55:52   1293s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:55:52   1293s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:55:52   1293s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:55:52   1293s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:55:52   1293s] [NR-eGR] ========================================
[08/31 23:55:52   1293s] [NR-eGR] 
[08/31 23:55:52   1293s] (I)       After initializing earlyGlobalRoute syMemory usage = 1835.7 MB
[08/31 23:55:52   1293s] (I)       Loading and dumping file time : 0.23 seconds
[08/31 23:55:52   1293s] (I)       ============= Initialization =============
[08/31 23:55:52   1293s] (I)       totalPins=39296  totalGlobalPin=39063 (99.41%)
[08/31 23:55:52   1294s] (I)       total 2D Cap : 2769597 = (1305030 H, 1464567 V)
[08/31 23:55:52   1294s] [NR-eGR] Layer group 1: route 9704 net(s) in layer range [2, 10]
[08/31 23:55:52   1294s] (I)       ============  Phase 1a Route ============
[08/31 23:55:52   1294s] (I)       Phase 1a runs 0.04 seconds
[08/31 23:55:52   1294s] (I)       Usage: 120422 = (60702 H, 59720 V) = (4.65% H, 4.08% V) = (8.498e+04um H, 8.361e+04um V)
[08/31 23:55:52   1294s] (I)       
[08/31 23:55:52   1294s] (I)       ============  Phase 1b Route ============
[08/31 23:55:52   1294s] (I)       Usage: 120422 = (60702 H, 59720 V) = (4.65% H, 4.08% V) = (8.498e+04um H, 8.361e+04um V)
[08/31 23:55:52   1294s] (I)       
[08/31 23:55:52   1294s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.685908e+05um
[08/31 23:55:52   1294s] (I)       ============  Phase 1c Route ============
[08/31 23:55:52   1294s] (I)       Usage: 120422 = (60702 H, 59720 V) = (4.65% H, 4.08% V) = (8.498e+04um H, 8.361e+04um V)
[08/31 23:55:52   1294s] (I)       
[08/31 23:55:52   1294s] (I)       ============  Phase 1d Route ============
[08/31 23:55:52   1294s] (I)       Usage: 120422 = (60702 H, 59720 V) = (4.65% H, 4.08% V) = (8.498e+04um H, 8.361e+04um V)
[08/31 23:55:52   1294s] (I)       
[08/31 23:55:52   1294s] (I)       ============  Phase 1e Route ============
[08/31 23:55:52   1294s] (I)       Phase 1e runs 0.00 seconds
[08/31 23:55:52   1294s] (I)       Usage: 120422 = (60702 H, 59720 V) = (4.65% H, 4.08% V) = (8.498e+04um H, 8.361e+04um V)
[08/31 23:55:52   1294s] (I)       
[08/31 23:55:52   1294s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.685908e+05um
[08/31 23:55:52   1294s] [NR-eGR] 
[08/31 23:55:52   1294s] (I)       ============  Phase 1l Route ============
[08/31 23:55:52   1294s] (I)       Phase 1l runs 0.12 seconds
[08/31 23:55:52   1294s] (I)       
[08/31 23:55:52   1294s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[08/31 23:55:52   1294s] [NR-eGR]                OverCon            
[08/31 23:55:52   1294s] [NR-eGR]                 #Gcell     %Gcell
[08/31 23:55:52   1294s] [NR-eGR] Layer              (1)    OverCon 
[08/31 23:55:52   1294s] [NR-eGR] ------------------------------------
[08/31 23:55:52   1294s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[08/31 23:55:52   1294s] [NR-eGR] Layer2       4( 0.01%)   ( 0.01%) 
[08/31 23:55:52   1294s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[08/31 23:55:52   1294s] [NR-eGR] Layer4       6( 0.01%)   ( 0.01%) 
[08/31 23:55:52   1294s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[08/31 23:55:52   1294s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[08/31 23:55:52   1294s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[08/31 23:55:52   1294s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[08/31 23:55:52   1294s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[08/31 23:55:52   1294s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[08/31 23:55:52   1294s] [NR-eGR] ------------------------------------
[08/31 23:55:52   1294s] [NR-eGR] Total       10( 0.00%)   ( 0.00%) 
[08/31 23:55:52   1294s] [NR-eGR] 
[08/31 23:55:52   1294s] (I)       Total Global Routing Runtime: 0.30 seconds
[08/31 23:55:52   1294s] (I)       total 2D Cap : 2771167 = (1305723 H, 1465444 V)
[08/31 23:55:52   1294s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:55:52   1294s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/31 23:55:52   1294s] [NR-eGR] End Peak syMemory usage = 1835.7 MB
[08/31 23:55:52   1294s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.56 seconds
[08/31 23:55:52   1294s] [hotspot] +------------+---------------+---------------+
[08/31 23:55:52   1294s] [hotspot] |            |   max hotspot | total hotspot |
[08/31 23:55:52   1294s] [hotspot] +------------+---------------+---------------+
[08/31 23:55:52   1294s] [hotspot] | normalized |          0.00 |          0.00 |
[08/31 23:55:52   1294s] [hotspot] +------------+---------------+---------------+
[08/31 23:55:52   1294s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/31 23:55:52   1294s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/31 23:55:52   1294s] #################################################################################
[08/31 23:55:52   1294s] # Design Stage: PreRoute
[08/31 23:55:52   1294s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:55:52   1294s] # Design Mode: 90nm
[08/31 23:55:52   1294s] # Analysis Mode: MMMC OCV 
[08/31 23:55:52   1294s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:55:52   1294s] # Signoff Settings: SI Off 
[08/31 23:55:52   1294s] #################################################################################
[08/31 23:55:53   1295s] Topological Sorting (REAL = 0:00:01.0, MEM = 1883.0M, InitMEM = 1881.4M)
[08/31 23:55:53   1295s] Calculate early delays in OCV mode...
[08/31 23:55:53   1295s] Calculate late delays in OCV mode...
[08/31 23:55:53   1295s] Start delay calculation (fullDC) (6 T). (MEM=1882.98)
[08/31 23:55:53   1296s] End AAE Lib Interpolated Model. (MEM=1907.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:55:55   1302s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:55:55   1302s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 224. 
[08/31 23:55:55   1302s] Total number of fetched objects 14155
[08/31 23:55:55   1302s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:55:55   1302s] End delay calculation. (MEM=2252.78 CPU=0:00:06.7 REAL=0:00:02.0)
[08/31 23:55:55   1302s] End delay calculation (fullDC). (MEM=2252.78 CPU=0:00:07.0 REAL=0:00:02.0)
[08/31 23:55:55   1302s] *** CDM Built up (cpu=0:00:08.4  real=0:00:03.0  mem= 2252.8M) ***
[08/31 23:55:56   1303s] *** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:04.0 totSessionCpu=0:21:44 mem=2220.8M)
[08/31 23:55:56   1303s] Reported timing to dir ./timingReports
[08/31 23:55:56   1303s] **optDesign ... cpu = 0:01:40, real = 0:01:05, mem = 1403.1M, totSessionCpu=0:21:44 **
[08/31 23:55:57   1304s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.351%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:41, real = 0:01:06, mem = 1403.9M, totSessionCpu=0:21:45 **
[08/31 23:55:57   1304s] *** Finished optDesign ***
[08/31 23:55:57   1304s] 
[08/31 23:55:57   1304s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:22 real=  0:01:26)
[08/31 23:55:57   1304s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:13.5 real=0:00:13.4)
[08/31 23:55:57   1304s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:06.7 real=0:00:06.6)
[08/31 23:55:57   1304s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:06.5 real=0:00:04.1)
[08/31 23:55:57   1304s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:20.6 real=0:00:13.9)
[08/31 23:55:57   1304s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:55:57   1304s] Deleting Lib Analyzer.
[08/31 23:55:57   1304s] Info: Destroy the CCOpt slew target map.
[08/31 23:55:57   1305s] <CMD> optDesign -postCTS -hold
[08/31 23:55:57   1305s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/31 23:55:57   1305s] GigaOpt running with 6 threads.
[08/31 23:55:57   1305s] Info: 6 threads available for lower-level modules during optimization.
[08/31 23:55:57   1305s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:55:57   1305s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:55:58   1306s] #spOpts: mergeVia=F 
[08/31 23:55:58   1306s] #spOpts: mergeVia=F 
[08/31 23:55:58   1306s] 
[08/31 23:55:58   1306s] Creating Lib Analyzer ...
[08/31 23:55:58   1306s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:55:58   1306s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:55:58   1306s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:55:58   1306s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:55:58   1306s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:55:58   1306s] 
[08/31 23:55:58   1306s] Creating Lib Analyzer, finished. 
[08/31 23:55:58   1307s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1291.9M, totSessionCpu=0:21:47 **
[08/31 23:55:58   1307s] *** optDesign -postCTS ***
[08/31 23:55:58   1307s] DRC Margin: user margin 0.0
[08/31 23:55:58   1307s] Hold Target Slack: user slack 0
[08/31 23:55:58   1307s] Setup Target Slack: user slack 0;
[08/31 23:55:58   1307s] setUsefulSkewMode -ecoRoute false
[08/31 23:55:58   1307s] Deleting Cell Server ...
[08/31 23:55:58   1307s] Deleting Lib Analyzer.
[08/31 23:55:58   1307s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:55:58   1307s] Summary for sequential cells identification: 
[08/31 23:55:58   1307s]   Identified SBFF number: 16
[08/31 23:55:58   1307s]   Identified MBFF number: 0
[08/31 23:55:58   1307s]   Identified SB Latch number: 0
[08/31 23:55:58   1307s]   Identified MB Latch number: 0
[08/31 23:55:58   1307s]   Not identified SBFF number: 0
[08/31 23:55:58   1307s]   Not identified MBFF number: 0
[08/31 23:55:58   1307s]   Not identified SB Latch number: 0
[08/31 23:55:58   1307s]   Not identified MB Latch number: 0
[08/31 23:55:58   1307s]   Number of sequential cells which are not FFs: 13
[08/31 23:55:58   1307s] Creating Cell Server, finished. 
[08/31 23:55:58   1307s] 
[08/31 23:55:58   1307s] Deleting Cell Server ...
[08/31 23:55:58   1307s] Start to check current routing status for nets...
[08/31 23:55:59   1307s] All nets are already routed correctly.
[08/31 23:55:59   1307s] End to check current routing status for nets (mem=1823.2M)
[08/31 23:55:59   1307s] *info: All cells identified as Buffer and Delay cells:
[08/31 23:55:59   1307s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[08/31 23:55:59   1307s] *info: ------------------------------------------------------------------
[08/31 23:55:59   1307s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[08/31 23:55:59   1307s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[08/31 23:55:59   1307s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[08/31 23:55:59   1307s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[08/31 23:55:59   1307s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[08/31 23:55:59   1307s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[08/31 23:55:59   1307s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[08/31 23:55:59   1307s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[08/31 23:55:59   1307s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[08/31 23:55:59   1307s] PhyDesignGrid: maxLocalDensity 0.98
[08/31 23:55:59   1307s] ### Creating PhyDesignMc. totSessionCpu=0:21:47 mem=1823.2M
[08/31 23:55:59   1307s] #spOpts: mergeVia=F 
[08/31 23:55:59   1307s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:55:59   1307s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:55:59   1307s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:47 mem=1823.2M
[08/31 23:55:59   1307s] GigaOpt Hold Optimizer is used
[08/31 23:55:59   1307s] End AAE Lib Interpolated Model. (MEM=1823.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:55:59   1307s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:21:48 mem=1823.2M ***
[08/31 23:55:59   1307s] ### Creating LA Mngr. totSessionCpu=0:21:48 mem=1823.2M
[08/31 23:56:00   1308s] ### Creating LA Mngr, finished. totSessionCpu=0:21:48 mem=1823.2M
[08/31 23:56:00   1308s] ### Creating LA Mngr. totSessionCpu=0:21:49 mem=1971.6M
[08/31 23:56:00   1308s] ### Creating LA Mngr, finished. totSessionCpu=0:21:49 mem=1971.6M
[08/31 23:56:00   1308s] 
[08/31 23:56:00   1308s] Creating Lib Analyzer ...
[08/31 23:56:00   1308s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:56:00   1308s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:56:00   1308s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:56:00   1308s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:56:00   1308s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:56:00   1308s] 
[08/31 23:56:01   1309s] Creating Lib Analyzer, finished. 
[08/31 23:56:01   1309s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[08/31 23:56:01   1309s] *info: Run optDesign holdfix with 6 threads.
[08/31 23:56:01   1309s] Effort level <high> specified for reg2reg path_group
[08/31 23:56:01   1309s] End AAE Lib Interpolated Model. (MEM=2442.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:56:01   1309s] **INFO: Starting Non-Blocking QThread
[08/31 23:56:01   1309s] **INFO: Distributing 6 CPU to Master 3 CPU and QThread 3 CPU
[08/31 23:56:01   1309s] Non-Blocking console log file: /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/opt_qtdata_oASTYR/qtjob.1598910961.console
[08/31 23:56:01   1309s] Multi-CPU acceleration using 2 CPU(s).
[08/31 23:56:01   1310s] #################################################################################
[08/31 23:56:01   1310s] # Design Stage: PreRoute
[08/31 23:56:01   1310s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:56:01   1310s] # Design Mode: 90nm
[08/31 23:56:01   1310s] # Analysis Mode: MMMC OCV 
[08/31 23:56:01   1310s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:56:01   1310s] # Signoff Settings: SI On 
[08/31 23:56:01   1310s] #################################################################################
[08/31 23:56:01   1310s] Topological Sorting (REAL = 0:00:00.0, MEM = 2440.9M, InitMEM = 2440.9M)
[08/31 23:56:01   1310s] Calculate early delays in OCV mode...
[08/31 23:56:01   1310s] Calculate late delays in OCV mode...
[08/31 23:56:01   1310s] Start delay calculation (fullDC) (3 T). (MEM=2440.87)
[08/31 23:56:01   1310s] End AAE Lib Interpolated Model. (MEM=2465.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:56:05   1316s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:56:05   1316s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 224. 
[08/31 23:56:05   1316s] Total number of fetched objects 14155
[08/31 23:56:05   1317s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:56:05   1317s] End delay calculation. (MEM=2644.96 CPU=0:00:06.7 REAL=0:00:04.0)
[08/31 23:56:05   1317s] End delay calculation (fullDC). (MEM=2644.96 CPU=0:00:06.9 REAL=0:00:04.0)
[08/31 23:56:05   1317s] *** CDM Built up (cpu=0:00:07.1  real=0:00:04.0  mem= 2645.0M) ***
[08/31 23:56:06   1317s] *** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:05.0 totSessionCpu=0:21:58 mem=2613.0M)
[08/31 23:56:06   1317s] Done building cte setup timing graph (fixHold) cpu=0:00:10.4 real=0:00:07.0 totSessionCpu=0:21:58 mem=2613.0M ***
[08/31 23:56:06   1318s] *info: category slack lower bound [L 0.0] default
[08/31 23:56:06   1318s] *info: category slack lower bound [H 0.0] reg2reg 
[08/31 23:56:06   1318s] --------------------------------------------------- 
[08/31 23:56:06   1318s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/31 23:56:06   1318s] --------------------------------------------------- 
[08/31 23:56:06   1318s]          WNS    reg2regWNS
[08/31 23:56:06   1318s]  -922337203685477.625 ns   -922337203685477.625 ns
[08/31 23:56:06   1318s] --------------------------------------------------- 
[08/31 23:56:06   1318s]  
   ____________________________________________________________________
__/ message from Non-Blocking QThread
[08/31 23:56:07   1327s] [08/31 23:56:01   1309s] Multithreaded Timing Analysis is initialized with 3 threads
[08/31 23:56:01   1309s] 
[08/31 23:56:01   1309s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:56:01   1309s] Info: 3 threads available for lower-level modules during optimization.
[08/31 23:56:01   1309s] #################################################################################
[08/31 23:56:01   1309s] # Design Stage: PreRoute
[08/31 23:56:01   1309s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:56:01   1309s] # Design Mode: 90nm
[08/31 23:56:01   1309s] # Analysis Mode: MMMC OCV 
[08/31 23:56:01   1309s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:56:01   1309s] # Signoff Settings: SI On 
[08/31 23:56:01   1309s] #################################################################################
[08/31 23:56:01   1309s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[08/31 23:56:01   1309s] Calculate late delays in OCV mode...
[08/31 23:56:01   1309s] Calculate early delays in OCV mode...
[08/31 23:56:01   1309s] Start delay calculation (fullDC) (3 T). (MEM=0)
[08/31 23:56:01   1309s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:56:01   1309s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:56:01   1309s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 13976. 
[08/31 23:56:01   1309s] Total number of fetched objects 14155
[08/31 23:56:01   1309s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/31 23:56:01   1309s] End delay calculation. (MEM=0 CPU=0:00:06.4 REAL=0:00:04.0)
[08/31 23:56:01   1309s] End delay calculation (fullDC). (MEM=0 CPU=0:00:06.6 REAL=0:00:04.0)
[08/31 23:56:01   1309s] *** CDM Built up (cpu=0:00:06.7  real=0:00:04.0  mem= 0.0M) ***
[08/31 23:56:01   1309s] *** Done Building Timing Graph (cpu=0:00:07.6 real=0:00:04.0 totSessionCpu=0:02:07 mem=0.0M)
[08/31 23:56:01   1309s] Done building cte hold timing graph (fixHold) cpu=0:00:09.0 real=0:00:05.0 totSessionCpu=0:02:07 mem=0.0M ***
[08/31 23:56:01   1309s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:09.3 real=0:00:06.0 totSessionCpu=0:02:07 mem=0.0M ***
[08/31 23:56:01   1309s] Info: pop threads available for lower-level modules during optimization.
_______________________________________________________________________
[08/31 23:56:07   1327s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.351%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[08/31 23:56:07   1327s] Deleting Lib Analyzer.
[08/31 23:56:07   1327s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:56:07   1327s] Summary for sequential cells identification: 
[08/31 23:56:07   1327s]   Identified SBFF number: 16
[08/31 23:56:07   1327s]   Identified MBFF number: 0
[08/31 23:56:07   1327s]   Identified SB Latch number: 0
[08/31 23:56:07   1327s]   Identified MB Latch number: 0
[08/31 23:56:07   1327s]   Not identified SBFF number: 0
[08/31 23:56:07   1327s]   Not identified MBFF number: 0
[08/31 23:56:07   1327s]   Not identified SB Latch number: 0
[08/31 23:56:07   1327s]   Not identified MB Latch number: 0
[08/31 23:56:07   1327s]   Number of sequential cells which are not FFs: 13
[08/31 23:56:07   1327s] Creating Cell Server, finished. 
[08/31 23:56:07   1327s] 
[08/31 23:56:07   1327s] Deleting Cell Server ...
[08/31 23:56:07   1327s] 
[08/31 23:56:07   1327s] Creating Lib Analyzer ...
[08/31 23:56:07   1327s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:56:07   1327s] Summary for sequential cells identification: 
[08/31 23:56:07   1327s]   Identified SBFF number: 16
[08/31 23:56:07   1327s]   Identified MBFF number: 0
[08/31 23:56:07   1327s]   Identified SB Latch number: 0
[08/31 23:56:07   1327s]   Identified MB Latch number: 0
[08/31 23:56:07   1327s]   Not identified SBFF number: 0
[08/31 23:56:07   1327s]   Not identified MBFF number: 0
[08/31 23:56:07   1327s]   Not identified SB Latch number: 0
[08/31 23:56:07   1327s]   Not identified MB Latch number: 0
[08/31 23:56:07   1327s]   Number of sequential cells which are not FFs: 13
[08/31 23:56:07   1327s] Creating Cell Server, finished. 
[08/31 23:56:07   1327s] 
[08/31 23:56:07   1327s] 
[08/31 23:56:07   1327s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:56:07   1327s]   
[08/31 23:56:07   1327s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:56:07   1327s]   Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:56:07   1327s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:56:07   1327s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:56:07   1327s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:56:07   1327s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:56:07   1327s] 
[08/31 23:56:08   1328s] Creating Lib Analyzer, finished. 
[08/31 23:56:08   1328s] 
[08/31 23:56:08   1328s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[08/31 23:56:08   1328s] *Info: worst delay setup view: default
[08/31 23:56:08   1328s] Footprint list for hold buffering (delay unit: ps)
[08/31 23:56:08   1328s] =================================================================
[08/31 23:56:08   1328s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[08/31 23:56:08   1328s] ------------------------------------------------------------------
[08/31 23:56:08   1328s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[08/31 23:56:08   1328s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[08/31 23:56:08   1328s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[08/31 23:56:08   1328s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[08/31 23:56:08   1328s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[08/31 23:56:08   1328s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[08/31 23:56:08   1328s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[08/31 23:56:08   1328s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[08/31 23:56:08   1328s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[08/31 23:56:08   1328s] =================================================================
[08/31 23:56:08   1328s] **optDesign ... cpu = 0:00:21, real = 0:00:10, mem = 1414.9M, totSessionCpu=0:22:08 **
[08/31 23:56:08   1328s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:56:08   1328s] --------------------------------------------------- 
[08/31 23:56:08   1328s]    Hold Timing Summary  - Initial 
[08/31 23:56:08   1328s] --------------------------------------------------- 
[08/31 23:56:08   1328s]  Target slack: 0.000 ns
[08/31 23:56:08   1328s] View: default 
[08/31 23:56:08   1328s] 	WNS: 200000.000 
[08/31 23:56:08   1328s] 	TNS: 0.000 
[08/31 23:56:08   1328s] 	VP: 0 
[08/31 23:56:08   1328s] 	Worst hold path end point: datapath_i/execute_stage_dp/alu_reg_out/D_I_0/Q_reg/D 
[08/31 23:56:08   1328s] --------------------------------------------------- 
[08/31 23:56:08   1328s]    Setup Timing Summary  - Initial 
[08/31 23:56:08   1328s] --------------------------------------------------- 
[08/31 23:56:08   1328s]  Target slack: 0.000 ns
[08/31 23:56:08   1328s] View: default 
[08/31 23:56:08   1328s] 	WNS: 922337203685477.625 
[08/31 23:56:08   1328s] 	TNS: 0.000 
[08/31 23:56:08   1328s] 	VP: 0 
[08/31 23:56:08   1328s] 	Worst setup path end point:[NULL] 
[08/31 23:56:08   1328s] --------------------------------------------------- 
[08/31 23:56:08   1328s] *** Hold timing is met. Hold fixing is not needed 
[08/31 23:56:08   1328s] 
[08/31 23:56:08   1328s] Active setup views:
[08/31 23:56:08   1328s]  default
[08/31 23:56:08   1328s]   Dominating endpoints: 0
[08/31 23:56:08   1328s]   Dominating TNS: -0.000
[08/31 23:56:08   1328s] 
[08/31 23:56:08   1328s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[08/31 23:56:08   1328s] [NR-eGR] Started earlyGlobalRoute kernel
[08/31 23:56:08   1328s] [NR-eGR] Initial Peak syMemory usage = 1908.0 MB
[08/31 23:56:08   1328s] (I)       Reading DB...
[08/31 23:56:08   1328s] (I)       before initializing RouteDB syMemory usage = 1913.5 MB
[08/31 23:56:08   1328s] (I)       congestionReportName   : 
[08/31 23:56:08   1328s] (I)       layerRangeFor2DCongestion : 
[08/31 23:56:08   1328s] (I)       buildTerm2TermWires    : 0
[08/31 23:56:08   1328s] (I)       doTrackAssignment      : 1
[08/31 23:56:08   1328s] (I)       dumpBookshelfFiles     : 0
[08/31 23:56:08   1328s] (I)       numThreads             : 6
[08/31 23:56:08   1328s] (I)       bufferingAwareRouting  : false
[08/31 23:56:08   1328s] [NR-eGR] honorMsvRouteConstraint: false
[08/31 23:56:08   1328s] (I)       honorPin               : false
[08/31 23:56:08   1328s] (I)       honorPinGuide          : true
[08/31 23:56:08   1328s] (I)       honorPartition         : false
[08/31 23:56:08   1328s] (I)       allowPartitionCrossover: false
[08/31 23:56:08   1328s] (I)       honorSingleEntry       : true
[08/31 23:56:08   1328s] (I)       honorSingleEntryStrong : true
[08/31 23:56:08   1328s] (I)       handleViaSpacingRule   : false
[08/31 23:56:08   1328s] (I)       handleEolSpacingRule   : false
[08/31 23:56:08   1328s] (I)       PDConstraint           : none
[08/31 23:56:08   1328s] (I)       expBetterNDRHandling   : false
[08/31 23:56:08   1328s] [NR-eGR] honorClockSpecNDR      : 0
[08/31 23:56:08   1328s] (I)       routingEffortLevel     : 3
[08/31 23:56:08   1328s] (I)       effortLevel            : standard
[08/31 23:56:08   1328s] [NR-eGR] minRouteLayer          : 2
[08/31 23:56:08   1328s] [NR-eGR] maxRouteLayer          : 127
[08/31 23:56:08   1328s] (I)       relaxedTopLayerCeiling : 127
[08/31 23:56:08   1328s] (I)       relaxedBottomLayerFloor: 2
[08/31 23:56:08   1328s] (I)       numRowsPerGCell        : 1
[08/31 23:56:08   1328s] (I)       speedUpLargeDesign     : 0
[08/31 23:56:08   1328s] (I)       multiThreadingTA       : 1
[08/31 23:56:08   1328s] (I)       blkAwareLayerSwitching : 1
[08/31 23:56:08   1328s] (I)       optimizationMode       : false
[08/31 23:56:08   1328s] (I)       routeSecondPG          : false
[08/31 23:56:08   1328s] (I)       scenicRatioForLayerRelax: 0.00
[08/31 23:56:08   1328s] (I)       detourLimitForLayerRelax: 0.00
[08/31 23:56:08   1328s] (I)       punchThroughDistance   : 500.00
[08/31 23:56:08   1328s] (I)       scenicBound            : 1.15
[08/31 23:56:08   1328s] (I)       maxScenicToAvoidBlk    : 100.00
[08/31 23:56:08   1328s] (I)       source-to-sink ratio   : 0.00
[08/31 23:56:08   1328s] (I)       targetCongestionRatioH : 1.00
[08/31 23:56:08   1328s] (I)       targetCongestionRatioV : 1.00
[08/31 23:56:08   1328s] (I)       layerCongestionRatio   : 0.70
[08/31 23:56:08   1328s] (I)       m1CongestionRatio      : 0.10
[08/31 23:56:08   1328s] (I)       m2m3CongestionRatio    : 0.70
[08/31 23:56:08   1328s] (I)       localRouteEffort       : 1.00
[08/31 23:56:08   1328s] (I)       numSitesBlockedByOneVia: 8.00
[08/31 23:56:08   1328s] (I)       supplyScaleFactorH     : 1.00
[08/31 23:56:08   1328s] (I)       supplyScaleFactorV     : 1.00
[08/31 23:56:08   1328s] (I)       highlight3DOverflowFactor: 0.00
[08/31 23:56:08   1328s] (I)       doubleCutViaModelingRatio: 0.00
[08/31 23:56:08   1328s] (I)       routeVias              : 
[08/31 23:56:08   1328s] (I)       readTROption           : true
[08/31 23:56:08   1328s] (I)       extraSpacingFactor     : 1.00
[08/31 23:56:08   1328s] [NR-eGR] numTracksPerClockWire  : 0
[08/31 23:56:08   1328s] (I)       routeSelectedNetsOnly  : false
[08/31 23:56:08   1328s] (I)       clkNetUseMaxDemand     : false
[08/31 23:56:08   1328s] (I)       extraDemandForClocks   : 0
[08/31 23:56:08   1328s] (I)       steinerRemoveLayers    : false
[08/31 23:56:08   1328s] (I)       demoteLayerScenicScale : 1.00
[08/31 23:56:08   1328s] (I)       nonpreferLayerCostScale : 100.00
[08/31 23:56:08   1328s] (I)       similarTopologyRoutingFast : false
[08/31 23:56:08   1328s] (I)       spanningTreeRefinement : false
[08/31 23:56:08   1328s] (I)       spanningTreeRefinementAlpha : 0.50
[08/31 23:56:08   1328s] (I)       starting read tracks
[08/31 23:56:08   1328s] (I)       build grid graph
[08/31 23:56:08   1328s] (I)       build grid graph start
[08/31 23:56:08   1328s] [NR-eGR] Layer1 has no routable track
[08/31 23:56:08   1328s] [NR-eGR] Layer2 has single uniform track structure
[08/31 23:56:08   1328s] [NR-eGR] Layer3 has single uniform track structure
[08/31 23:56:08   1328s] [NR-eGR] Layer4 has single uniform track structure
[08/31 23:56:08   1328s] [NR-eGR] Layer5 has single uniform track structure
[08/31 23:56:08   1328s] [NR-eGR] Layer6 has single uniform track structure
[08/31 23:56:08   1328s] [NR-eGR] Layer7 has single uniform track structure
[08/31 23:56:08   1328s] [NR-eGR] Layer8 has single uniform track structure
[08/31 23:56:08   1328s] [NR-eGR] Layer9 has single uniform track structure
[08/31 23:56:08   1328s] [NR-eGR] Layer10 has single uniform track structure
[08/31 23:56:08   1328s] (I)       build grid graph end
[08/31 23:56:08   1328s] (I)       numViaLayers=10
[08/31 23:56:08   1328s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:56:08   1328s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:56:08   1328s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:56:08   1328s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:56:08   1328s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:56:08   1328s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:56:08   1328s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:56:08   1328s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:56:08   1328s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:56:08   1328s] (I)       end build via table
[08/31 23:56:08   1328s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=9282 numBumpBlks=0 numBoundaryFakeBlks=0
[08/31 23:56:08   1328s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[08/31 23:56:08   1328s] (I)       readDataFromPlaceDB
[08/31 23:56:08   1328s] (I)       Read net information..
[08/31 23:56:08   1328s] [NR-eGR] Read numTotalNets=9704  numIgnoredNets=0
[08/31 23:56:08   1328s] (I)       Read testcase time = 0.020 seconds
[08/31 23:56:08   1328s] 
[08/31 23:56:08   1328s] (I)       read default dcut vias
[08/31 23:56:08   1328s] (I)       Reading via via1_8 for layer: 0 
[08/31 23:56:08   1328s] (I)       Reading via via2_8 for layer: 1 
[08/31 23:56:08   1328s] (I)       Reading via via3_2 for layer: 2 
[08/31 23:56:08   1328s] (I)       Reading via via4_0 for layer: 3 
[08/31 23:56:08   1328s] (I)       Reading via via5_0 for layer: 4 
[08/31 23:56:08   1328s] (I)       Reading via via6_0 for layer: 5 
[08/31 23:56:08   1328s] (I)       Reading via via7_0 for layer: 6 
[08/31 23:56:08   1328s] (I)       Reading via via8_0 for layer: 7 
[08/31 23:56:08   1328s] (I)       Reading via via9_0 for layer: 8 
[08/31 23:56:08   1328s] (I)       build grid graph start
[08/31 23:56:08   1328s] (I)       build grid graph end
[08/31 23:56:08   1328s] (I)       Model blockage into capacity
[08/31 23:56:08   1328s] (I)       Read numBlocks=9282  numPreroutedWires=0  numCapScreens=0
[08/31 23:56:08   1328s] (I)       blocked area on Layer1 : 0  (0.00%)
[08/31 23:56:08   1328s] (I)       blocked area on Layer2 : 1390536000  (0.24%)
[08/31 23:56:08   1328s] (I)       blocked area on Layer3 : 1686585600  (0.29%)
[08/31 23:56:08   1328s] (I)       blocked area on Layer4 : 2345328000  (0.40%)
[08/31 23:56:08   1328s] (I)       blocked area on Layer5 : 2722118400  (0.46%)
[08/31 23:56:08   1328s] (I)       blocked area on Layer6 : 2944689600  (0.50%)
[08/31 23:56:08   1328s] (I)       blocked area on Layer7 : 10936320000  (1.86%)
[08/31 23:56:08   1328s] (I)       blocked area on Layer8 : 11961600000  (2.04%)
[08/31 23:56:08   1328s] (I)       blocked area on Layer9 : 54796800000  (9.32%)
[08/31 23:56:08   1328s] (I)       blocked area on Layer10 : 213340160000  (36.30%)
[08/31 23:56:08   1328s] (I)       Modeling time = 0.050 seconds
[08/31 23:56:08   1328s] 
[08/31 23:56:08   1328s] (I)       Number of ignored nets = 0
[08/31 23:56:08   1328s] (I)       Number of fixed nets = 0.  Ignored: Yes
[08/31 23:56:08   1328s] (I)       Number of clock nets = 0.  Ignored: No
[08/31 23:56:08   1328s] (I)       Number of analog nets = 0.  Ignored: Yes
[08/31 23:56:08   1328s] (I)       Number of special nets = 0.  Ignored: Yes
[08/31 23:56:08   1328s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[08/31 23:56:08   1328s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[08/31 23:56:08   1328s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[08/31 23:56:08   1328s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[08/31 23:56:08   1328s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[08/31 23:56:08   1328s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1913.5 MB
[08/31 23:56:08   1328s] (I)       Ndr track 0 does not exist
[08/31 23:56:08   1328s] (I)       Layer1  viaCost=200.00
[08/31 23:56:08   1328s] (I)       Layer2  viaCost=200.00
[08/31 23:56:08   1328s] (I)       Layer3  viaCost=100.00
[08/31 23:56:08   1328s] (I)       Layer4  viaCost=100.00
[08/31 23:56:08   1328s] (I)       Layer5  viaCost=100.00
[08/31 23:56:08   1328s] (I)       Layer6  viaCost=100.00
[08/31 23:56:08   1328s] (I)       Layer7  viaCost=100.00
[08/31 23:56:08   1328s] (I)       Layer8  viaCost=100.00
[08/31 23:56:08   1328s] (I)       Layer9  viaCost=100.00
[08/31 23:56:08   1328s] (I)       ---------------------Grid Graph Info--------------------
[08/31 23:56:08   1328s] (I)       routing area        :  (0, 0) - (768360, 764960)
[08/31 23:56:08   1328s] (I)       core area           :  (10260, 10080) - (758100, 754880)
[08/31 23:56:08   1328s] (I)       Site Width          :   380  (dbu)
[08/31 23:56:08   1328s] (I)       Row Height          :  2800  (dbu)
[08/31 23:56:08   1328s] (I)       GCell Width         :  2800  (dbu)
[08/31 23:56:08   1328s] (I)       GCell Height        :  2800  (dbu)
[08/31 23:56:08   1328s] (I)       grid                :   274   273    10
[08/31 23:56:08   1328s] (I)       vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[08/31 23:56:08   1328s] (I)       horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[08/31 23:56:08   1328s] (I)       Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[08/31 23:56:08   1328s] (I)       Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[08/31 23:56:08   1328s] (I)       Default pitch size  :   270   380   280   560   560   560  1680  1680  3200  3360
[08/31 23:56:08   1328s] (I)       First Track Coord   :     0   190   140   370   700   370  1820  2050  3820  3730
[08/31 23:56:08   1328s] (I)       Num tracks per GCell: 10.37  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[08/31 23:56:08   1328s] (I)       Total num of tracks :     0  2022  2732  1372  1365  1372   455   456   238   228
[08/31 23:56:08   1328s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[08/31 23:56:08   1328s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[08/31 23:56:08   1328s] (I)       --------------------------------------------------------
[08/31 23:56:08   1328s] 
[08/31 23:56:08   1328s] [NR-eGR] ============ Routing rule table ============
[08/31 23:56:08   1328s] [NR-eGR] Rule id 0. Nets 9704 
[08/31 23:56:08   1328s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[08/31 23:56:08   1328s] [NR-eGR] Pitch:  L1=270  L2=380  L3=280  L4=560  L5=560  L6=560  L7=1680  L8=1680  L9=3200  L10=3360
[08/31 23:56:08   1328s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:56:08   1328s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[08/31 23:56:08   1328s] [NR-eGR] ========================================
[08/31 23:56:08   1328s] [NR-eGR] 
[08/31 23:56:08   1328s] (I)       After initializing earlyGlobalRoute syMemory usage = 1916.5 MB
[08/31 23:56:08   1328s] (I)       Loading and dumping file time : 0.23 seconds
[08/31 23:56:08   1328s] (I)       ============= Initialization =============
[08/31 23:56:08   1328s] (I)       totalPins=39296  totalGlobalPin=39063 (99.41%)
[08/31 23:56:08   1328s] (I)       total 2D Cap : 2769597 = (1305030 H, 1464567 V)
[08/31 23:56:08   1328s] [NR-eGR] Layer group 1: route 9704 net(s) in layer range [2, 10]
[08/31 23:56:08   1328s] (I)       ============  Phase 1a Route ============
[08/31 23:56:08   1328s] (I)       Phase 1a runs 0.05 seconds
[08/31 23:56:08   1328s] (I)       Usage: 120422 = (60702 H, 59720 V) = (4.65% H, 4.08% V) = (8.498e+04um H, 8.361e+04um V)
[08/31 23:56:08   1328s] (I)       
[08/31 23:56:08   1328s] (I)       ============  Phase 1b Route ============
[08/31 23:56:08   1328s] (I)       Usage: 120422 = (60702 H, 59720 V) = (4.65% H, 4.08% V) = (8.498e+04um H, 8.361e+04um V)
[08/31 23:56:08   1328s] (I)       
[08/31 23:56:08   1328s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.685908e+05um
[08/31 23:56:08   1328s] (I)       ============  Phase 1c Route ============
[08/31 23:56:08   1328s] (I)       Usage: 120422 = (60702 H, 59720 V) = (4.65% H, 4.08% V) = (8.498e+04um H, 8.361e+04um V)
[08/31 23:56:08   1328s] (I)       
[08/31 23:56:08   1328s] (I)       ============  Phase 1d Route ============
[08/31 23:56:08   1328s] (I)       Usage: 120422 = (60702 H, 59720 V) = (4.65% H, 4.08% V) = (8.498e+04um H, 8.361e+04um V)
[08/31 23:56:08   1328s] (I)       
[08/31 23:56:08   1328s] (I)       ============  Phase 1e Route ============
[08/31 23:56:08   1328s] (I)       Phase 1e runs 0.00 seconds
[08/31 23:56:08   1328s] (I)       Usage: 120422 = (60702 H, 59720 V) = (4.65% H, 4.08% V) = (8.498e+04um H, 8.361e+04um V)
[08/31 23:56:08   1328s] (I)       
[08/31 23:56:08   1328s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.685908e+05um
[08/31 23:56:08   1328s] [NR-eGR] 
[08/31 23:56:08   1328s] (I)       ============  Phase 1l Route ============
[08/31 23:56:09   1329s] (I)       Phase 1l runs 0.12 seconds
[08/31 23:56:09   1329s] (I)       
[08/31 23:56:09   1329s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[08/31 23:56:09   1329s] [NR-eGR]                OverCon            
[08/31 23:56:09   1329s] [NR-eGR]                 #Gcell     %Gcell
[08/31 23:56:09   1329s] [NR-eGR] Layer              (1)    OverCon 
[08/31 23:56:09   1329s] [NR-eGR] ------------------------------------
[08/31 23:56:09   1329s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[08/31 23:56:09   1329s] [NR-eGR] Layer2       4( 0.01%)   ( 0.01%) 
[08/31 23:56:09   1329s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[08/31 23:56:09   1329s] [NR-eGR] Layer4       6( 0.01%)   ( 0.01%) 
[08/31 23:56:09   1329s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[08/31 23:56:09   1329s] [NR-eGR] Layer6       0( 0.00%)   ( 0.00%) 
[08/31 23:56:09   1329s] [NR-eGR] Layer7       0( 0.00%)   ( 0.00%) 
[08/31 23:56:09   1329s] [NR-eGR] Layer8       0( 0.00%)   ( 0.00%) 
[08/31 23:56:09   1329s] [NR-eGR] Layer9       0( 0.00%)   ( 0.00%) 
[08/31 23:56:09   1329s] [NR-eGR] Layer10       0( 0.00%)   ( 0.00%) 
[08/31 23:56:09   1329s] [NR-eGR] ------------------------------------
[08/31 23:56:09   1329s] [NR-eGR] Total       10( 0.00%)   ( 0.00%) 
[08/31 23:56:09   1329s] [NR-eGR] 
[08/31 23:56:09   1329s] (I)       Total Global Routing Runtime: 0.30 seconds
[08/31 23:56:09   1329s] (I)       total 2D Cap : 2771167 = (1305723 H, 1465444 V)
[08/31 23:56:09   1329s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[08/31 23:56:09   1329s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[08/31 23:56:09   1329s] [NR-eGR] End Peak syMemory usage = 1916.5 MB
[08/31 23:56:09   1329s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.57 seconds
[08/31 23:56:09   1329s] [hotspot] +------------+---------------+---------------+
[08/31 23:56:09   1329s] [hotspot] |            |   max hotspot | total hotspot |
[08/31 23:56:09   1329s] [hotspot] +------------+---------------+---------------+
[08/31 23:56:09   1329s] [hotspot] | normalized |          0.00 |          0.00 |
[08/31 23:56:09   1329s] [hotspot] +------------+---------------+---------------+
[08/31 23:56:09   1329s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/31 23:56:09   1329s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/31 23:56:09   1329s] Reported timing to dir ./timingReports
[08/31 23:56:09   1329s] **optDesign ... cpu = 0:00:22, real = 0:00:11, mem = 1396.9M, totSessionCpu=0:22:09 **
[08/31 23:56:09   1329s] End AAE Lib Interpolated Model. (MEM=1908.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:56:09   1329s] **INFO: Starting Blocking QThread with 6 CPU
[08/31 23:56:09   1329s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[08/31 23:56:09   1329s] Multi-CPU acceleration using 6 CPU(s).
[08/31 23:56:09   1329s] Multithreaded Timing Analysis is initialized with 6 threads
[08/31 23:56:09   1329s] 
[08/31 23:56:09   1329s] #################################################################################
[08/31 23:56:09   1329s] # Design Stage: PreRoute
[08/31 23:56:09   1329s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:56:09   1329s] # Design Mode: 90nm
[08/31 23:56:09   1329s] # Analysis Mode: MMMC OCV 
[08/31 23:56:09   1329s] # Parasitics Mode: No SPEF/RCDB
[08/31 23:56:09   1329s] # Signoff Settings: SI On 
[08/31 23:56:09   1329s] #################################################################################
[08/31 23:56:09   1329s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[08/31 23:56:09   1329s] Calculate late delays in OCV mode...
[08/31 23:56:09   1329s] Calculate early delays in OCV mode...
[08/31 23:56:09   1329s] Start delay calculation (fullDC) (6 T). (MEM=0)
[08/31 23:56:09   1329s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:56:09   1329s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:56:09   1329s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 13976. 
[08/31 23:56:09   1329s] Total number of fetched objects 14155
[08/31 23:56:09   1329s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/31 23:56:09   1329s] End delay calculation. (MEM=148.387 CPU=0:00:06.5 REAL=0:00:02.0)
[08/31 23:56:09   1329s] End delay calculation (fullDC). (MEM=148.387 CPU=0:00:06.6 REAL=0:00:02.0)
[08/31 23:56:09   1329s] *** CDM Built up (cpu=0:00:06.8  real=0:00:02.0  mem= 148.4M) ***
[08/31 23:56:09   1329s] *** Done Building Timing Graph (cpu=0:00:07.7 real=0:00:03.0 totSessionCpu=0:02:17 mem=116.4M)
[08/31 23:56:13   1338s]  
_______________________________________________________________________
[08/31 23:56:14   1339s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.351%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:10.4, REAL=0:00:05.0, MEM=1910.0M
[08/31 23:56:14   1339s] **optDesign ... cpu = 0:00:33, real = 0:00:16, mem = 1397.3M, totSessionCpu=0:22:20 **
[08/31 23:56:14   1339s] *** Finished optDesign ***
[08/31 23:56:14   1339s] 
[08/31 23:56:14   1339s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:33.3 real=0:00:16.2)
[08/31 23:56:14   1339s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:56:14   1339s] Deleting Lib Analyzer.
[08/31 23:56:14   1339s] Info: Destroy the CCOpt slew target map.
[08/31 23:56:14   1339s] <CMD> getFillerMode -quiet
[08/31 23:56:14   1339s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X32 FILLCELL_X4 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[08/31 23:56:14   1339s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:56:14   1339s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:56:14   1340s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[08/31 23:56:16   1341s] *INFO: Adding fillers to top-module.
[08/31 23:56:16   1341s] *INFO:   Added 10337 filler insts (cell FILLCELL_X32 / prefix FILLER).
[08/31 23:56:16   1341s] *INFO:   Added 1293 filler insts (cell FILLCELL_X16 / prefix FILLER).
[08/31 23:56:16   1341s] *INFO:   Added 3876 filler insts (cell FILLCELL_X8 / prefix FILLER).
[08/31 23:56:16   1341s] *INFO:   Added 4819 filler insts (cell FILLCELL_X4 / prefix FILLER).
[08/31 23:56:16   1341s] *INFO:   Added 15197 filler insts (cell FILLCELL_X1 / prefix FILLER).
[08/31 23:56:16   1341s] *INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
[08/31 23:56:16   1341s] *INFO: Total 35522 filler insts added - prefix FILLER (CPU: 0:00:02.0).
[08/31 23:56:16   1341s] For 35522 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[08/31 23:56:16   1341s] <CMD> setDrawView fplan
[08/31 23:56:16   1341s] <CMD> fit
[08/31 23:56:16   1341s] <CMD> dumpToGIF ./images_1_minarea/DLX_IR_SIZE32_PC_SIZE32_1_minarea_fplan_prerouting
[08/31 23:56:16   1342s] <CMD> setDrawView ameba
[08/31 23:56:16   1342s] <CMD> fit
[08/31 23:56:16   1342s] <CMD> dumpToGIF ./images_1_minarea/DLX_IR_SIZE32_PC_SIZE32_1_minarea_ameba_prerouting
[08/31 23:56:16   1342s] <CMD> setDrawView place
[08/31 23:56:16   1342s] <CMD> fit
[08/31 23:56:16   1342s] <CMD> dumpToGIF ./images_1_minarea/DLX_IR_SIZE32_PC_SIZE32_1_minarea_place_prerouting
[08/31 23:56:17   1342s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[08/31 23:56:17   1342s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[08/31 23:56:17   1342s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[08/31 23:56:17   1342s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[08/31 23:56:17   1342s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[08/31 23:56:17   1342s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[08/31 23:56:17   1342s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[08/31 23:56:17   1342s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[08/31 23:56:17   1342s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[08/31 23:56:17   1342s] <CMD> routeDesign -globalDetail
[08/31 23:56:17   1342s] #% Begin routeDesign (date=08/31 23:56:17, mem=1402.6M)
[08/31 23:56:17   1342s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1402.56 (MB), peak = 1787.08 (MB)
[08/31 23:56:17   1342s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[08/31 23:56:17   1342s] #**INFO: setDesignMode -flowEffort standard
[08/31 23:56:17   1342s] #**INFO: mulit-cut via swapping is disabled by user.
[08/31 23:56:17   1342s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[08/31 23:56:17   1342s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[08/31 23:56:17   1342s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[08/31 23:56:17   1342s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:56:17   1342s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:56:17   1342s] Begin checking placement ... (start mem=1908.0M, init mem=1908.0M)
[08/31 23:56:17   1342s] *info: Placed = 46067         
[08/31 23:56:17   1342s] *info: Unplaced = 0           
[08/31 23:56:17   1342s] Placement Density:100.00%(139248/139248)
[08/31 23:56:17   1342s] Placement Density (including fixed std cells):100.00%(139248/139248)
[08/31 23:56:17   1342s] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.3; mem=1908.0M)
[08/31 23:56:17   1342s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[08/31 23:56:17   1342s] #**INFO: honoring user setting for routeWithSiDriven set to false
[08/31 23:56:17   1342s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[08/31 23:56:17   1342s] 
[08/31 23:56:17   1342s] changeUseClockNetStatus Option :  -noFixedNetWires 
[08/31 23:56:17   1342s] *** Changed status on (0) nets in Clock.
[08/31 23:56:17   1342s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1908.0M) ***
[08/31 23:56:17   1342s] % Begin globalDetailRoute (date=08/31 23:56:17, mem=1404.0M)
[08/31 23:56:17   1342s] 
[08/31 23:56:17   1342s] globalDetailRoute
[08/31 23:56:17   1342s] 
[08/31 23:56:17   1342s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[08/31 23:56:17   1342s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[08/31 23:56:17   1342s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[08/31 23:56:17   1342s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[08/31 23:56:17   1342s] #setNanoRouteMode -routeWithSiDriven false
[08/31 23:56:17   1342s] #setNanoRouteMode -routeWithTimingDriven false
[08/31 23:56:17   1342s] #Start globalDetailRoute on Mon Aug 31 23:56:17 2020
[08/31 23:56:17   1342s] #
[08/31 23:56:17   1342s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[08/31 23:56:18   1343s] ### Net info: total nets: 12853
[08/31 23:56:18   1343s] ### Net info: dirty nets: 4
[08/31 23:56:18   1343s] ### Net info: marked as disconnected nets: 0
[08/31 23:56:18   1343s] ### Net info: fully routed nets: 0
[08/31 23:56:18   1343s] ### Net info: trivial (single pin) nets: 0
[08/31 23:56:18   1343s] ### Net info: unrouted nets: 12853
[08/31 23:56:18   1343s] ### Net info: re-extraction nets: 0
[08/31 23:56:18   1343s] ### Net info: ignored nets: 0
[08/31 23:56:18   1343s] ### Net info: skip routing nets: 0
[08/31 23:56:18   1343s] ### import route signature (82) =  859184275
[08/31 23:56:18   1343s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[08/31 23:56:18   1343s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[08/31 23:56:18   1343s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[08/31 23:56:18   1343s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[08/31 23:56:18   1343s] #RTESIG:78da8d90418bc23010853defaf18a2872eac755e9a98e62a78751751af5221d642692149
[08/31 23:56:18   1343s] #       0ffefb2d0a7bea1ae7fa3ebe7933f3c569bb27019303cbc0259f41bb3d0c1b89a584d62b
[08/31 23:56:18   1343s] #       98f3181d37e263bef8fe39802d21e7c750766dfb2a7ed1109ca7e0626cbafaf3c915601a
[08/31 23:56:18   1343s] #       81a68bae767e12519a495443ec056521fa3198c68cfdc3a2f35de5ef93dc7a5dd0b56a83
[08/31 23:56:18   1343s] #       a3ecd2f7ed2463b522708e647d3064d206b021716beadbeb0b204b45d10f2f5d05747a61
[08/31 23:56:18   1343s] #       61d3220590789812ad5469d31b95c53bd01bcfd25293f8b7d2ec178754c264
[08/31 23:56:18   1343s] #
[08/31 23:56:18   1343s] #RTESIG:78da8d90418bc23010853defaf18a2872eac755e9a98e62a78751751af5221d642692149
[08/31 23:56:18   1343s] #       0ffefb2d0a7bea1ae7fa3ebe7933f3c569bb27019303cbc0259f41bb3d0c1b89a584d62b
[08/31 23:56:18   1343s] #       98f3181d37e263bef8fe39802d21e7c750766dfb2a7ed1109ca7e0626cbafaf3c915601a
[08/31 23:56:18   1343s] #       81a68bae767e12519a495443ec056521fa3198c68cfdc3a2f35de5ef93dc7a5dd0b56a83
[08/31 23:56:18   1343s] #       a3ecd2f7ed2463b522708e647d3064d206b021716beadbeb0b204b45d10f2f5d05747a61
[08/31 23:56:18   1343s] #       61d3220590789812ad5469d31b95c53bd01bcfd25293f8b7d2ec178754c264
[08/31 23:56:18   1343s] #
[08/31 23:56:18   1343s] #Using multithreading with 6 threads.
[08/31 23:56:18   1343s] #Start routing data preparation on Mon Aug 31 23:56:18 2020
[08/31 23:56:18   1343s] #
[08/31 23:56:18   1343s] #Minimum voltage of a net in the design = 0.000.
[08/31 23:56:18   1343s] #Maximum voltage of a net in the design = 1.100.
[08/31 23:56:18   1343s] #Voltage range [0.000 - 0.000] has 1940 nets.
[08/31 23:56:18   1343s] #Voltage range [1.100 - 1.100] has 7 nets.
[08/31 23:56:18   1343s] #Voltage range [0.000 - 1.100] has 10906 nets.
[08/31 23:56:18   1343s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[08/31 23:56:18   1343s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[08/31 23:56:18   1343s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[08/31 23:56:18   1343s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:56:18   1343s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:56:18   1343s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:56:18   1343s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[08/31 23:56:18   1343s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[08/31 23:56:18   1343s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[08/31 23:56:18   1343s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[08/31 23:56:18   1344s] #Regenerating Ggrids automatically.
[08/31 23:56:18   1344s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[08/31 23:56:18   1344s] #Using automatically generated G-grids.
[08/31 23:56:18   1344s] #Done routing data preparation.
[08/31 23:56:18   1344s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1334.89 (MB), peak = 1787.08 (MB)
[08/31 23:56:18   1344s] #Merging special wires using 6 threads...
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #Finished routing data preparation on Mon Aug 31 23:56:19 2020
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #Cpu time = 00:00:01
[08/31 23:56:19   1344s] #Elapsed time = 00:00:01
[08/31 23:56:19   1344s] #Increased memory = 6.42 (MB)
[08/31 23:56:19   1344s] #Total memory = 1334.95 (MB)
[08/31 23:56:19   1344s] #Peak memory = 1787.08 (MB)
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #Start global routing on Mon Aug 31 23:56:19 2020
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #Number of eco nets is 0
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #Start global routing data preparation on Mon Aug 31 23:56:19 2020
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #Start routing resource analysis on Mon Aug 31 23:56:19 2020
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #Routing resource analysis is done on Mon Aug 31 23:56:19 2020
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #  Resource Analysis:
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #               Routing  #Avail      #Track     #Total     %Gcell
[08/31 23:56:19   1344s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[08/31 23:56:19   1344s] #  --------------------------------------------------------------
[08/31 23:56:19   1344s] #  metal1         H        2732           0       33306    22.56%
[08/31 23:56:19   1344s] #  metal2         V        2022           0       33306     0.00%
[08/31 23:56:19   1344s] #  metal3         H        2732           0       33306     0.00%
[08/31 23:56:19   1344s] #  metal4         V        1372           0       33306     0.00%
[08/31 23:56:19   1344s] #  metal5         H        1365           0       33306     0.00%
[08/31 23:56:19   1344s] #  metal6         V        1372           0       33306     0.00%
[08/31 23:56:19   1344s] #  metal7         H         455           0       33306     0.00%
[08/31 23:56:19   1344s] #  metal8         V         456           0       33306     1.60%
[08/31 23:56:19   1344s] #  metal9         H         178           4       33306     4.34%
[08/31 23:56:19   1344s] #  metal10        V         142          41       33306    22.86%
[08/31 23:56:19   1344s] #  --------------------------------------------------------------
[08/31 23:56:19   1344s] #  Total                  12826       2.46%      333060     5.14%
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #Global routing data preparation is done on Mon Aug 31 23:56:19 2020
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1338.30 (MB), peak = 1787.08 (MB)
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1339.07 (MB), peak = 1787.08 (MB)
[08/31 23:56:19   1344s] #
[08/31 23:56:19   1344s] #start global routing iteration 1...
[08/31 23:56:26   1352s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1415.19 (MB), peak = 1787.08 (MB)
[08/31 23:56:26   1352s] #
[08/31 23:56:26   1352s] #start global routing iteration 2...
[08/31 23:56:27   1353s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1415.20 (MB), peak = 1787.08 (MB)
[08/31 23:56:27   1353s] #
[08/31 23:56:27   1353s] #
[08/31 23:56:27   1353s] #Total number of trivial nets (e.g. < 2 pins) = 3140 (skipped).
[08/31 23:56:27   1353s] #Total number of routable nets = 9713.
[08/31 23:56:27   1353s] #Total number of nets in the design = 12853.
[08/31 23:56:27   1353s] #
[08/31 23:56:27   1353s] #9713 routable nets have only global wires.
[08/31 23:56:27   1353s] #
[08/31 23:56:27   1353s] #Routed nets constraints summary:
[08/31 23:56:27   1353s] #-----------------------------
[08/31 23:56:27   1353s] #        Rules   Unconstrained  
[08/31 23:56:27   1353s] #-----------------------------
[08/31 23:56:27   1353s] #      Default            9713  
[08/31 23:56:27   1353s] #-----------------------------
[08/31 23:56:27   1353s] #        Total            9713  
[08/31 23:56:27   1353s] #-----------------------------
[08/31 23:56:27   1353s] #
[08/31 23:56:27   1353s] #Routing constraints summary of the whole design:
[08/31 23:56:27   1353s] #-----------------------------
[08/31 23:56:27   1353s] #        Rules   Unconstrained  
[08/31 23:56:27   1353s] #-----------------------------
[08/31 23:56:27   1353s] #      Default            9713  
[08/31 23:56:27   1353s] #-----------------------------
[08/31 23:56:27   1353s] #        Total            9713  
[08/31 23:56:27   1353s] #-----------------------------
[08/31 23:56:27   1353s] #
[08/31 23:56:28   1353s] #
[08/31 23:56:28   1353s] #  Congestion Analysis: (blocked Gcells are excluded)
[08/31 23:56:28   1353s] #
[08/31 23:56:28   1353s] #                 OverCon          
[08/31 23:56:28   1353s] #                  #Gcell    %Gcell
[08/31 23:56:28   1353s] #     Layer           (1)   OverCon
[08/31 23:56:28   1353s] #  --------------------------------
[08/31 23:56:28   1353s] #  metal1        0(0.00%)   (0.00%)
[08/31 23:56:28   1353s] #  metal2        6(0.02%)   (0.02%)
[08/31 23:56:28   1353s] #  metal3        0(0.00%)   (0.00%)
[08/31 23:56:28   1353s] #  metal4        0(0.00%)   (0.00%)
[08/31 23:56:28   1353s] #  metal5        0(0.00%)   (0.00%)
[08/31 23:56:28   1353s] #  metal6        0(0.00%)   (0.00%)
[08/31 23:56:28   1353s] #  metal7        0(0.00%)   (0.00%)
[08/31 23:56:28   1353s] #  metal8        0(0.00%)   (0.00%)
[08/31 23:56:28   1353s] #  metal9        0(0.00%)   (0.00%)
[08/31 23:56:28   1353s] #  metal10       0(0.00%)   (0.00%)
[08/31 23:56:28   1353s] #  --------------------------------
[08/31 23:56:28   1353s] #     Total      6(0.00%)   (0.00%)
[08/31 23:56:28   1353s] #
[08/31 23:56:28   1353s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[08/31 23:56:28   1353s] #  Overflow after GR: 0.00% H + 0.00% V
[08/31 23:56:28   1353s] #
[08/31 23:56:28   1353s] [hotspot] +------------+---------------+---------------+
[08/31 23:56:28   1353s] [hotspot] |            |   max hotspot | total hotspot |
[08/31 23:56:28   1353s] [hotspot] +------------+---------------+---------------+
[08/31 23:56:28   1353s] [hotspot] | normalized |          0.00 |          0.00 |
[08/31 23:56:28   1353s] [hotspot] +------------+---------------+---------------+
[08/31 23:56:28   1353s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[08/31 23:56:28   1353s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[08/31 23:56:28   1353s] #Complete Global Routing.
[08/31 23:56:28   1353s] #Total wire length = 166409 um.
[08/31 23:56:28   1353s] #Total half perimeter of net bounding box = 140872 um.
[08/31 23:56:28   1353s] #Total wire length on LAYER metal1 = 2003 um.
[08/31 23:56:28   1353s] #Total wire length on LAYER metal2 = 63297 um.
[08/31 23:56:28   1353s] #Total wire length on LAYER metal3 = 78286 um.
[08/31 23:56:28   1353s] #Total wire length on LAYER metal4 = 20160 um.
[08/31 23:56:28   1353s] #Total wire length on LAYER metal5 = 2663 um.
[08/31 23:56:28   1353s] #Total wire length on LAYER metal6 = 0 um.
[08/31 23:56:28   1353s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:56:28   1353s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:56:28   1353s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:56:28   1353s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:56:28   1353s] #Total number of vias = 65977
[08/31 23:56:28   1353s] #Up-Via Summary (total 65977):
[08/31 23:56:28   1353s] #           
[08/31 23:56:28   1353s] #-----------------------
[08/31 23:56:28   1353s] # metal1          38381
[08/31 23:56:28   1353s] # metal2          25218
[08/31 23:56:28   1353s] # metal3           2283
[08/31 23:56:28   1353s] # metal4             95
[08/31 23:56:28   1353s] #-----------------------
[08/31 23:56:28   1353s] #                 65977 
[08/31 23:56:28   1353s] #
[08/31 23:56:28   1353s] #Max overcon = 1 tracks.
[08/31 23:56:28   1353s] #Total overcon = 0.00%.
[08/31 23:56:28   1353s] #Worst layer Gcell overcon rate = 0.00%.
[08/31 23:56:28   1353s] #
[08/31 23:56:28   1353s] #Global routing statistics:
[08/31 23:56:28   1353s] #Cpu time = 00:00:09
[08/31 23:56:28   1353s] #Elapsed time = 00:00:09
[08/31 23:56:28   1353s] #Increased memory = 84.05 (MB)
[08/31 23:56:28   1353s] #Total memory = 1419.00 (MB)
[08/31 23:56:28   1353s] #Peak memory = 1787.08 (MB)
[08/31 23:56:28   1353s] #
[08/31 23:56:28   1353s] #Finished global routing on Mon Aug 31 23:56:28 2020
[08/31 23:56:28   1353s] #
[08/31 23:56:28   1353s] #
[08/31 23:56:28   1353s] ### route signature (86) = 1559333056
[08/31 23:56:28   1353s] ### violation signature (76) = 1905142130
[08/31 23:56:28   1353s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1362.77 (MB), peak = 1787.08 (MB)
[08/31 23:56:28   1353s] #Start Track Assignment.
[08/31 23:56:30   1356s] #Done with 18779 horizontal wires in 2 hboxes and 21649 vertical wires in 2 hboxes.
[08/31 23:56:33   1359s] #Done with 4025 horizontal wires in 2 hboxes and 5325 vertical wires in 2 hboxes.
[08/31 23:56:34   1359s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[08/31 23:56:34   1359s] #
[08/31 23:56:34   1359s] #Track assignment summary:
[08/31 23:56:34   1359s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[08/31 23:56:34   1359s] #------------------------------------------------------------------------
[08/31 23:56:34   1359s] # metal1      1998.88 	 31.83%  	  0.00% 	 31.83%
[08/31 23:56:34   1359s] # metal2     62837.07 	  0.07%  	  0.00% 	  0.00%
[08/31 23:56:34   1359s] # metal3     77425.25 	  0.03%  	  0.00% 	  0.00%
[08/31 23:56:34   1359s] # metal4     20277.74 	  0.01%  	  0.00% 	  0.00%
[08/31 23:56:34   1359s] # metal5      2666.61 	  0.00%  	  0.00% 	  0.00%
[08/31 23:56:34   1359s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[08/31 23:56:34   1359s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[08/31 23:56:34   1359s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[08/31 23:56:34   1359s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[08/31 23:56:34   1359s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[08/31 23:56:34   1359s] #------------------------------------------------------------------------
[08/31 23:56:34   1359s] # All      165205.55  	  0.43% 	  0.00% 	  0.00%
[08/31 23:56:34   1359s] #Complete Track Assignment.
[08/31 23:56:34   1359s] #Total wire length = 175208 um.
[08/31 23:56:34   1359s] #Total half perimeter of net bounding box = 140872 um.
[08/31 23:56:34   1359s] #Total wire length on LAYER metal1 = 8594 um.
[08/31 23:56:34   1359s] #Total wire length on LAYER metal2 = 62998 um.
[08/31 23:56:34   1359s] #Total wire length on LAYER metal3 = 80591 um.
[08/31 23:56:34   1359s] #Total wire length on LAYER metal4 = 20348 um.
[08/31 23:56:34   1359s] #Total wire length on LAYER metal5 = 2678 um.
[08/31 23:56:34   1359s] #Total wire length on LAYER metal6 = 0 um.
[08/31 23:56:34   1359s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:56:34   1359s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:56:34   1359s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:56:34   1359s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:56:34   1359s] #Total number of vias = 65977
[08/31 23:56:34   1359s] #Up-Via Summary (total 65977):
[08/31 23:56:34   1359s] #           
[08/31 23:56:34   1359s] #-----------------------
[08/31 23:56:34   1359s] # metal1          38381
[08/31 23:56:34   1359s] # metal2          25218
[08/31 23:56:34   1359s] # metal3           2283
[08/31 23:56:34   1359s] # metal4             95
[08/31 23:56:34   1359s] #-----------------------
[08/31 23:56:34   1359s] #                 65977 
[08/31 23:56:34   1359s] #
[08/31 23:56:34   1359s] ### route signature (90) =  889966475
[08/31 23:56:34   1359s] ### violation signature (80) = 1905142130
[08/31 23:56:34   1359s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1373.72 (MB), peak = 1787.08 (MB)
[08/31 23:56:34   1359s] #
[08/31 23:56:34   1359s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[08/31 23:56:34   1359s] #Cpu time = 00:00:17
[08/31 23:56:34   1359s] #Elapsed time = 00:00:16
[08/31 23:56:34   1359s] #Increased memory = 45.27 (MB)
[08/31 23:56:34   1359s] #Total memory = 1373.72 (MB)
[08/31 23:56:34   1359s] #Peak memory = 1787.08 (MB)
[08/31 23:56:34   1359s] #Using multithreading with 6 threads.
[08/31 23:56:34   1360s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[08/31 23:56:34   1360s] #
[08/31 23:56:34   1360s] #Start Detail Routing..
[08/31 23:56:34   1360s] #start initial detail routing ...
[08/31 23:56:56   1451s] #   number of violations = 8
[08/31 23:56:56   1451s] #
[08/31 23:56:56   1451s] #    By Layer and Type :
[08/31 23:56:56   1451s] #	          Short   Totals
[08/31 23:56:56   1451s] #	metal1        6        6
[08/31 23:56:56   1451s] #	metal2        2        2
[08/31 23:56:56   1451s] #	Totals        8        8
[08/31 23:56:56   1451s] #cpu time = 00:01:31, elapsed time = 00:00:22, memory = 1589.93 (MB), peak = 1787.08 (MB)
[08/31 23:56:56   1451s] #start 1st optimization iteration ...
[08/31 23:56:56   1451s] #   number of violations = 0
[08/31 23:56:56   1451s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1595.08 (MB), peak = 1787.08 (MB)
[08/31 23:56:56   1451s] #Complete Detail Routing.
[08/31 23:56:56   1451s] #Total wire length = 174667 um.
[08/31 23:56:56   1451s] #Total half perimeter of net bounding box = 140872 um.
[08/31 23:56:56   1451s] #Total wire length on LAYER metal1 = 10168 um.
[08/31 23:56:56   1451s] #Total wire length on LAYER metal2 = 70208 um.
[08/31 23:56:56   1451s] #Total wire length on LAYER metal3 = 72063 um.
[08/31 23:56:56   1451s] #Total wire length on LAYER metal4 = 19395 um.
[08/31 23:56:56   1451s] #Total wire length on LAYER metal5 = 2832 um.
[08/31 23:56:56   1451s] #Total wire length on LAYER metal6 = 0 um.
[08/31 23:56:56   1451s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:56:56   1451s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:56:56   1451s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:56:56   1451s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:56:56   1451s] #Total number of vias = 69596
[08/31 23:56:56   1451s] #Up-Via Summary (total 69596):
[08/31 23:56:56   1451s] #           
[08/31 23:56:56   1451s] #-----------------------
[08/31 23:56:56   1451s] # metal1          40632
[08/31 23:56:56   1451s] # metal2          26455
[08/31 23:56:56   1451s] # metal3           2414
[08/31 23:56:56   1451s] # metal4             95
[08/31 23:56:56   1451s] #-----------------------
[08/31 23:56:56   1451s] #                 69596 
[08/31 23:56:56   1451s] #
[08/31 23:56:56   1451s] #Total number of DRC violations = 0
[08/31 23:56:56   1452s] ### route signature (97) = 1962040524
[08/31 23:56:56   1452s] ### violation signature (87) = 1905142130
[08/31 23:56:56   1452s] #Cpu time = 00:01:32
[08/31 23:56:56   1452s] #Elapsed time = 00:00:22
[08/31 23:56:56   1452s] #Increased memory = -12.15 (MB)
[08/31 23:56:56   1452s] #Total memory = 1361.57 (MB)
[08/31 23:56:56   1452s] #Peak memory = 1787.08 (MB)
[08/31 23:56:56   1452s] #detailRoute Statistics:
[08/31 23:56:56   1452s] #Cpu time = 00:01:32
[08/31 23:56:56   1452s] #Elapsed time = 00:00:22
[08/31 23:56:56   1452s] #Increased memory = -12.15 (MB)
[08/31 23:56:56   1452s] #Total memory = 1361.57 (MB)
[08/31 23:56:56   1452s] #Peak memory = 1787.08 (MB)
[08/31 23:56:56   1452s] ### export route signature (98) = 1962040524
[08/31 23:56:56   1452s] ### export violation signature (88) = 1905142130
[08/31 23:56:56   1452s] #
[08/31 23:56:56   1452s] #globalDetailRoute statistics:
[08/31 23:56:56   1452s] #Cpu time = 00:01:50
[08/31 23:56:56   1452s] #Elapsed time = 00:00:39
[08/31 23:56:56   1452s] #Increased memory = -93.38 (MB)
[08/31 23:56:56   1452s] #Total memory = 1310.65 (MB)
[08/31 23:56:56   1452s] #Peak memory = 1787.08 (MB)
[08/31 23:56:56   1452s] #Number of warnings = 4
[08/31 23:56:56   1452s] #Total number of warnings = 55
[08/31 23:56:56   1452s] #Number of fails = 0
[08/31 23:56:56   1452s] #Total number of fails = 0
[08/31 23:56:56   1452s] #Complete globalDetailRoute on Mon Aug 31 23:56:56 2020
[08/31 23:56:56   1452s] #
[08/31 23:56:57   1453s] % End globalDetailRoute (date=08/31 23:56:56, total cpu=0:01:50, real=0:00:40.0, peak res=1577.6M, current mem=1229.3M)
[08/31 23:56:57   1453s] #routeDesign: cpu time = 00:01:51, elapsed time = 00:00:40, memory = 1229.35 (MB), peak = 1787.08 (MB)
[08/31 23:56:57   1453s] 
[08/31 23:56:57   1453s] *** Summary of all messages that are not suppressed in this session:
[08/31 23:56:57   1453s] Severity  ID               Count  Summary                                  
[08/31 23:56:57   1453s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[08/31 23:56:57   1453s] *** Message Summary: 1 warning(s), 0 error(s)
[08/31 23:56:57   1453s] 
[08/31 23:56:57   1453s] ### 
[08/31 23:56:57   1453s] ###   Scalability Statistics
[08/31 23:56:57   1453s] ### 
[08/31 23:56:57   1453s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:56:57   1453s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[08/31 23:56:57   1453s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:56:57   1453s] ###   Data Preparation      |        00:00:01|        00:00:01|             1.0|
[08/31 23:56:57   1453s] ###   Global Routing        |        00:00:09|        00:00:09|             1.0|
[08/31 23:56:57   1453s] ###   Track Assignment      |        00:00:06|        00:00:06|             1.0|
[08/31 23:56:57   1453s] ###   Detail Routing        |        00:01:32|        00:00:22|             4.2|
[08/31 23:56:57   1453s] ###   Total                 |        00:01:51|        00:00:40|             2.8|
[08/31 23:56:57   1453s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:56:57   1453s] ### 
[08/31 23:56:57   1453s] #% End routeDesign (date=08/31 23:56:57, total cpu=0:01:51, real=0:00:40.0, peak res=1577.6M, current mem=1229.3M)
[08/31 23:56:57   1453s] <CMD> setAnalysisMode -analysisType onChipVariation
[08/31 23:56:57   1453s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[08/31 23:56:57   1453s] <CMD> optDesign -postRoute
[08/31 23:56:57   1453s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/31 23:56:57   1453s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[08/31 23:56:57   1453s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:56:57   1453s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:56:58   1454s] #spOpts: mergeVia=F 
[08/31 23:56:58   1454s] GigaOpt running with 6 threads.
[08/31 23:56:58   1454s] Info: 6 threads available for lower-level modules during optimization.
[08/31 23:56:58   1454s] #spOpts: mergeVia=F 
[08/31 23:56:58   1454s] Updating RC grid for preRoute extraction ...
[08/31 23:56:58   1454s] Initializing multi-corner capacitance tables ... 
[08/31 23:56:58   1454s] Initializing multi-corner resistance tables ...
[08/31 23:56:58   1454s] 
[08/31 23:56:58   1454s] Creating Lib Analyzer ...
[08/31 23:56:58   1454s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:56:58   1454s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:56:58   1454s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:56:58   1454s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:56:58   1454s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:56:58   1454s] 
[08/31 23:56:59   1455s] Creating Lib Analyzer, finished. 
[08/31 23:56:59   1455s] Effort level <high> specified for reg2reg path_group
[08/31 23:56:59   1455s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1247.0M, totSessionCpu=0:24:15 **
[08/31 23:56:59   1455s] Begin checking placement ... (start mem=1780.9M, init mem=1780.9M)
[08/31 23:56:59   1455s] *info: Placed = 46067         
[08/31 23:56:59   1455s] *info: Unplaced = 0           
[08/31 23:56:59   1455s] Placement Density:100.00%(139248/139248)
[08/31 23:56:59   1455s] Placement Density (including fixed std cells):100.00%(139248/139248)
[08/31 23:56:59   1455s] Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=1780.9M)
[08/31 23:56:59   1455s]  Initial DC engine is -> aae
[08/31 23:56:59   1455s]  
[08/31 23:56:59   1455s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[08/31 23:56:59   1455s]  
[08/31 23:56:59   1455s]  
[08/31 23:56:59   1455s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[08/31 23:56:59   1455s]  
[08/31 23:56:59   1455s] Reset EOS DB
[08/31 23:56:59   1455s] Ignoring AAE DB Resetting ...
[08/31 23:56:59   1455s]  Set Options for AAE Based Opt flow 
[08/31 23:56:59   1455s] *** optDesign -postRoute ***
[08/31 23:56:59   1455s] DRC Margin: user margin 0.0; extra margin 0
[08/31 23:56:59   1455s] Setup Target Slack: user slack 0
[08/31 23:56:59   1455s] Hold Target Slack: user slack 0
[08/31 23:56:59   1455s] Opt: RC extraction mode changed to 'detail'
[08/31 23:56:59   1455s] Multi-VT timing optimization disabled based on library information.
[08/31 23:56:59   1455s] Deleting Cell Server ...
[08/31 23:56:59   1455s] Deleting Lib Analyzer.
[08/31 23:56:59   1455s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:56:59   1455s] Summary for sequential cells identification: 
[08/31 23:56:59   1455s]   Identified SBFF number: 16
[08/31 23:56:59   1455s]   Identified MBFF number: 0
[08/31 23:56:59   1455s]   Identified SB Latch number: 0
[08/31 23:56:59   1455s]   Identified MB Latch number: 0
[08/31 23:56:59   1455s]   Not identified SBFF number: 0
[08/31 23:56:59   1455s]   Not identified MBFF number: 0
[08/31 23:56:59   1455s]   Not identified SB Latch number: 0
[08/31 23:56:59   1455s]   Not identified MB Latch number: 0
[08/31 23:56:59   1455s]   Number of sequential cells which are not FFs: 13
[08/31 23:56:59   1455s] Creating Cell Server, finished. 
[08/31 23:56:59   1455s] 
[08/31 23:56:59   1455s] 
[08/31 23:56:59   1455s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:56:59   1455s]   
[08/31 23:56:59   1455s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:56:59   1455s]   Deleting Cell Server ...
[08/31 23:56:59   1455s] ** INFO : this run is activating 'postRoute' automaton
[08/31 23:56:59   1455s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=46067 and nets=12853 using extraction engine 'postRoute' at effort level 'low' .
[08/31 23:56:59   1455s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:56:59   1455s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:56:59   1455s] PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:56:59   1455s] RC Extraction called in multi-corner(1) mode.
[08/31 23:56:59   1456s] Process corner(s) are loaded.
[08/31 23:56:59   1456s]  Corner: standard
[08/31 23:56:59   1456s] extractDetailRC Option : -outfile /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d -maxResLength 200  -extended
[08/31 23:56:59   1456s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/31 23:56:59   1456s]       RC Corner Indexes            0   
[08/31 23:56:59   1456s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:56:59   1456s] Coupling Cap. Scaling Factor : 1.00000 
[08/31 23:56:59   1456s] Resistance Scaling Factor    : 1.00000 
[08/31 23:56:59   1456s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:56:59   1456s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:56:59   1456s] Shrink Factor                : 1.00000
[08/31 23:57:00   1456s] Initializing multi-corner capacitance tables ... 
[08/31 23:57:00   1456s] Initializing multi-corner resistance tables ...
[08/31 23:57:00   1456s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1774.8M)
[08/31 23:57:00   1456s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for storing RC.
[08/31 23:57:00   1456s] Extracted 10.0023% (CPU Time= 0:00:00.5  MEM= 1849.4M)
[08/31 23:57:00   1456s] Extracted 20.0023% (CPU Time= 0:00:00.7  MEM= 1849.4M)
[08/31 23:57:00   1457s] Extracted 30.0023% (CPU Time= 0:00:00.8  MEM= 1849.4M)
[08/31 23:57:01   1457s] Extracted 40.0023% (CPU Time= 0:00:00.9  MEM= 1849.4M)
[08/31 23:57:01   1457s] Extracted 50.0023% (CPU Time= 0:00:01.0  MEM= 1849.4M)
[08/31 23:57:01   1457s] Extracted 60.0023% (CPU Time= 0:00:01.1  MEM= 1849.4M)
[08/31 23:57:01   1457s] Extracted 70.0023% (CPU Time= 0:00:01.2  MEM= 1849.4M)
[08/31 23:57:01   1457s] Extracted 80.0023% (CPU Time= 0:00:01.4  MEM= 1849.4M)
[08/31 23:57:01   1457s] Extracted 90.0023% (CPU Time= 0:00:01.7  MEM= 1849.4M)
[08/31 23:57:02   1458s] Extracted 100% (CPU Time= 0:00:02.2  MEM= 1853.4M)
[08/31 23:57:02   1458s] Number of Extracted Resistors     : 156702
[08/31 23:57:02   1458s] Number of Extracted Ground Cap.   : 166395
[08/31 23:57:02   1458s] Number of Extracted Coupling Cap. : 266092
[08/31 23:57:02   1458s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for reading.
[08/31 23:57:02   1458s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/31 23:57:02   1458s]  Corner: standard
[08/31 23:57:02   1458s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1821.3M)
[08/31 23:57:02   1458s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb_Filter.rcdb.d' for storing RC.
[08/31 23:57:02   1458s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d'. 9704 times net's RC data read were performed.
[08/31 23:57:02   1458s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1821.344M)
[08/31 23:57:02   1458s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for reading.
[08/31 23:57:02   1458s] processing rcdb (/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d) for hinst (top) of cell (DLX_IR_SIZE32_PC_SIZE32);
[08/31 23:57:03   1459s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:01.0, current mem=1821.344M)
[08/31 23:57:03   1459s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.1  Real Time: 0:00:04.0  MEM: 1821.344M)
[08/31 23:57:03   1459s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for reading.
[08/31 23:57:03   1459s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1821.3M)
[08/31 23:57:03   1459s] Initializing multi-corner capacitance tables ... 
[08/31 23:57:03   1459s] Initializing multi-corner resistance tables ...
[08/31 23:57:03   1459s] Unfixed 0 ViaPillar Nets
[08/31 23:57:03   1459s] End AAE Lib Interpolated Model. (MEM=1821.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:57:03   1459s] **INFO: Starting Blocking QThread with 6 CPU
[08/31 23:57:03   1459s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[08/31 23:57:03   1459s] Multi-CPU acceleration using 6 CPU(s).
[08/31 23:57:03   1459s] Multithreaded Timing Analysis is initialized with 6 threads
[08/31 23:57:03   1459s] 
[08/31 23:57:03   1459s] #################################################################################
[08/31 23:57:03   1459s] # Design Stage: PostRoute
[08/31 23:57:03   1459s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:57:03   1459s] # Design Mode: 90nm
[08/31 23:57:03   1459s] # Analysis Mode: MMMC OCV 
[08/31 23:57:03   1459s] # Parasitics Mode: SPEF/RCDB
[08/31 23:57:03   1459s] # Signoff Settings: SI Off 
[08/31 23:57:03   1459s] #################################################################################
[08/31 23:57:03   1459s] Topological Sorting (REAL = 0:00:00.0, MEM = 5.4M, InitMEM = 5.4M)
[08/31 23:57:03   1459s] Calculate late delays in OCV mode...
[08/31 23:57:03   1459s] Calculate early delays in OCV mode...
[08/31 23:57:03   1459s] Start delay calculation (fullDC) (6 T). (MEM=0)
[08/31 23:57:03   1459s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:57:03   1459s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:57:03   1459s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 13976. 
[08/31 23:57:03   1459s] Total number of fetched objects 14155
[08/31 23:57:03   1459s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/31 23:57:03   1459s] End delay calculation. (MEM=157.066 CPU=0:00:05.7 REAL=0:00:02.0)
[08/31 23:57:03   1459s] End delay calculation (fullDC). (MEM=157.066 CPU=0:00:05.9 REAL=0:00:02.0)
[08/31 23:57:03   1459s] *** CDM Built up (cpu=0:00:06.0  real=0:00:02.0  mem= 157.1M) ***
[08/31 23:57:03   1459s] *** Done Building Timing Graph (cpu=0:00:07.1 real=0:00:03.0 totSessionCpu=0:02:25 mem=125.1M)
[08/31 23:57:03   1459s] Done building cte hold timing graph (HoldAware) cpu=0:00:08.5 real=0:00:04.0 totSessionCpu=0:02:25 mem=125.1M ***
[08/31 23:57:07   1467s]  
_______________________________________________________________________
[08/31 23:57:07   1467s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:57:07   1467s] Begin IPO call back ...
[08/31 23:57:08   1468s] End IPO call back ...
[08/31 23:57:08   1468s] #################################################################################
[08/31 23:57:08   1468s] # Design Stage: PostRoute
[08/31 23:57:08   1468s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:57:08   1468s] # Design Mode: 90nm
[08/31 23:57:08   1468s] # Analysis Mode: MMMC OCV 
[08/31 23:57:08   1468s] # Parasitics Mode: SPEF/RCDB
[08/31 23:57:08   1468s] # Signoff Settings: SI On 
[08/31 23:57:08   1468s] #################################################################################
[08/31 23:57:08   1468s] Topological Sorting (REAL = 0:00:00.0, MEM = 1819.3M, InitMEM = 1819.3M)
[08/31 23:57:08   1468s] Setting infinite Tws ...
[08/31 23:57:08   1468s] First Iteration Infinite Tw... 
[08/31 23:57:08   1468s] Calculate early delays in OCV mode...
[08/31 23:57:08   1468s] Calculate late delays in OCV mode...
[08/31 23:57:08   1468s] Start delay calculation (fullDC) (6 T). (MEM=1819.34)
[08/31 23:57:08   1469s] End AAE Lib Interpolated Model. (MEM=1835.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:57:12   1478s] Total number of fetched objects 14155
[08/31 23:57:12   1478s] AAE_INFO-618: Total number of nets in the design is 12853,  100.0 percent of the nets selected for SI analysis
[08/31 23:57:12   1479s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:57:12   1479s] End delay calculation. (MEM=2207.71 CPU=0:00:09.8 REAL=0:00:03.0)
[08/31 23:57:12   1479s] End delay calculation (fullDC). (MEM=2207.71 CPU=0:00:10.5 REAL=0:00:04.0)
[08/31 23:57:12   1479s] *** CDM Built up (cpu=0:00:10.9  real=0:00:04.0  mem= 2207.7M) ***
[08/31 23:57:12   1480s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1755.2M)
[08/31 23:57:12   1480s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:57:12   1480s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1787.2M)
[08/31 23:57:12   1480s] 
[08/31 23:57:12   1480s] Executing IPO callback for view pruning ..
[08/31 23:57:13   1480s] Starting SI iteration 2
[08/31 23:57:13   1480s] Calculate early delays in OCV mode...
[08/31 23:57:13   1480s] Calculate late delays in OCV mode...
[08/31 23:57:13   1480s] Start delay calculation (fullDC) (6 T). (MEM=1795.22)
[08/31 23:57:13   1480s] End AAE Lib Interpolated Model. (MEM=1795.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:57:14   1482s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:57:14   1482s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 14155. 
[08/31 23:57:14   1482s] Total number of fetched objects 14155
[08/31 23:57:14   1482s] AAE_INFO-618: Total number of nets in the design is 12853,  3.6 percent of the nets selected for SI analysis
[08/31 23:57:14   1482s] End delay calculation. (MEM=2087.54 CPU=0:00:01.6 REAL=0:00:01.0)
[08/31 23:57:14   1482s] End delay calculation (fullDC). (MEM=2087.54 CPU=0:00:01.7 REAL=0:00:01.0)
[08/31 23:57:14   1482s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 2087.5M) ***
[08/31 23:57:14   1483s] *** Done Building Timing Graph (cpu=0:00:16.0 real=0:00:07.0 totSessionCpu=0:24:44 mem=2087.5M)
[08/31 23:57:14   1483s] End AAE Lib Interpolated Model. (MEM=2087.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:57:15   1484s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.351%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:16, mem = 1270.7M, totSessionCpu=0:24:44 **
[08/31 23:57:15   1484s] Setting latch borrow mode to budget during optimization.
[08/31 23:57:16   1485s] Glitch fixing enabled
[08/31 23:57:16   1485s] **INFO: Start fixing DRV (Mem = 1829.99M) ...
[08/31 23:57:16   1485s] Begin: GigaOpt DRV Optimization
[08/31 23:57:16   1485s] Glitch fixing enabled
[08/31 23:57:16   1485s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:57:16   1486s] End AAE Lib Interpolated Model. (MEM=1829.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:57:16   1486s] PhyDesignGrid: maxLocalDensity 0.96
[08/31 23:57:16   1486s] ### Creating PhyDesignMc. totSessionCpu=0:24:46 mem=1830.0M
[08/31 23:57:16   1486s] #spOpts: mergeVia=F 
[08/31 23:57:16   1486s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:46 mem=1830.0M
[08/31 23:57:16   1486s] ### Creating LA Mngr. totSessionCpu=0:24:46 mem=1830.0M
[08/31 23:57:17   1486s] ### Creating LA Mngr, finished. totSessionCpu=0:24:47 mem=1868.0M
[08/31 23:57:17   1487s] ### Creating LA Mngr. totSessionCpu=0:24:47 mem=2016.5M
[08/31 23:57:17   1487s] ### Creating LA Mngr, finished. totSessionCpu=0:24:47 mem=2016.5M
[08/31 23:57:17   1487s] 
[08/31 23:57:17   1487s] Creating Lib Analyzer ...
[08/31 23:57:17   1487s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:57:17   1487s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:57:17   1487s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:57:17   1487s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:57:17   1487s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:57:17   1487s] 
[08/31 23:57:18   1488s] Creating Lib Analyzer, finished. 
[08/31 23:57:19   1489s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[08/31 23:57:19   1489s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:57:19   1489s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[08/31 23:57:19   1489s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:57:19   1489s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[08/31 23:57:19   1489s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:57:19   1489s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:57:19   1489s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:57:19   1489s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:57:19   1490s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 100.00|          |         |
[08/31 23:57:19   1490s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 6 threads.
[08/31 23:57:19   1490s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[08/31 23:57:19   1490s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[08/31 23:57:19   1490s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0||-9.22e+14|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  2519.7M|
[08/31 23:57:19   1490s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[08/31 23:57:19   1490s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:57:19   1490s] Layer 4 has 2 constrained nets 
[08/31 23:57:19   1490s] **** End NDR-Layer Usage Statistics ****
[08/31 23:57:19   1490s] 
[08/31 23:57:19   1490s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:00.0 mem=2519.7M) ***
[08/31 23:57:19   1490s] 
[08/31 23:57:19   1490s] Begin: glitch net info
[08/31 23:57:19   1490s] glitch slack range: number of glitch nets
[08/31 23:57:19   1490s] glitch slack < -0.32 : 0
[08/31 23:57:19   1490s] -0.32 < glitch slack < -0.28 : 0
[08/31 23:57:19   1490s] -0.28 < glitch slack < -0.24 : 0
[08/31 23:57:19   1490s] -0.24 < glitch slack < -0.2 : 0
[08/31 23:57:19   1490s] -0.2 < glitch slack < -0.16 : 0
[08/31 23:57:19   1490s] -0.16 < glitch slack < -0.12 : 0
[08/31 23:57:19   1490s] -0.12 < glitch slack < -0.08 : 0
[08/31 23:57:19   1490s] -0.08 < glitch slack < -0.04 : 0
[08/31 23:57:19   1490s] -0.04 < glitch slack : 0
[08/31 23:57:19   1490s] End: glitch net info
[08/31 23:57:20   1490s] drv optimizer changes nothing and skips refinePlace
[08/31 23:57:20   1490s] End: GigaOpt DRV Optimization
[08/31 23:57:20   1490s] **optDesign ... cpu = 0:00:35, real = 0:00:21, mem = 1372.8M, totSessionCpu=0:24:50 **
[08/31 23:57:20   1490s] *info:
[08/31 23:57:20   1490s] **INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1930.50M).
[08/31 23:57:20   1490s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.07min real=0.07min mem=1930.5M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.351%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:21, mem = 1373.1M, totSessionCpu=0:24:51 **
[08/31 23:57:20   1491s]   DRV Snapshot: (REF)
[08/31 23:57:20   1491s]          Tran DRV: 0
[08/31 23:57:20   1491s]           Cap DRV: 0
[08/31 23:57:20   1491s]        Fanout DRV: 0
[08/31 23:57:20   1491s]            Glitch: 0
[08/31 23:57:20   1491s] *** Check timing (0:00:00.0)
[08/31 23:57:20   1491s] Deleting Lib Analyzer.
[08/31 23:57:20   1491s] Begin: GigaOpt Optimization in WNS mode
[08/31 23:57:21   1491s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:57:21   1491s] End AAE Lib Interpolated Model. (MEM=1920.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:57:21   1491s] PhyDesignGrid: maxLocalDensity 0.96
[08/31 23:57:21   1491s] ### Creating PhyDesignMc. totSessionCpu=0:24:51 mem=1921.0M
[08/31 23:57:21   1491s] #spOpts: mergeVia=F 
[08/31 23:57:21   1491s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:52 mem=1921.0M
[08/31 23:57:21   1491s] ### Creating LA Mngr. totSessionCpu=0:24:52 mem=1921.0M
[08/31 23:57:21   1491s] ### Creating LA Mngr, finished. totSessionCpu=0:24:52 mem=1921.0M
[08/31 23:57:21   1491s] 
[08/31 23:57:21   1491s] Creating Lib Analyzer ...
[08/31 23:57:21   1491s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:57:21   1491s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:57:21   1491s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:57:21   1491s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:57:21   1491s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:57:21   1491s] 
[08/31 23:57:22   1492s] Creating Lib Analyzer, finished. 
[08/31 23:57:26   1496s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:57:26   1496s] *info: 2 special nets excluded.
[08/31 23:57:26   1496s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:57:26   1496s] *info: 32 multi-driver nets excluded.
[08/31 23:57:26   1496s] *info: 2078 no-driver nets excluded.
[08/31 23:57:27   1498s] PathGroup :  reg2reg  TargetSlack : 0 
[08/31 23:57:28   1498s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 100.00
[08/31 23:57:28   1498s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:57:28   1498s] Layer 4 has 2 constrained nets 
[08/31 23:57:28   1498s] **** End NDR-Layer Usage Statistics ****
[08/31 23:57:28   1498s] 
[08/31 23:57:28   1498s] *** Finish Post Route Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=2392.2M) ***
[08/31 23:57:28   1498s] *** Starting refinePlace (0:24:59 mem=1861.7M) ***
[08/31 23:57:28   1498s] Total net bbox length = 1.330e+05 (6.862e+04 6.442e+04) (ext = 5.313e+03)
[08/31 23:57:28   1498s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[08/31 23:57:28   1498s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[08/31 23:57:28   1498s] Type 'man IMPSP-5140' for more detail.
[08/31 23:57:28   1498s] **WARN: (IMPSP-315):	Found 46067 instances insts with no PG Term connections.
[08/31 23:57:28   1498s] Type 'man IMPSP-315' for more detail.
[08/31 23:57:28   1498s] Total net bbox length = 1.330e+05 (6.862e+04 6.442e+04) (ext = 5.313e+03)
[08/31 23:57:28   1498s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1861.7MB
[08/31 23:57:28   1498s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1861.7MB) @(0:24:59 - 0:24:59).
[08/31 23:57:28   1498s] *** Finished refinePlace (0:24:59 mem=1861.7M) ***
[08/31 23:57:28   1498s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
[08/31 23:57:28   1498s] Deleting Lib Analyzer.
[08/31 23:57:28   1498s] Begin: GigaOpt Optimization in TNS mode
[08/31 23:57:28   1498s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:57:28   1498s] End AAE Lib Interpolated Model. (MEM=1861.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:57:28   1498s] PhyDesignGrid: maxLocalDensity 0.96
[08/31 23:57:28   1498s] ### Creating PhyDesignMc. totSessionCpu=0:24:59 mem=1859.7M
[08/31 23:57:28   1499s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:59 mem=1859.7M
[08/31 23:57:28   1499s] ### Creating LA Mngr. totSessionCpu=0:24:59 mem=1859.7M
[08/31 23:57:28   1499s] ### Creating LA Mngr, finished. totSessionCpu=0:24:59 mem=1859.7M
[08/31 23:57:28   1499s] 
[08/31 23:57:28   1499s] Creating Lib Analyzer ...
[08/31 23:57:28   1499s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:57:28   1499s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:57:28   1499s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:57:28   1499s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:57:28   1499s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:57:28   1499s] 
[08/31 23:57:29   1500s] Creating Lib Analyzer, finished. 
[08/31 23:57:33   1503s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:57:33   1503s] *info: 2 special nets excluded.
[08/31 23:57:33   1504s] *info: 30 external nets with a tri-state driver excluded.
[08/31 23:57:33   1504s] *info: 32 multi-driver nets excluded.
[08/31 23:57:33   1504s] *info: 2078 no-driver nets excluded.
[08/31 23:57:35   1505s] PathGroup :  reg2reg  TargetSlack : 0 
[08/31 23:57:35   1505s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 100.00
[08/31 23:57:35   1505s] Optimizer TNS Opt
[08/31 23:57:35   1505s] Info: Begin MT loop @oiCellDelayCachingJob with 6 threads.
[08/31 23:57:35   1506s] Info: End MT loop @oiCellDelayCachingJob.
[08/31 23:57:35   1506s] 
[08/31 23:57:35   1506s] *** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=2424.2M) ***
[08/31 23:57:35   1506s] **** Begin NDR-Layer Usage Statistics ****
[08/31 23:57:35   1506s] Layer 4 has 2 constrained nets 
[08/31 23:57:35   1506s] **** End NDR-Layer Usage Statistics ****
[08/31 23:57:35   1506s] 
[08/31 23:57:35   1506s] *** Finish Post Route Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=2424.2M) ***
[08/31 23:57:35   1506s] *** Starting refinePlace (0:25:06 mem=2264.4M) ***
[08/31 23:57:35   1506s] Total net bbox length = 1.330e+05 (6.862e+04 6.442e+04) (ext = 5.313e+03)
[08/31 23:57:35   1506s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[08/31 23:57:35   1506s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[08/31 23:57:35   1506s] Type 'man IMPSP-5140' for more detail.
[08/31 23:57:35   1506s] **WARN: (IMPSP-315):	Found 46067 instances insts with no PG Term connections.
[08/31 23:57:35   1506s] Type 'man IMPSP-315' for more detail.
[08/31 23:57:35   1506s] Total net bbox length = 1.330e+05 (6.862e+04 6.442e+04) (ext = 5.313e+03)
[08/31 23:57:35   1506s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2264.4MB
[08/31 23:57:35   1506s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2264.4MB) @(0:25:06 - 0:25:06).
[08/31 23:57:35   1506s] *** Finished refinePlace (0:25:06 mem=2264.4M) ***
[08/31 23:57:35   1506s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
[08/31 23:57:36   1506s]   Timing Snapshot: (REF)
[08/31 23:57:36   1506s]      Weighted WNS: -922337203685477.625
[08/31 23:57:36   1506s]       All  PG WNS: 0.000
[08/31 23:57:36   1506s]       High PG WNS: 0.000
[08/31 23:57:36   1506s]       All  PG TNS: 0.000
[08/31 23:57:36   1506s]       High PG TNS: 0.000
[08/31 23:57:36   1506s]    Category Slack: { }
[08/31 23:57:36   1506s] 
[08/31 23:57:36   1506s] Running postRoute recovery in preEcoRoute mode
[08/31 23:57:36   1506s] **optDesign ... cpu = 0:00:51, real = 0:00:37, mem = 1364.1M, totSessionCpu=0:25:07 **
[08/31 23:57:36   1507s]   DRV Snapshot: (TGT)
[08/31 23:57:36   1507s]          Tran DRV: 0
[08/31 23:57:36   1507s]           Cap DRV: 0
[08/31 23:57:36   1507s]        Fanout DRV: 0
[08/31 23:57:36   1507s]            Glitch: 0
[08/31 23:57:36   1507s] Checking DRV degradation...
[08/31 23:57:36   1507s] 
[08/31 23:57:36   1507s] Recovery Manager:
[08/31 23:57:36   1507s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/31 23:57:36   1507s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/31 23:57:36   1507s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[08/31 23:57:36   1507s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[08/31 23:57:36   1507s] 
[08/31 23:57:36   1507s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[08/31 23:57:36   1507s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1861.64M, totSessionCpu=0:25:07).
[08/31 23:57:36   1507s] **optDesign ... cpu = 0:00:52, real = 0:00:37, mem = 1363.4M, totSessionCpu=0:25:07 **
[08/31 23:57:36   1507s] 
[08/31 23:57:36   1507s]   Timing/DRV Snapshot: (REF)
[08/31 23:57:36   1507s]      Weighted WNS: -922337203685477.625
[08/31 23:57:36   1507s]       All  PG WNS: 0.000
[08/31 23:57:36   1507s]       High PG WNS: 0.000
[08/31 23:57:36   1507s]       All  PG TNS: 0.000
[08/31 23:57:36   1507s]       High PG TNS: 0.000
[08/31 23:57:36   1507s]          Tran DRV: 0
[08/31 23:57:36   1507s]           Cap DRV: 0
[08/31 23:57:36   1507s]        Fanout DRV: 0
[08/31 23:57:36   1507s]            Glitch: 0
[08/31 23:57:36   1507s]    Category Slack: { }
[08/31 23:57:36   1507s] 
[08/31 23:57:36   1507s] ### Creating LA Mngr. totSessionCpu=0:25:07 mem=1861.6M
[08/31 23:57:36   1507s] ### Creating LA Mngr, finished. totSessionCpu=0:25:07 mem=1861.6M
[08/31 23:57:36   1507s] Default Rule : ""
[08/31 23:57:36   1507s] Non Default Rules :
[08/31 23:57:36   1507s] Worst Slack : 214748.365 ns
[08/31 23:57:36   1507s] Total 0 nets layer assigned (0.1).
[08/31 23:57:36   1507s] GigaOpt: setting up router preferences
[08/31 23:57:36   1507s] GigaOpt: 0 nets assigned router directives
[08/31 23:57:36   1507s] 
[08/31 23:57:36   1507s] Start Assign Priority Nets ...
[08/31 23:57:36   1507s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[08/31 23:57:36   1507s] Existing Priority Nets 0 (0.0%)
[08/31 23:57:36   1507s] Assigned Priority Nets 0 (0.0%)
[08/31 23:57:37   1507s] ### Creating LA Mngr. totSessionCpu=0:25:08 mem=1918.9M
[08/31 23:57:37   1507s] ### Creating LA Mngr, finished. totSessionCpu=0:25:08 mem=1918.9M
[08/31 23:57:37   1507s] ### Creating LA Mngr. totSessionCpu=0:25:08 mem=1918.9M
[08/31 23:57:37   1507s] ### Creating LA Mngr, finished. totSessionCpu=0:25:08 mem=1918.9M
[08/31 23:57:37   1508s] Default Rule : ""
[08/31 23:57:37   1508s] Non Default Rules :
[08/31 23:57:37   1508s] Worst Slack : 214748.365 ns
[08/31 23:57:37   1508s] Total 0 nets layer assigned (0.4).
[08/31 23:57:37   1508s] GigaOpt: setting up router preferences
[08/31 23:57:37   1508s] GigaOpt: 0 nets assigned router directives
[08/31 23:57:37   1508s] 
[08/31 23:57:37   1508s] Start Assign Priority Nets ...
[08/31 23:57:37   1508s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[08/31 23:57:37   1508s] Existing Priority Nets 0 (0.0%)
[08/31 23:57:37   1508s] Assigned Priority Nets 0 (0.0%)
[08/31 23:57:37   1508s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.351%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:53, real = 0:00:39, mem = 1285.4M, totSessionCpu=0:25:09 **
[08/31 23:57:38   1508s] -routeWithEco false                       # bool, default=false
[08/31 23:57:38   1508s] -routeWithEco true                        # bool, default=false, user setting
[08/31 23:57:38   1508s] -routeSelectedNetOnly false               # bool, default=false
[08/31 23:57:38   1508s] -routeWithTimingDriven false              # bool, default=false, user setting
[08/31 23:57:38   1508s] -routeWithSiDriven false                  # bool, default=false, user setting
[08/31 23:57:38   1508s] 
[08/31 23:57:38   1508s] globalDetailRoute
[08/31 23:57:38   1508s] 
[08/31 23:57:38   1508s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[08/31 23:57:38   1508s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[08/31 23:57:38   1508s] #setNanoRouteMode -routeWithEco true
[08/31 23:57:38   1508s] #setNanoRouteMode -routeWithSiDriven false
[08/31 23:57:38   1508s] #setNanoRouteMode -routeWithTimingDriven false
[08/31 23:57:38   1508s] #Start globalDetailRoute on Mon Aug 31 23:57:38 2020
[08/31 23:57:38   1508s] #
[08/31 23:57:38   1508s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d'. 9704 times net's RC data read were performed.
[08/31 23:57:38   1509s] ### Net info: total nets: 12853
[08/31 23:57:38   1509s] ### Net info: dirty nets: 0
[08/31 23:57:38   1509s] ### Net info: marked as disconnected nets: 0
[08/31 23:57:38   1509s] ### Net info: fully routed nets: 9713
[08/31 23:57:38   1509s] ### Net info: trivial (single pin) nets: 0
[08/31 23:57:38   1509s] ### Net info: unrouted nets: 3140
[08/31 23:57:38   1509s] ### Net info: re-extraction nets: 0
[08/31 23:57:38   1509s] ### Net info: ignored nets: 0
[08/31 23:57:38   1509s] ### Net info: skip routing nets: 0
[08/31 23:57:38   1509s] ### import route signature (99) = 1586029349
[08/31 23:57:38   1509s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[08/31 23:57:38   1509s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[08/31 23:57:38   1509s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[08/31 23:57:38   1509s] #RTESIG:78da8d90b10ac23018849d7d8a9fd4a182d6ff62629a55705529ea2a15aa08c542920ebe
[08/31 23:57:38   1509s] #       bd45c1a936de7a1f77c72593d3a62001930173cf399f41db02868dc45c42eb05ccb9b38e
[08/31 23:57:38   1509s] #       6b314e26bbfd016c0919bf45e9b56eca30a3d6578e7c15c2fd719b7e38a59944d9864650
[08/31 23:57:38   1509s] #       ea83eb8c7eccd82f162af728ddb3975bad96742d6b5f517a699aba97b15a113843741b18
[08/31 23:57:38   1509s] #       329a06992b0aae1d6496d0f12005907853c35f40e51c6d54b9fda3d1221e64fff8404b4d
[08/31 23:57:38   1509s] #       e2e7ead10b8a67ab23
[08/31 23:57:38   1509s] #
[08/31 23:57:38   1509s] #RTESIG:78da8d90b10ac23018849d7d8a9fd4a182d6ff62629a55705529ea2a15aa08c542920ebe
[08/31 23:57:38   1509s] #       bd45c1a936de7a1f77c72593d3a62001930173cf399f41db02868dc45c42eb05ccb9b38e
[08/31 23:57:38   1509s] #       6b314e26bbfd016c0919bf45e9b56eca30a3d6578e7c15c2fd719b7e38a59944d9864650
[08/31 23:57:38   1509s] #       ea83eb8c7eccd82f162af728ddb3975bad96742d6b5f517a699aba97b15a113843741b18
[08/31 23:57:38   1509s] #       329a06992b0aae1d6496d0f12005907853c35f40e51c6d54b9fda3d1221e64fff8404b4d
[08/31 23:57:38   1509s] #       e2e7ead10b8a67ab23
[08/31 23:57:38   1509s] #
[08/31 23:57:38   1509s] #Using multithreading with 6 threads.
[08/31 23:57:38   1509s] #Start routing data preparation on Mon Aug 31 23:57:38 2020
[08/31 23:57:38   1509s] #
[08/31 23:57:38   1510s] #Minimum voltage of a net in the design = 0.000.
[08/31 23:57:38   1510s] #Maximum voltage of a net in the design = 1.100.
[08/31 23:57:38   1510s] #Voltage range [0.000 - 0.000] has 1940 nets.
[08/31 23:57:38   1510s] #Voltage range [1.100 - 1.100] has 7 nets.
[08/31 23:57:38   1510s] #Voltage range [0.000 - 1.100] has 10906 nets.
[08/31 23:57:39   1510s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[08/31 23:57:39   1510s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[08/31 23:57:39   1510s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[08/31 23:57:39   1510s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:57:39   1510s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:57:39   1510s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[08/31 23:57:39   1510s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[08/31 23:57:39   1510s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[08/31 23:57:39   1510s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[08/31 23:57:39   1510s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[08/31 23:57:39   1510s] #Regenerating Ggrids automatically.
[08/31 23:57:39   1510s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[08/31 23:57:39   1510s] #Using automatically generated G-grids.
[08/31 23:57:39   1510s] #Done routing data preparation.
[08/31 23:57:39   1510s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1288.88 (MB), peak = 1787.08 (MB)
[08/31 23:57:39   1510s] #Merging special wires using 6 threads...
[08/31 23:57:39   1510s] #Found 0 nets for post-route si or timing fixing.
[08/31 23:57:39   1510s] #
[08/31 23:57:39   1510s] #Finished routing data preparation on Mon Aug 31 23:57:39 2020
[08/31 23:57:39   1510s] #
[08/31 23:57:39   1510s] #Cpu time = 00:00:01
[08/31 23:57:39   1510s] #Elapsed time = 00:00:01
[08/31 23:57:39   1510s] #Increased memory = 6.29 (MB)
[08/31 23:57:39   1510s] #Total memory = 1288.90 (MB)
[08/31 23:57:39   1510s] #Peak memory = 1787.08 (MB)
[08/31 23:57:39   1510s] #
[08/31 23:57:39   1510s] #
[08/31 23:57:39   1510s] #Start global routing on Mon Aug 31 23:57:39 2020
[08/31 23:57:39   1510s] #
[08/31 23:57:39   1510s] #WARNING (NRGR-22) Design is already detail routed.
[08/31 23:57:39   1511s] ### route signature (102) = 1732494521
[08/31 23:57:39   1511s] ### violation signature (91) = 1905142130
[08/31 23:57:40   1511s] ### route signature (105) =  448555786
[08/31 23:57:40   1511s] ### violation signature (94) = 1905142130
[08/31 23:57:40   1511s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[08/31 23:57:40   1511s] #Cpu time = 00:00:01
[08/31 23:57:40   1511s] #Elapsed time = 00:00:01
[08/31 23:57:40   1511s] #Increased memory = 6.55 (MB)
[08/31 23:57:40   1511s] #Total memory = 1289.09 (MB)
[08/31 23:57:40   1511s] #Peak memory = 1787.08 (MB)
[08/31 23:57:40   1511s] #Using multithreading with 6 threads.
[08/31 23:57:40   1511s] ### max drc and si pitch = 4600 (  2.3000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[08/31 23:57:40   1511s] #
[08/31 23:57:40   1511s] #Start Detail Routing..
[08/31 23:57:40   1511s] #start initial detail routing ...
[08/31 23:57:40   1512s] #   number of violations = 0
[08/31 23:57:40   1512s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1292.04 (MB), peak = 1787.08 (MB)
[08/31 23:57:40   1512s] #start 1st optimization iteration ...
[08/31 23:57:40   1512s] #   number of violations = 0
[08/31 23:57:40   1512s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1292.55 (MB), peak = 1787.08 (MB)
[08/31 23:57:40   1512s] #Complete Detail Routing.
[08/31 23:57:40   1512s] #Total wire length = 174667 um.
[08/31 23:57:40   1512s] #Total half perimeter of net bounding box = 140872 um.
[08/31 23:57:40   1512s] #Total wire length on LAYER metal1 = 10168 um.
[08/31 23:57:40   1512s] #Total wire length on LAYER metal2 = 70208 um.
[08/31 23:57:40   1512s] #Total wire length on LAYER metal3 = 72063 um.
[08/31 23:57:40   1512s] #Total wire length on LAYER metal4 = 19395 um.
[08/31 23:57:40   1512s] #Total wire length on LAYER metal5 = 2832 um.
[08/31 23:57:40   1512s] #Total wire length on LAYER metal6 = 0 um.
[08/31 23:57:40   1512s] #Total wire length on LAYER metal7 = 0 um.
[08/31 23:57:40   1512s] #Total wire length on LAYER metal8 = 0 um.
[08/31 23:57:40   1512s] #Total wire length on LAYER metal9 = 0 um.
[08/31 23:57:40   1512s] #Total wire length on LAYER metal10 = 0 um.
[08/31 23:57:40   1512s] #Total number of vias = 69596
[08/31 23:57:40   1512s] #Up-Via Summary (total 69596):
[08/31 23:57:40   1512s] #           
[08/31 23:57:40   1512s] #-----------------------
[08/31 23:57:40   1512s] # metal1          40632
[08/31 23:57:40   1512s] # metal2          26455
[08/31 23:57:40   1512s] # metal3           2414
[08/31 23:57:40   1512s] # metal4             95
[08/31 23:57:40   1512s] #-----------------------
[08/31 23:57:40   1512s] #                 69596 
[08/31 23:57:40   1512s] #
[08/31 23:57:40   1512s] #Total number of DRC violations = 0
[08/31 23:57:40   1512s] ### route signature (110) =  448555786
[08/31 23:57:40   1512s] ### violation signature (99) = 1905142130
[08/31 23:57:40   1512s] #Cpu time = 00:00:01
[08/31 23:57:40   1512s] #Elapsed time = 00:00:01
[08/31 23:57:40   1512s] #Increased memory = 0.61 (MB)
[08/31 23:57:40   1512s] #Total memory = 1289.70 (MB)
[08/31 23:57:40   1512s] #Peak memory = 1787.08 (MB)
[08/31 23:57:40   1512s] #detailRoute Statistics:
[08/31 23:57:40   1512s] #Cpu time = 00:00:01
[08/31 23:57:40   1512s] #Elapsed time = 00:00:01
[08/31 23:57:40   1512s] #Increased memory = 0.61 (MB)
[08/31 23:57:40   1512s] #Total memory = 1289.70 (MB)
[08/31 23:57:40   1512s] #Peak memory = 1787.08 (MB)
[08/31 23:57:40   1512s] ### export route signature (111) =  448555786
[08/31 23:57:41   1513s] #
[08/31 23:57:41   1513s] #globalDetailRoute statistics:
[08/31 23:57:41   1513s] #Cpu time = 00:00:04
[08/31 23:57:41   1513s] #Elapsed time = 00:00:03
[08/31 23:57:41   1513s] #Increased memory = -9.65 (MB)
[08/31 23:57:41   1513s] #Total memory = 1275.71 (MB)
[08/31 23:57:41   1513s] #Peak memory = 1787.08 (MB)
[08/31 23:57:41   1513s] #Number of warnings = 3
[08/31 23:57:41   1513s] #Total number of warnings = 58
[08/31 23:57:41   1513s] #Number of fails = 0
[08/31 23:57:41   1513s] #Total number of fails = 0
[08/31 23:57:41   1513s] #Complete globalDetailRoute on Mon Aug 31 23:57:41 2020
[08/31 23:57:41   1513s] #
[08/31 23:57:41   1513s] ### 
[08/31 23:57:41   1513s] ###   Scalability Statistics
[08/31 23:57:41   1513s] ### 
[08/31 23:57:41   1513s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:57:41   1513s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[08/31 23:57:41   1513s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:57:41   1513s] ###   Data Preparation      |        00:00:01|        00:00:01|             1.0|
[08/31 23:57:41   1513s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[08/31 23:57:41   1513s] ###   Detail Routing        |        00:00:01|        00:00:01|             1.0|
[08/31 23:57:41   1513s] ###   Total                 |        00:00:04|        00:00:03|             1.4|
[08/31 23:57:41   1513s] ### ------------------------+----------------+----------------+----------------+
[08/31 23:57:41   1513s] ### 
[08/31 23:57:41   1513s] **optDesign ... cpu = 0:00:58, real = 0:00:42, mem = 1275.8M, totSessionCpu=0:25:13 **
[08/31 23:57:41   1513s] -routeWithEco false                       # bool, default=false
[08/31 23:57:41   1513s] -routeSelectedNetOnly false               # bool, default=false
[08/31 23:57:41   1513s] -routeWithTimingDriven false              # bool, default=false, user setting
[08/31 23:57:41   1513s] -routeWithSiDriven false                  # bool, default=false, user setting
[08/31 23:57:41   1513s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=46067 and nets=12853 using extraction engine 'postRoute' at effort level 'low' .
[08/31 23:57:41   1513s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:57:41   1513s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:57:41   1513s] PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:57:41   1513s] RC Extraction called in multi-corner(1) mode.
[08/31 23:57:41   1513s] Process corner(s) are loaded.
[08/31 23:57:41   1513s]  Corner: standard
[08/31 23:57:41   1513s] extractDetailRC Option : -outfile /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d -maxResLength 200  -extended
[08/31 23:57:41   1513s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/31 23:57:41   1513s]       RC Corner Indexes            0   
[08/31 23:57:41   1513s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:57:41   1513s] Coupling Cap. Scaling Factor : 1.00000 
[08/31 23:57:41   1513s] Resistance Scaling Factor    : 1.00000 
[08/31 23:57:41   1513s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:57:41   1513s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:57:41   1513s] Shrink Factor                : 1.00000
[08/31 23:57:41   1513s] Initializing multi-corner capacitance tables ... 
[08/31 23:57:41   1513s] Initializing multi-corner resistance tables ...
[08/31 23:57:41   1513s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1800.9M)
[08/31 23:57:42   1513s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for storing RC.
[08/31 23:57:42   1514s] Extracted 10.0023% (CPU Time= 0:00:00.5  MEM= 1859.4M)
[08/31 23:57:42   1514s] Extracted 20.0023% (CPU Time= 0:00:00.7  MEM= 1859.4M)
[08/31 23:57:42   1514s] Extracted 30.0023% (CPU Time= 0:00:00.8  MEM= 1859.4M)
[08/31 23:57:42   1514s] Extracted 40.0023% (CPU Time= 0:00:00.9  MEM= 1859.4M)
[08/31 23:57:42   1514s] Extracted 50.0023% (CPU Time= 0:00:01.0  MEM= 1859.4M)
[08/31 23:57:42   1514s] Extracted 60.0023% (CPU Time= 0:00:01.1  MEM= 1859.4M)
[08/31 23:57:42   1514s] Extracted 70.0023% (CPU Time= 0:00:01.2  MEM= 1859.4M)
[08/31 23:57:43   1514s] Extracted 80.0023% (CPU Time= 0:00:01.4  MEM= 1859.4M)
[08/31 23:57:43   1515s] Extracted 90.0023% (CPU Time= 0:00:01.7  MEM= 1859.4M)
[08/31 23:57:43   1515s] Extracted 100% (CPU Time= 0:00:02.2  MEM= 1863.4M)
[08/31 23:57:44   1515s] Number of Extracted Resistors     : 156702
[08/31 23:57:44   1515s] Number of Extracted Ground Cap.   : 166395
[08/31 23:57:44   1515s] Number of Extracted Coupling Cap. : 266092
[08/31 23:57:44   1515s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for reading.
[08/31 23:57:44   1515s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/31 23:57:44   1515s]  Corner: standard
[08/31 23:57:44   1515s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1847.4M)
[08/31 23:57:44   1515s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb_Filter.rcdb.d' for storing RC.
[08/31 23:57:44   1516s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d'. 9704 times net's RC data read were performed.
[08/31 23:57:44   1516s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1847.410M)
[08/31 23:57:44   1516s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for reading.
[08/31 23:57:44   1516s] processing rcdb (/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d) for hinst (top) of cell (DLX_IR_SIZE32_PC_SIZE32);
[08/31 23:57:44   1516s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1847.410M)
[08/31 23:57:44   1516s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:03.0  MEM: 1847.410M)
[08/31 23:57:44   1516s] **optDesign ... cpu = 0:01:01, real = 0:00:45, mem = 1231.7M, totSessionCpu=0:25:17 **
[08/31 23:57:44   1516s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:57:44   1516s] Begin IPO call back ...
[08/31 23:57:45   1517s] End IPO call back ...
[08/31 23:57:45   1517s] #################################################################################
[08/31 23:57:45   1517s] # Design Stage: PostRoute
[08/31 23:57:45   1517s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:57:45   1517s] # Design Mode: 90nm
[08/31 23:57:45   1517s] # Analysis Mode: MMMC OCV 
[08/31 23:57:45   1517s] # Parasitics Mode: SPEF/RCDB
[08/31 23:57:45   1517s] # Signoff Settings: SI On 
[08/31 23:57:45   1517s] #################################################################################
[08/31 23:57:46   1518s] Topological Sorting (REAL = 0:00:00.0, MEM = 1812.9M, InitMEM = 1812.9M)
[08/31 23:57:46   1518s] Setting infinite Tws ...
[08/31 23:57:46   1518s] First Iteration Infinite Tw... 
[08/31 23:57:46   1518s] Calculate early delays in OCV mode...
[08/31 23:57:46   1518s] Calculate late delays in OCV mode...
[08/31 23:57:46   1518s] Start delay calculation (fullDC) (6 T). (MEM=1812.88)
[08/31 23:57:46   1518s] Initializing multi-corner capacitance tables ... 
[08/31 23:57:46   1518s] Initializing multi-corner resistance tables ...
[08/31 23:57:46   1519s] End AAE Lib Interpolated Model. (MEM=1829.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:57:46   1519s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for reading.
[08/31 23:57:46   1519s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1831.2M)
[08/31 23:57:46   1519s] AAE_INFO: 6 threads acquired from CTE.
[08/31 23:57:50   1528s] Total number of fetched objects 14155
[08/31 23:57:50   1528s] AAE_INFO-618: Total number of nets in the design is 12853,  100.0 percent of the nets selected for SI analysis
[08/31 23:57:50   1529s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:57:50   1529s] End delay calculation. (MEM=2193.7 CPU=0:00:09.9 REAL=0:00:04.0)
[08/31 23:57:50   1529s] End delay calculation (fullDC). (MEM=2193.7 CPU=0:00:10.6 REAL=0:00:04.0)
[08/31 23:57:50   1529s] *** CDM Built up (cpu=0:00:12.0  real=0:00:05.0  mem= 2193.7M) ***
[08/31 23:57:50   1530s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2161.7M)
[08/31 23:57:50   1530s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:57:50   1530s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2193.7M)
[08/31 23:57:50   1530s] Starting SI iteration 2
[08/31 23:57:50   1530s] Calculate early delays in OCV mode...
[08/31 23:57:50   1530s] Calculate late delays in OCV mode...
[08/31 23:57:50   1530s] Start delay calculation (fullDC) (6 T). (MEM=2201.75)
[08/31 23:57:50   1530s] End AAE Lib Interpolated Model. (MEM=2201.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:57:51   1532s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:57:51   1532s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 14155. 
[08/31 23:57:51   1532s] Total number of fetched objects 14155
[08/31 23:57:51   1532s] AAE_INFO-618: Total number of nets in the design is 12853,  3.6 percent of the nets selected for SI analysis
[08/31 23:57:51   1532s] End delay calculation. (MEM=2169.75 CPU=0:00:01.7 REAL=0:00:01.0)
[08/31 23:57:51   1532s] End delay calculation (fullDC). (MEM=2169.75 CPU=0:00:01.8 REAL=0:00:01.0)
[08/31 23:57:51   1532s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 2169.7M) ***
[08/31 23:57:52   1534s] *** Done Building Timing Graph (cpu=0:00:17.5 real=0:00:08.0 totSessionCpu=0:25:34 mem=2169.7M)
[08/31 23:57:52   1534s] **optDesign ... cpu = 0:01:19, real = 0:00:53, mem = 1354.3M, totSessionCpu=0:25:34 **
[08/31 23:57:52   1534s] Executing marking Critical Nets1
[08/31 23:57:52   1534s] Footprint XOR2_X1 has at least 2 pins...
[08/31 23:57:52   1534s] Footprint XNOR2_X1 has at least 3 pins...
[08/31 23:57:52   1534s] Footprint TLAT_X1 has at least 4 pins...
[08/31 23:57:52   1534s] Footprint SDFF_X1 has at least 5 pins...
[08/31 23:57:52   1534s] *** Number of Vt Cells Partition = 1
[08/31 23:57:52   1534s] Running postRoute recovery in postEcoRoute mode
[08/31 23:57:52   1534s] **optDesign ... cpu = 0:01:19, real = 0:00:53, mem = 1354.3M, totSessionCpu=0:25:34 **
[08/31 23:57:52   1534s]   Timing/DRV Snapshot: (TGT)
[08/31 23:57:52   1534s]      Weighted WNS: -922337203685477.625
[08/31 23:57:52   1534s]       All  PG WNS: 0.000
[08/31 23:57:52   1534s]       High PG WNS: 0.000
[08/31 23:57:52   1534s]       All  PG TNS: 0.000
[08/31 23:57:52   1534s]       High PG TNS: 0.000
[08/31 23:57:52   1534s]          Tran DRV: 0
[08/31 23:57:52   1534s]           Cap DRV: 0
[08/31 23:57:52   1534s]        Fanout DRV: 0
[08/31 23:57:52   1534s]            Glitch: 0
[08/31 23:57:52   1534s]    Category Slack: { }
[08/31 23:57:52   1534s] 
[08/31 23:57:52   1534s] Checking setup slack degradation ...
[08/31 23:57:52   1534s] 
[08/31 23:57:52   1534s] Recovery Manager:
[08/31 23:57:52   1534s]   Low  Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.101) - Skip
[08/31 23:57:52   1534s]   High Effort WNS Jump: 0.000 (REF: N/A, TGT: N/A, Threshold: 0.051) - Skip
[08/31 23:57:52   1534s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[08/31 23:57:52   1534s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[08/31 23:57:52   1534s] 
[08/31 23:57:52   1534s] Checking DRV degradation...
[08/31 23:57:52   1534s] 
[08/31 23:57:52   1534s] Recovery Manager:
[08/31 23:57:52   1534s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[08/31 23:57:52   1534s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[08/31 23:57:52   1534s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[08/31 23:57:52   1534s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[08/31 23:57:52   1534s] 
[08/31 23:57:52   1534s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[08/31 23:57:52   1534s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=1809.26M, totSessionCpu=0:25:35).
[08/31 23:57:52   1534s] **optDesign ... cpu = 0:01:19, real = 0:00:53, mem = 1354.6M, totSessionCpu=0:25:35 **
[08/31 23:57:52   1534s] 
[08/31 23:57:52   1534s] Latch borrow mode reset to max_borrow
[08/31 23:57:53   1535s] Reported timing to dir ./timingReports
[08/31 23:57:53   1535s] **optDesign ... cpu = 0:01:20, real = 0:00:54, mem = 1353.9M, totSessionCpu=0:25:36 **
[08/31 23:57:53   1535s] End AAE Lib Interpolated Model. (MEM=1809.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:57:53   1535s] Begin: glitch net info
[08/31 23:57:53   1535s] glitch slack range: number of glitch nets
[08/31 23:57:53   1535s] glitch slack < -0.32 : 0
[08/31 23:57:53   1535s] -0.32 < glitch slack < -0.28 : 0
[08/31 23:57:53   1535s] -0.28 < glitch slack < -0.24 : 0
[08/31 23:57:53   1535s] -0.24 < glitch slack < -0.2 : 0
[08/31 23:57:53   1535s] -0.2 < glitch slack < -0.16 : 0
[08/31 23:57:53   1535s] -0.16 < glitch slack < -0.12 : 0
[08/31 23:57:53   1535s] -0.12 < glitch slack < -0.08 : 0
[08/31 23:57:53   1535s] -0.08 < glitch slack < -0.04 : 0
[08/31 23:57:53   1535s] -0.04 < glitch slack : 0
[08/31 23:57:53   1535s] End: glitch net info
[08/31 23:57:54   1536s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.351%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:21, real = 0:00:55, mem = 1349.9M, totSessionCpu=0:25:37 **
[08/31 23:57:54   1536s]  ReSet Options after AAE Based Opt flow 
[08/31 23:57:54   1536s] Opt: RC extraction mode changed to 'detail'
[08/31 23:57:54   1536s] *** Finished optDesign ***
[08/31 23:57:54   1536s] 
[08/31 23:57:54   1536s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:23 real=0:00:57.1)
[08/31 23:57:54   1536s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:57:54   1536s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:06.7 real=0:00:06.8)
[08/31 23:57:54   1536s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:26.7 real=0:00:12.8)
[08/31 23:57:54   1536s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:57:54   1536s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:57:54   1536s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:05.3 real=0:00:05.0)
[08/31 23:57:54   1536s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:16.2 real=0:00:15.9)
[08/31 23:57:54   1536s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[08/31 23:57:54   1536s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:04.5 real=0:00:03.3)
[08/31 23:57:54   1536s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:17.5 real=0:00:07.5)
[08/31 23:57:54   1536s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:57:54   1536s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.6 real=0:00:01.2)
[08/31 23:57:54   1536s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:57:54   1536s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:57:54   1536s] Deleting Lib Analyzer.
[08/31 23:57:54   1536s] Info: Destroy the CCOpt slew target map.
[08/31 23:57:54   1536s] <CMD> optDesign -postRoute -hold
[08/31 23:57:54   1536s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[08/31 23:57:54   1536s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[08/31 23:57:54   1536s] GigaOpt running with 6 threads.
[08/31 23:57:54   1536s] Info: 6 threads available for lower-level modules during optimization.
[08/31 23:57:54   1536s] #spOpts: mergeVia=F 
[08/31 23:57:54   1536s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[08/31 23:57:54   1537s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[08/31 23:57:54   1537s] #spOpts: mergeVia=F 
[08/31 23:57:55   1537s] #spOpts: mergeVia=F 
[08/31 23:57:55   1537s] 
[08/31 23:57:55   1537s] Creating Lib Analyzer ...
[08/31 23:57:55   1537s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:57:55   1537s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:57:55   1537s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:57:55   1537s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:57:55   1537s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:57:55   1537s] 
[08/31 23:57:55   1538s] Creating Lib Analyzer, finished. 
[08/31 23:57:55   1538s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1348.6M, totSessionCpu=0:25:38 **
[08/31 23:57:56   1538s] Begin checking placement ... (start mem=1843.3M, init mem=1843.3M)
[08/31 23:57:56   1538s] *info: Placed = 46067         
[08/31 23:57:56   1538s] *info: Unplaced = 0           
[08/31 23:57:56   1538s] Placement Density:100.00%(139248/139248)
[08/31 23:57:56   1538s] Placement Density (including fixed std cells):100.00%(139248/139248)
[08/31 23:57:56   1538s] Finished checkPlace (cpu: total=0:00:00.4, vio checks=0:00:00.3; mem=1843.3M)
[08/31 23:57:56   1538s]  Initial DC engine is -> aae
[08/31 23:57:56   1538s]  
[08/31 23:57:56   1538s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[08/31 23:57:56   1538s]  
[08/31 23:57:56   1538s]  
[08/31 23:57:56   1538s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[08/31 23:57:56   1538s]  
[08/31 23:57:56   1538s] Reset EOS DB
[08/31 23:57:56   1538s] Ignoring AAE DB Resetting ...
[08/31 23:57:56   1538s]  Set Options for AAE Based Opt flow 
[08/31 23:57:56   1538s] *** optDesign -postRoute ***
[08/31 23:57:56   1538s] DRC Margin: user margin 0.0; extra margin 0
[08/31 23:57:56   1538s] Setup Target Slack: user slack 0
[08/31 23:57:56   1538s] Hold Target Slack: user slack 0
[08/31 23:57:56   1538s] Deleting Cell Server ...
[08/31 23:57:56   1538s] Deleting Lib Analyzer.
[08/31 23:57:56   1538s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:57:56   1538s] Summary for sequential cells identification: 
[08/31 23:57:56   1538s]   Identified SBFF number: 16
[08/31 23:57:56   1538s]   Identified MBFF number: 0
[08/31 23:57:56   1538s]   Identified SB Latch number: 0
[08/31 23:57:56   1538s]   Identified MB Latch number: 0
[08/31 23:57:56   1538s]   Not identified SBFF number: 0
[08/31 23:57:56   1538s]   Not identified MBFF number: 0
[08/31 23:57:56   1538s]   Not identified SB Latch number: 0
[08/31 23:57:56   1538s]   Not identified MB Latch number: 0
[08/31 23:57:56   1538s]   Number of sequential cells which are not FFs: 13
[08/31 23:57:56   1538s] Creating Cell Server, finished. 
[08/31 23:57:56   1538s] 
[08/31 23:57:56   1538s] Deleting Cell Server ...
[08/31 23:57:56   1538s] ** INFO : this run is activating 'postRoute' automaton
[08/31 23:57:56   1538s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d'. 9704 times net's RC data read were performed.
[08/31 23:57:56   1538s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=46067 and nets=12853 using extraction engine 'postRoute' at effort level 'low' .
[08/31 23:57:56   1538s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:57:56   1538s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:57:56   1538s] PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:57:56   1538s] RC Extraction called in multi-corner(1) mode.
[08/31 23:57:56   1538s] Process corner(s) are loaded.
[08/31 23:57:56   1538s]  Corner: standard
[08/31 23:57:56   1538s] extractDetailRC Option : -outfile /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d -maxResLength 200  -extended
[08/31 23:57:56   1538s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/31 23:57:56   1538s]       RC Corner Indexes            0   
[08/31 23:57:56   1538s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:57:56   1538s] Coupling Cap. Scaling Factor : 1.00000 
[08/31 23:57:56   1538s] Resistance Scaling Factor    : 1.00000 
[08/31 23:57:56   1538s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:57:56   1538s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:57:56   1538s] Shrink Factor                : 1.00000
[08/31 23:57:57   1539s] Initializing multi-corner capacitance tables ... 
[08/31 23:57:57   1539s] Initializing multi-corner resistance tables ...
[08/31 23:57:57   1539s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1835.3M)
[08/31 23:57:57   1539s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for storing RC.
[08/31 23:57:57   1539s] Extracted 10.0023% (CPU Time= 0:00:00.6  MEM= 1909.8M)
[08/31 23:57:57   1539s] Extracted 20.0023% (CPU Time= 0:00:00.7  MEM= 1909.8M)
[08/31 23:57:57   1540s] Extracted 30.0023% (CPU Time= 0:00:00.8  MEM= 1909.8M)
[08/31 23:57:57   1540s] Extracted 40.0023% (CPU Time= 0:00:01.0  MEM= 1909.8M)
[08/31 23:57:58   1540s] Extracted 50.0023% (CPU Time= 0:00:01.1  MEM= 1909.8M)
[08/31 23:57:58   1540s] Extracted 60.0023% (CPU Time= 0:00:01.2  MEM= 1909.8M)
[08/31 23:57:58   1540s] Extracted 70.0023% (CPU Time= 0:00:01.3  MEM= 1909.8M)
[08/31 23:57:58   1540s] Extracted 80.0023% (CPU Time= 0:00:01.5  MEM= 1909.8M)
[08/31 23:57:58   1541s] Extracted 90.0023% (CPU Time= 0:00:01.8  MEM= 1909.8M)
[08/31 23:57:59   1541s] Extracted 100% (CPU Time= 0:00:02.5  MEM= 1913.8M)
[08/31 23:57:59   1541s] Number of Extracted Resistors     : 156702
[08/31 23:57:59   1541s] Number of Extracted Ground Cap.   : 166395
[08/31 23:57:59   1541s] Number of Extracted Coupling Cap. : 266092
[08/31 23:57:59   1541s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for reading.
[08/31 23:57:59   1541s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/31 23:57:59   1541s]  Corner: standard
[08/31 23:57:59   1541s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1881.8M)
[08/31 23:57:59   1541s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb_Filter.rcdb.d' for storing RC.
[08/31 23:57:59   1542s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d'. 9704 times net's RC data read were performed.
[08/31 23:58:00   1542s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1881.770M)
[08/31 23:58:00   1542s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for reading.
[08/31 23:58:00   1542s] processing rcdb (/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d) for hinst (top) of cell (DLX_IR_SIZE32_PC_SIZE32);
[08/31 23:58:00   1542s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1881.770M)
[08/31 23:58:00   1542s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.6  Real Time: 0:00:04.0  MEM: 1881.770M)
[08/31 23:58:00   1542s] Unfixed 0 ViaPillar Nets
[08/31 23:58:00   1542s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[08/31 23:58:00   1542s] *info: All cells identified as Buffer and Delay cells:
[08/31 23:58:00   1542s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[08/31 23:58:00   1542s] *info: ------------------------------------------------------------------
[08/31 23:58:00   1542s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[08/31 23:58:00   1542s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[08/31 23:58:00   1542s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[08/31 23:58:00   1542s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[08/31 23:58:00   1542s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[08/31 23:58:00   1542s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[08/31 23:58:00   1542s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[08/31 23:58:00   1542s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[08/31 23:58:00   1542s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[08/31 23:58:00   1542s] Unfixed 0 ViaPillar Nets
[08/31 23:58:00   1542s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[08/31 23:58:00   1542s] GigaOpt Hold Optimizer is used
[08/31 23:58:00   1542s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for reading.
[08/31 23:58:00   1542s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1859.4M)
[08/31 23:58:00   1542s] Initializing multi-corner capacitance tables ... 
[08/31 23:58:00   1542s] Initializing multi-corner resistance tables ...
[08/31 23:58:00   1542s] End AAE Lib Interpolated Model. (MEM=1859.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:58:00   1542s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:25:43 mem=1859.4M ***
[08/31 23:58:02   1544s] ### Creating LA Mngr. totSessionCpu=0:25:44 mem=1859.4M
[08/31 23:58:02   1544s] ### Creating LA Mngr, finished. totSessionCpu=0:25:45 mem=1859.4M
[08/31 23:58:02   1545s] ### Creating LA Mngr. totSessionCpu=0:25:45 mem=1982.8M
[08/31 23:58:02   1545s] ### Creating LA Mngr, finished. totSessionCpu=0:25:45 mem=1982.8M
[08/31 23:58:02   1545s] 
[08/31 23:58:02   1545s] Creating Lib Analyzer ...
[08/31 23:58:02   1545s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:58:02   1545s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:58:02   1545s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:58:02   1545s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:58:02   1545s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:58:02   1545s] 
[08/31 23:58:03   1545s] Creating Lib Analyzer, finished. 
[08/31 23:58:03   1545s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[08/31 23:58:03   1545s] *info: Run optDesign holdfix with 6 threads.
[08/31 23:58:03   1545s] Effort level <high> specified for reg2reg path_group
[08/31 23:58:03   1545s] End AAE Lib Interpolated Model. (MEM=2434.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:58:03   1545s] **INFO: Starting Non-Blocking QThread
[08/31 23:58:03   1545s] **INFO: Distributing 6 CPU to Master 3 CPU and QThread 3 CPU
[08/31 23:58:03   1545s] Non-Blocking console log file: /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/opt_qtdata_4IM0pq/qtjob.1598911083.console
[08/31 23:58:03   1545s] Multi-CPU acceleration using 2 CPU(s).
[08/31 23:58:04   1546s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:58:04   1546s] Begin IPO call back ...
[08/31 23:58:04   1546s] End IPO call back ...
[08/31 23:58:04   1547s] #################################################################################
[08/31 23:58:04   1547s] # Design Stage: PostRoute
[08/31 23:58:04   1547s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:58:04   1547s] # Design Mode: 90nm
[08/31 23:58:04   1547s] # Analysis Mode: MMMC OCV 
[08/31 23:58:04   1547s] # Parasitics Mode: SPEF/RCDB
[08/31 23:58:04   1547s] # Signoff Settings: SI On 
[08/31 23:58:04   1547s] #################################################################################
[08/31 23:58:04   1547s] Topological Sorting (REAL = 0:00:00.0, MEM = 2433.0M, InitMEM = 2433.0M)
[08/31 23:58:04   1547s] Setting infinite Tws ...
[08/31 23:58:04   1547s] First Iteration Infinite Tw... 
[08/31 23:58:04   1547s] Calculate early delays in OCV mode...
[08/31 23:58:04   1547s] Calculate late delays in OCV mode...
[08/31 23:58:04   1547s] Start delay calculation (fullDC) (3 T). (MEM=2432.96)
[08/31 23:58:05   1547s] End AAE Lib Interpolated Model. (MEM=2449.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:58:10   1557s] Total number of fetched objects 14155
[08/31 23:58:10   1557s] AAE_INFO-618: Total number of nets in the design is 12853,  100.0 percent of the nets selected for SI analysis
[08/31 23:58:10   1557s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:58:10   1557s] End delay calculation. (MEM=2629.01 CPU=0:00:09.6 REAL=0:00:05.0)
[08/31 23:58:10   1557s] End delay calculation (fullDC). (MEM=2629.01 CPU=0:00:10.2 REAL=0:00:06.0)
[08/31 23:58:10   1557s] *** CDM Built up (cpu=0:00:10.6  real=0:00:06.0  mem= 2629.0M) ***
[08/31 23:58:11   1558s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2597.0M)
[08/31 23:58:11   1558s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:58:11   1558s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2629.0M)
[08/31 23:58:11   1558s] 
[08/31 23:58:11   1558s] Executing IPO callback for view pruning ..
[08/31 23:58:11   1558s] Starting SI iteration 2
[08/31 23:58:11   1558s] Calculate early delays in OCV mode...
[08/31 23:58:11   1558s] Calculate late delays in OCV mode...
[08/31 23:58:11   1558s] Start delay calculation (fullDC) (3 T). (MEM=2637.06)
[08/31 23:58:12   1558s] End AAE Lib Interpolated Model. (MEM=2637.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:58:12   1560s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:58:12   1560s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 14155. 
[08/31 23:58:12   1560s] Total number of fetched objects 14155
[08/31 23:58:12   1560s] AAE_INFO-618: Total number of nets in the design is 12853,  3.6 percent of the nets selected for SI analysis
[08/31 23:58:12   1560s] End delay calculation. (MEM=2605.05 CPU=0:00:01.5 REAL=0:00:00.0)
[08/31 23:58:12   1560s] End delay calculation (fullDC). (MEM=2605.05 CPU=0:00:01.6 REAL=0:00:01.0)
[08/31 23:58:12   1560s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 2605.1M) ***
[08/31 23:58:13   1561s] *** Done Building Timing Graph (cpu=0:00:15.3 real=0:00:09.0 totSessionCpu=0:26:02 mem=2605.1M)
[08/31 23:58:13   1561s] Done building cte setup timing graph (fixHold) cpu=0:00:18.8 real=0:00:13.0 totSessionCpu=0:26:02 mem=2605.1M ***
[08/31 23:58:13   1561s] Setting latch borrow mode to budget during optimization.
[08/31 23:58:14   1563s] *info: category slack lower bound [L 0.0] default
[08/31 23:58:14   1563s] *info: category slack lower bound [H 0.0] reg2reg 
[08/31 23:58:14   1563s] --------------------------------------------------- 
[08/31 23:58:14   1563s]    Setup Violation Summary with Target Slack (0.000 ns)
[08/31 23:58:14   1563s] --------------------------------------------------- 
[08/31 23:58:14   1563s]          WNS    reg2regWNS
[08/31 23:58:14   1563s]  -922337203685477.625 ns   -922337203685477.625 ns
[08/31 23:58:14   1563s] --------------------------------------------------- 
[08/31 23:58:14   1563s]   Timing Snapshot: (REF)
[08/31 23:58:14   1563s]      Weighted WNS: -922337203685477.625
[08/31 23:58:14   1563s]       All  PG WNS: 0.000
[08/31 23:58:14   1563s]       High PG WNS: 0.000
[08/31 23:58:14   1563s]       All  PG TNS: 0.000
[08/31 23:58:14   1563s]       High PG TNS: 0.000
[08/31 23:58:14   1563s]    Category Slack: { }
[08/31 23:58:14   1563s] 
[08/31 23:58:14   1563s]  
   ____________________________________________________________________
__/ message from Non-Blocking QThread
[08/31 23:58:14   1578s] [08/31 23:58:03   1545s] Multithreaded Timing Analysis is initialized with 3 threads
[08/31 23:58:03   1545s] 
[08/31 23:58:03   1545s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:58:03   1545s] Info: 3 threads available for lower-level modules during optimization.
[08/31 23:58:03   1545s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:58:03   1545s] Begin IPO call back ...
[08/31 23:58:03   1545s] End IPO call back ...
[08/31 23:58:03   1545s] #################################################################################
[08/31 23:58:03   1545s] # Design Stage: PostRoute
[08/31 23:58:03   1545s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:58:03   1545s] # Design Mode: 90nm
[08/31 23:58:03   1545s] # Analysis Mode: MMMC OCV 
[08/31 23:58:03   1545s] # Parasitics Mode: SPEF/RCDB
[08/31 23:58:03   1545s] # Signoff Settings: SI On 
[08/31 23:58:03   1545s] #################################################################################
[08/31 23:58:03   1545s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[08/31 23:58:03   1545s] Setting infinite Tws ...
[08/31 23:58:03   1545s] First Iteration Infinite Tw... 
[08/31 23:58:03   1545s] Calculate late delays in OCV mode...
[08/31 23:58:03   1545s] Calculate early delays in OCV mode...
[08/31 23:58:03   1545s] Start delay calculation (fullDC) (3 T). (MEM=0)
[08/31 23:58:03   1545s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:58:03   1545s] Total number of fetched objects 14155
[08/31 23:58:03   1545s] AAE_INFO-618: Total number of nets in the design is 12853,  100.0 percent of the nets selected for SI analysis
[08/31 23:58:03   1545s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[08/31 23:58:03   1545s] End delay calculation. (MEM=0 CPU=0:00:09.5 REAL=0:00:05.0)
[08/31 23:58:03   1545s] End delay calculation (fullDC). (MEM=0 CPU=0:00:10.1 REAL=0:00:06.0)
[08/31 23:58:03   1545s] *** CDM Built up (cpu=0:00:10.4  real=0:00:06.0  mem= 0.0M) ***
[08/31 23:58:03   1545s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[08/31 23:58:03   1545s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:58:03   1545s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[08/31 23:58:03   1545s] 
[08/31 23:58:03   1545s] Executing IPO callback for view pruning ..
[08/31 23:58:03   1545s] Starting SI iteration 2
[08/31 23:58:03   1545s] Calculate late delays in OCV mode...
[08/31 23:58:03   1545s] Calculate early delays in OCV mode...
[08/31 23:58:03   1545s] Start delay calculation (fullDC) (3 T). (MEM=0)
[08/31 23:58:03   1545s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:58:03   1545s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:58:03   1545s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
[08/31 23:58:03   1545s] Total number of fetched objects 14155
[08/31 23:58:03   1545s] AAE_INFO-618: Total number of nets in the design is 12853,  3.6 percent of the nets selected for SI analysis
[08/31 23:58:03   1545s] End delay calculation. (MEM=0 CPU=0:00:01.5 REAL=0:00:01.0)
[08/31 23:58:03   1545s] End delay calculation (fullDC). (MEM=0 CPU=0:00:01.6 REAL=0:00:01.0)
[08/31 23:58:03   1545s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 0.0M) ***
[08/31 23:58:03   1545s] *** Done Building Timing Graph (cpu=0:00:14.7 real=0:00:10.0 totSessionCpu=0:02:40 mem=0.0M)
[08/31 23:58:03   1545s] Done building cte hold timing graph (fixHold) cpu=0:00:16.1 real=0:00:11.0 totSessionCpu=0:02:40 mem=0.0M ***
[08/31 23:58:03   1545s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:16.4 real=0:00:11.0 totSessionCpu=0:02:40 mem=0.0M ***
[08/31 23:58:03   1545s] Timing Data dump into file /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/coe_eosdata_nScXKF/default.twf, for view: default 
[08/31 23:58:03   1545s] 	 Dumping view 0 default 
[08/31 23:58:03   1545s] Info: pop threads available for lower-level modules during optimization.
_______________________________________________________________________
[08/31 23:58:14   1578s] Loading timing data from /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/coe_eosdata_nScXKF/default.twf 
[08/31 23:58:14   1578s] 	 Loading view 0 default 
[08/31 23:58:15   1578s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.351%
       (100.000% with Fillers)
------------------------------------------------------------
Deleting Cell Server ...
[08/31 23:58:15   1578s] Deleting Lib Analyzer.
[08/31 23:58:15   1578s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:58:15   1578s] Summary for sequential cells identification: 
[08/31 23:58:15   1578s]   Identified SBFF number: 16
[08/31 23:58:15   1578s]   Identified MBFF number: 0
[08/31 23:58:15   1578s]   Identified SB Latch number: 0
[08/31 23:58:15   1578s]   Identified MB Latch number: 0
[08/31 23:58:15   1578s]   Not identified SBFF number: 0
[08/31 23:58:15   1578s]   Not identified MBFF number: 0
[08/31 23:58:15   1578s]   Not identified SB Latch number: 0
[08/31 23:58:15   1578s]   Not identified MB Latch number: 0
[08/31 23:58:15   1578s]   Number of sequential cells which are not FFs: 13
[08/31 23:58:15   1578s] Creating Cell Server, finished. 
[08/31 23:58:15   1578s] 
[08/31 23:58:15   1578s] Deleting Cell Server ...
[08/31 23:58:15   1578s] 
[08/31 23:58:15   1578s] Creating Lib Analyzer ...
[08/31 23:58:15   1578s] Creating Cell Server ...(0, 0, 0, 0)
[08/31 23:58:15   1578s] Summary for sequential cells identification: 
[08/31 23:58:15   1578s]   Identified SBFF number: 16
[08/31 23:58:15   1578s]   Identified MBFF number: 0
[08/31 23:58:15   1578s]   Identified SB Latch number: 0
[08/31 23:58:15   1578s]   Identified MB Latch number: 0
[08/31 23:58:15   1578s]   Not identified SBFF number: 0
[08/31 23:58:15   1578s]   Not identified MBFF number: 0
[08/31 23:58:15   1578s]   Not identified SB Latch number: 0
[08/31 23:58:15   1578s]   Not identified MB Latch number: 0
[08/31 23:58:15   1578s]   Number of sequential cells which are not FFs: 13
[08/31 23:58:15   1578s] Creating Cell Server, finished. 
[08/31 23:58:15   1578s] 
[08/31 23:58:15   1578s] 
[08/31 23:58:15   1578s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:58:15   1578s]   
[08/31 23:58:15   1578s]  View default  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[08/31 23:58:15   1578s]   Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[08/31 23:58:15   1578s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[08/31 23:58:15   1578s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[08/31 23:58:15   1578s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[08/31 23:58:15   1578s] Total number of usable delay cells from Lib Analyzer: 0 ()
[08/31 23:58:15   1578s] 
[08/31 23:58:15   1579s] Creating Lib Analyzer, finished. 
[08/31 23:58:15   1579s] 
[08/31 23:58:15   1579s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[08/31 23:58:15   1579s] *Info: worst delay setup view: default
[08/31 23:58:15   1579s] Footprint list for hold buffering (delay unit: ps)
[08/31 23:58:15   1579s] =================================================================
[08/31 23:58:15   1579s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[08/31 23:58:15   1579s] ------------------------------------------------------------------
[08/31 23:58:15   1579s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[08/31 23:58:15   1579s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[08/31 23:58:15   1579s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[08/31 23:58:15   1579s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[08/31 23:58:15   1579s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[08/31 23:58:15   1579s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[08/31 23:58:15   1579s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[08/31 23:58:15   1579s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[08/31 23:58:15   1579s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[08/31 23:58:15   1579s] =================================================================
[08/31 23:58:15   1579s] **optDesign ... cpu = 0:00:41, real = 0:00:20, mem = 1396.3M, totSessionCpu=0:26:19 **
[08/31 23:58:15   1579s] Info: 62 top-level, potential tri-state nets excluded from IPO operation.
[08/31 23:58:16   1579s] --------------------------------------------------- 
[08/31 23:58:16   1579s]    Hold Timing Summary  - Initial 
[08/31 23:58:16   1579s] --------------------------------------------------- 
[08/31 23:58:16   1579s]  Target slack: 0.000 ns
[08/31 23:58:16   1579s] View: default 
[08/31 23:58:16   1579s] 	WNS: 200000.000 
[08/31 23:58:16   1579s] 	TNS: 0.000 
[08/31 23:58:16   1579s] 	VP: 0 
[08/31 23:58:16   1579s] 	Worst hold path end point: datapath_i/execute_stage_dp/alu_reg_out/D_I_0/Q_reg/D 
[08/31 23:58:16   1579s] --------------------------------------------------- 
[08/31 23:58:16   1579s]    Setup Timing Summary  - Initial 
[08/31 23:58:16   1579s] --------------------------------------------------- 
[08/31 23:58:16   1579s]  Target slack: 0.000 ns
[08/31 23:58:16   1579s] View: default 
[08/31 23:58:16   1579s] 	WNS: 922337203685477.625 
[08/31 23:58:16   1579s] 	TNS: 0.000 
[08/31 23:58:16   1579s] 	VP: 0 
[08/31 23:58:16   1579s] 	Worst setup path end point:[NULL] 
[08/31 23:58:16   1579s] --------------------------------------------------- 
[08/31 23:58:16   1579s] *** Hold timing is met. Hold fixing is not needed 
[08/31 23:58:16   1579s] Latch borrow mode reset to max_borrow
[08/31 23:58:16   1580s] Reported timing to dir ./timingReports
[08/31 23:58:16   1580s] **optDesign ... cpu = 0:00:42, real = 0:00:21, mem = 1376.0M, totSessionCpu=0:26:21 **
[08/31 23:58:16   1580s] End AAE Lib Interpolated Model. (MEM=1849.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:58:16   1580s] Begin: glitch net info
[08/31 23:58:16   1580s] glitch slack range: number of glitch nets
[08/31 23:58:16   1580s] glitch slack < -0.32 : 0
[08/31 23:58:16   1580s] -0.32 < glitch slack < -0.28 : 0
[08/31 23:58:16   1580s] -0.28 < glitch slack < -0.24 : 0
[08/31 23:58:16   1580s] -0.24 < glitch slack < -0.2 : 0
[08/31 23:58:16   1580s] -0.2 < glitch slack < -0.16 : 0
[08/31 23:58:16   1580s] -0.16 < glitch slack < -0.12 : 0
[08/31 23:58:16   1580s] -0.12 < glitch slack < -0.08 : 0
[08/31 23:58:16   1580s] -0.08 < glitch slack < -0.04 : 0
[08/31 23:58:16   1580s] -0.04 < glitch slack : 0
[08/31 23:58:16   1580s] End: glitch net info
[08/31 23:58:16   1580s] End AAE Lib Interpolated Model. (MEM=1906.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:58:16   1580s] **INFO: Starting Blocking QThread with 6 CPU
[08/31 23:58:16   1580s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[08/31 23:58:16   1580s] Multi-CPU acceleration using 6 CPU(s).
[08/31 23:58:16   1580s] Multithreaded Timing Analysis is initialized with 6 threads
[08/31 23:58:16   1580s] 
[08/31 23:58:16   1580s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:58:16   1580s] Begin IPO call back ...
[08/31 23:58:16   1580s] End IPO call back ...
[08/31 23:58:16   1580s] #################################################################################
[08/31 23:58:16   1580s] # Design Stage: PostRoute
[08/31 23:58:16   1580s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:58:16   1580s] # Design Mode: 90nm
[08/31 23:58:16   1580s] # Analysis Mode: MMMC OCV 
[08/31 23:58:16   1580s] # Parasitics Mode: SPEF/RCDB
[08/31 23:58:16   1580s] # Signoff Settings: SI On 
[08/31 23:58:16   1580s] #################################################################################
[08/31 23:58:16   1580s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[08/31 23:58:16   1580s] Setting infinite Tws ...
[08/31 23:58:16   1580s] First Iteration Infinite Tw... 
[08/31 23:58:16   1580s] Calculate late delays in OCV mode...
[08/31 23:58:16   1580s] Calculate early delays in OCV mode...
[08/31 23:58:16   1580s] Start delay calculation (fullDC) (6 T). (MEM=0)
[08/31 23:58:16   1580s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:58:16   1580s] Total number of fetched objects 14155
[08/31 23:58:16   1580s] AAE_INFO-618: Total number of nets in the design is 12853,  100.0 percent of the nets selected for SI analysis
[08/31 23:58:16   1580s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[08/31 23:58:16   1580s] End delay calculation. (MEM=151.941 CPU=0:00:09.5 REAL=0:00:03.0)
[08/31 23:58:16   1580s] End delay calculation (fullDC). (MEM=151.941 CPU=0:00:10.2 REAL=0:00:04.0)
[08/31 23:58:16   1580s] *** CDM Built up (cpu=0:00:10.6  real=0:00:04.0  mem= 151.9M) ***
[08/31 23:58:16   1580s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 119.9M)
[08/31 23:58:16   1580s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:58:16   1580s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 151.9M)
[08/31 23:58:16   1580s] Starting SI iteration 2
[08/31 23:58:16   1580s] Calculate late delays in OCV mode...
[08/31 23:58:16   1580s] Calculate early delays in OCV mode...
[08/31 23:58:16   1580s] Start delay calculation (fullDC) (6 T). (MEM=159.988)
[08/31 23:58:16   1580s] End AAE Lib Interpolated Model. (MEM=159.988 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:58:16   1580s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:58:16   1580s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 0. 
[08/31 23:58:16   1580s] Total number of fetched objects 14155
[08/31 23:58:16   1580s] AAE_INFO-618: Total number of nets in the design is 12853,  3.6 percent of the nets selected for SI analysis
[08/31 23:58:16   1580s] End delay calculation. (MEM=127.984 CPU=0:00:01.5 REAL=0:00:01.0)
[08/31 23:58:16   1580s] End delay calculation (fullDC). (MEM=127.984 CPU=0:00:01.6 REAL=0:00:01.0)
[08/31 23:58:16   1580s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 128.0M) ***
[08/31 23:58:16   1580s] *** Done Building Timing Graph (cpu=0:00:15.4 real=0:00:07.0 totSessionCpu=0:02:56 mem=128.0M)
[08/31 23:58:24   1596s]  
_______________________________________________________________________
[08/31 23:58:25   1597s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold  views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.351%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:17.1, REAL=0:00:09.0, MEM=1857.5M
[08/31 23:58:25   1597s] **optDesign ... cpu = 0:01:00, real = 0:00:30, mem = 1375.1M, totSessionCpu=0:26:38 **
[08/31 23:58:25   1597s]  ReSet Options after AAE Based Opt flow 
[08/31 23:58:25   1597s] *** Finished optDesign ***
[08/31 23:58:25   1597s] 
[08/31 23:58:25   1597s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:01 real=0:00:30.6)
[08/31 23:58:25   1597s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:58:25   1597s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:03.9 real=0:00:03.9)
[08/31 23:58:25   1597s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:58:25   1597s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:37.8 real=0:00:16.1)
[08/31 23:58:25   1597s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[08/31 23:58:25   1597s] Info: pop threads available for lower-level modules during optimization.
[08/31 23:58:25   1597s] Deleting Lib Analyzer.
[08/31 23:58:25   1597s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d' for reading.
[08/31 23:58:25   1597s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_mQ0vqe.rcdb.d'. 9704 times net's RC data read were performed.
[08/31 23:58:25   1597s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1879.5M)
[08/31 23:58:25   1597s] Info: Destroy the CCOpt slew target map.
[08/31 23:58:25   1598s] <CMD> saveDesign DLX_IR_SIZE32_PC_SIZE32_1_minarea_saved
[08/31 23:58:25   1598s] The in-memory database contained RC information but was not saved. To save 
[08/31 23:58:25   1598s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[08/31 23:58:25   1598s] so it should only be saved when it is really desired.
[08/31 23:58:25   1598s] #% Begin save design ... (date=08/31 23:58:25, mem=1373.0M)
[08/31 23:58:25   1598s] % Begin Save netlist data ... (date=08/31 23:58:25, mem=1373.2M)
[08/31 23:58:25   1598s] Writing Binary DB to DLX_IR_SIZE32_PC_SIZE32_1_minarea_saved.dat/DLX_IR_SIZE32_PC_SIZE32.v.bin in single-threaded mode...
[08/31 23:58:25   1598s] % End Save netlist data ... (date=08/31 23:58:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1373.5M, current mem=1373.5M)
[08/31 23:58:25   1598s] % Begin Save AAE data ... (date=08/31 23:58:25, mem=1373.5M)
[08/31 23:58:25   1598s] Saving AAE Data ...
[08/31 23:58:25   1598s] % End Save AAE data ... (date=08/31 23:58:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1373.5M, current mem=1373.5M)
[08/31 23:58:25   1598s] % Begin Save clock tree data ... (date=08/31 23:58:25, mem=1373.5M)
[08/31 23:58:25   1598s] % End Save clock tree data ... (date=08/31 23:58:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=1373.5M, current mem=1373.5M)
[08/31 23:58:25   1598s] Saving preference file DLX_IR_SIZE32_PC_SIZE32_1_minarea_saved.dat/gui.pref.tcl ...
[08/31 23:58:25   1598s] Saving mode setting ...
[08/31 23:58:25   1598s] Saving global file ...
[08/31 23:58:25   1598s] Saving symbol-table file in separate thread ...
[08/31 23:58:25   1598s] Saving Drc markers ...
[08/31 23:58:25   1598s] ... No Drc file written since there is no markers found.
[08/31 23:58:26   1598s] % Begin Save routing data ... (date=08/31 23:58:25, mem=1374.1M)
[08/31 23:58:26   1598s] Saving route file ...
[08/31 23:58:26   1598s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=1879.5M) ***
[08/31 23:58:26   1598s] % End Save routing data ... (date=08/31 23:58:26, total cpu=0:00:00.5, real=0:00:00.0, peak res=1375.1M, current mem=1375.1M)
[08/31 23:58:26   1599s] Saving floorplan file in separate thread ...
[08/31 23:58:26   1599s] Saving PG Conn file in separate thread ...
[08/31 23:58:26   1599s] Saving placement file in separate thread ...
[08/31 23:58:26   1599s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[08/31 23:58:26   1599s] ** Saving stdCellPlacement_binary (version# 1) ...
[08/31 23:58:26   1599s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1879.5M) ***
[08/31 23:58:26   1599s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[08/31 23:58:26   1599s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[08/31 23:58:26   1599s] Saving property file DLX_IR_SIZE32_PC_SIZE32_1_minarea_saved.dat/DLX_IR_SIZE32_PC_SIZE32.prop
[08/31 23:58:27   1599s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:01.0 mem=1879.5M) ***
[08/31 23:58:27   1599s] #Saving pin access info...
[08/31 23:58:27   1599s] #
[08/31 23:58:27   1599s] % Begin Save power constraints data ... (date=08/31 23:58:27, mem=1375.3M)
[08/31 23:58:27   1599s] % End Save power constraints data ... (date=08/31 23:58:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1375.3M, current mem=1375.3M)
[08/31 23:58:27   1599s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[08/31 23:58:27   1599s] Generated self-contained design DLX_IR_SIZE32_PC_SIZE32_1_minarea_saved.dat
[08/31 23:58:27   1599s] #% End save design ... (date=08/31 23:58:27, total cpu=0:00:01.7, real=0:00:02.0, peak res=1375.3M, current mem=1283.6M)
[08/31 23:58:27   1599s] *** Message Summary: 0 warning(s), 0 error(s)
[08/31 23:58:27   1599s] 
[08/31 23:58:27   1599s] <CMD> reset_parasitics
[08/31 23:58:27   1599s] <CMD> extractRC
[08/31 23:58:27   1599s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=46067 and nets=12853 using extraction engine 'postRoute' at effort level 'low' .
[08/31 23:58:27   1599s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:58:27   1599s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:58:27   1599s] PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:58:27   1599s] RC Extraction called in multi-corner(1) mode.
[08/31 23:58:27   1599s] Process corner(s) are loaded.
[08/31 23:58:27   1599s]  Corner: standard
[08/31 23:58:27   1599s] extractDetailRC Option : -outfile /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_RWw8si.rcdb.d -maxResLength 200  -extended
[08/31 23:58:27   1599s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/31 23:58:27   1599s]       RC Corner Indexes            0   
[08/31 23:58:27   1599s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:58:27   1599s] Coupling Cap. Scaling Factor : 1.00000 
[08/31 23:58:27   1599s] Resistance Scaling Factor    : 1.00000 
[08/31 23:58:27   1599s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:58:27   1599s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:58:27   1599s] Shrink Factor                : 1.00000
[08/31 23:58:28   1600s] Initializing multi-corner capacitance tables ... 
[08/31 23:58:28   1600s] Initializing multi-corner resistance tables ...
[08/31 23:58:28   1600s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1809.4M)
[08/31 23:58:28   1600s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_RWw8si.rcdb.d' for storing RC.
[08/31 23:58:28   1600s] Extracted 10.0023% (CPU Time= 0:00:00.5  MEM= 1867.9M)
[08/31 23:58:28   1600s] Extracted 20.0023% (CPU Time= 0:00:00.6  MEM= 1867.9M)
[08/31 23:58:28   1600s] Extracted 30.0023% (CPU Time= 0:00:00.8  MEM= 1867.9M)
[08/31 23:58:29   1600s] Extracted 40.0023% (CPU Time= 0:00:00.9  MEM= 1867.9M)
[08/31 23:58:29   1601s] Extracted 50.0023% (CPU Time= 0:00:01.0  MEM= 1867.9M)
[08/31 23:58:29   1601s] Extracted 60.0023% (CPU Time= 0:00:01.1  MEM= 1867.9M)
[08/31 23:58:29   1601s] Extracted 70.0023% (CPU Time= 0:00:01.2  MEM= 1867.9M)
[08/31 23:58:29   1601s] Extracted 80.0023% (CPU Time= 0:00:01.4  MEM= 1867.9M)
[08/31 23:58:29   1601s] Extracted 90.0023% (CPU Time= 0:00:01.7  MEM= 1867.9M)
[08/31 23:58:30   1602s] Extracted 100% (CPU Time= 0:00:02.2  MEM= 1871.9M)
[08/31 23:58:30   1602s] Number of Extracted Resistors     : 156702
[08/31 23:58:30   1602s] Number of Extracted Ground Cap.   : 166395
[08/31 23:58:30   1602s] Number of Extracted Coupling Cap. : 266092
[08/31 23:58:30   1602s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_RWw8si.rcdb.d' for reading.
[08/31 23:58:30   1602s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/31 23:58:30   1602s]  Corner: standard
[08/31 23:58:30   1602s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1855.9M)
[08/31 23:58:30   1602s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_RWw8si.rcdb_Filter.rcdb.d' for storing RC.
[08/31 23:58:30   1602s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_RWw8si.rcdb.d'. 9704 times net's RC data read were performed.
[08/31 23:58:30   1602s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1855.895M)
[08/31 23:58:30   1602s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_RWw8si.rcdb.d' for reading.
[08/31 23:58:30   1602s] processing rcdb (/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_RWw8si.rcdb.d) for hinst (top) of cell (DLX_IR_SIZE32_PC_SIZE32);
[08/31 23:58:31   1603s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:01.0, current mem=1855.895M)
[08/31 23:58:31   1603s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:04.0  MEM: 1855.895M)
[08/31 23:58:31   1603s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[08/31 23:58:31   1603s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix DLX_IR_SIZE32_PC_SIZE32_1_minarea_postroute -outDir timingReports
[08/31 23:58:31   1603s]  Reset EOS DB
[08/31 23:58:31   1603s] Ignoring AAE DB Resetting ...
[08/31 23:58:31   1603s] Extraction called for design 'DLX_IR_SIZE32_PC_SIZE32' of instances=46067 and nets=12853 using extraction engine 'postRoute' at effort level 'low' .
[08/31 23:58:31   1603s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[08/31 23:58:31   1603s] Type 'man IMPEXT-3530' for more detail.
[08/31 23:58:31   1603s] PostRoute (effortLevel low) RC Extraction called for design DLX_IR_SIZE32_PC_SIZE32.
[08/31 23:58:31   1603s] RC Extraction called in multi-corner(1) mode.
[08/31 23:58:31   1603s] Process corner(s) are loaded.
[08/31 23:58:31   1603s]  Corner: standard
[08/31 23:58:31   1603s] extractDetailRC Option : -outfile /tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_RWw8si.rcdb.d -maxResLength 200  -extended
[08/31 23:58:31   1603s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[08/31 23:58:31   1603s]       RC Corner Indexes            0   
[08/31 23:58:31   1603s] Capacitance Scaling Factor   : 1.00000 
[08/31 23:58:31   1603s] Coupling Cap. Scaling Factor : 1.00000 
[08/31 23:58:31   1603s] Resistance Scaling Factor    : 1.00000 
[08/31 23:58:31   1603s] Clock Cap. Scaling Factor    : 1.00000 
[08/31 23:58:31   1603s] Clock Res. Scaling Factor    : 1.00000 
[08/31 23:58:31   1603s] Shrink Factor                : 1.00000
[08/31 23:58:31   1603s] Initializing multi-corner capacitance tables ... 
[08/31 23:58:31   1603s] Initializing multi-corner resistance tables ...
[08/31 23:58:31   1603s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1781.5M)
[08/31 23:58:31   1603s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_RWw8si.rcdb.d' for storing RC.
[08/31 23:58:32   1604s] Extracted 10.0023% (CPU Time= 0:00:00.6  MEM= 1840.0M)
[08/31 23:58:32   1604s] Extracted 20.0023% (CPU Time= 0:00:00.7  MEM= 1840.0M)
[08/31 23:58:32   1604s] Extracted 30.0023% (CPU Time= 0:00:00.8  MEM= 1840.0M)
[08/31 23:58:32   1604s] Extracted 40.0023% (CPU Time= 0:00:00.9  MEM= 1840.0M)
[08/31 23:58:32   1604s] Extracted 50.0023% (CPU Time= 0:00:01.1  MEM= 1840.0M)
[08/31 23:58:32   1604s] Extracted 60.0023% (CPU Time= 0:00:01.2  MEM= 1840.0M)
[08/31 23:58:32   1604s] Extracted 70.0023% (CPU Time= 0:00:01.3  MEM= 1840.0M)
[08/31 23:58:33   1605s] Extracted 80.0023% (CPU Time= 0:00:01.5  MEM= 1840.0M)
[08/31 23:58:33   1605s] Extracted 90.0023% (CPU Time= 0:00:01.8  MEM= 1840.0M)
[08/31 23:58:33   1605s] Extracted 100% (CPU Time= 0:00:02.3  MEM= 1844.0M)
[08/31 23:58:34   1606s] Number of Extracted Resistors     : 156702
[08/31 23:58:34   1606s] Number of Extracted Ground Cap.   : 166395
[08/31 23:58:34   1606s] Number of Extracted Coupling Cap. : 266092
[08/31 23:58:34   1606s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_RWw8si.rcdb.d' for reading.
[08/31 23:58:34   1606s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[08/31 23:58:34   1606s]  Corner: standard
[08/31 23:58:34   1606s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1828.0M)
[08/31 23:58:34   1606s] Creating parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_RWw8si.rcdb_Filter.rcdb.d' for storing RC.
[08/31 23:58:34   1606s] Closing parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_RWw8si.rcdb.d'. 9704 times net's RC data read were performed.
[08/31 23:58:34   1606s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1827.977M)
[08/31 23:58:34   1606s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_RWw8si.rcdb.d' for reading.
[08/31 23:58:34   1606s] processing rcdb (/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_RWw8si.rcdb.d) for hinst (top) of cell (DLX_IR_SIZE32_PC_SIZE32);
[08/31 23:58:34   1606s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1827.977M)
[08/31 23:58:34   1606s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.3  Real Time: 0:00:03.0  MEM: 1827.977M)
[08/31 23:58:34   1606s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:58:34   1606s] Begin IPO call back ...
[08/31 23:58:35   1607s] End IPO call back ...
[08/31 23:58:35   1607s] #################################################################################
[08/31 23:58:35   1607s] # Design Stage: PostRoute
[08/31 23:58:35   1607s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:58:35   1607s] # Design Mode: 90nm
[08/31 23:58:35   1607s] # Analysis Mode: MMMC OCV 
[08/31 23:58:35   1607s] # Parasitics Mode: SPEF/RCDB
[08/31 23:58:35   1607s] # Signoff Settings: SI On 
[08/31 23:58:35   1607s] #################################################################################
[08/31 23:58:35   1608s] Topological Sorting (REAL = 0:00:00.0, MEM = 1826.0M, InitMEM = 1826.0M)
[08/31 23:58:35   1608s] Setting infinite Tws ...
[08/31 23:58:35   1608s] First Iteration Infinite Tw... 
[08/31 23:58:35   1608s] Calculate early delays in OCV mode...
[08/31 23:58:35   1608s] Calculate late delays in OCV mode...
[08/31 23:58:35   1608s] Start delay calculation (fullDC) (6 T). (MEM=1825.98)
[08/31 23:58:36   1608s] Initializing multi-corner capacitance tables ... 
[08/31 23:58:36   1608s] Initializing multi-corner resistance tables ...
[08/31 23:58:36   1608s] End AAE Lib Interpolated Model. (MEM=1842.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:58:36   1608s] Opening parasitic data file '/tmp/innovus_temp_12302_localhost.localdomain_ms20.50_0URZXV/DLX_IR_SIZE32_PC_SIZE32_12302_RWw8si.rcdb.d' for reading.
[08/31 23:58:36   1608s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1842.3M)
[08/31 23:58:36   1608s] AAE_INFO: 6 threads acquired from CTE.
[08/31 23:58:39   1618s] Total number of fetched objects 14155
[08/31 23:58:39   1618s] AAE_INFO-618: Total number of nets in the design is 12853,  100.0 percent of the nets selected for SI analysis
[08/31 23:58:39   1619s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[08/31 23:58:39   1619s] End delay calculation. (MEM=2204.8 CPU=0:00:09.8 REAL=0:00:03.0)
[08/31 23:58:39   1619s] End delay calculation (fullDC). (MEM=2204.8 CPU=0:00:10.5 REAL=0:00:04.0)
[08/31 23:58:39   1619s] *** CDM Built up (cpu=0:00:11.7  real=0:00:04.0  mem= 2204.8M) ***
[08/31 23:58:40   1619s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2172.8M)
[08/31 23:58:40   1619s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:58:40   1619s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2204.8M)
[08/31 23:58:40   1619s] Starting SI iteration 2
[08/31 23:58:40   1620s] Calculate early delays in OCV mode...
[08/31 23:58:40   1620s] Calculate late delays in OCV mode...
[08/31 23:58:40   1620s] Start delay calculation (fullDC) (6 T). (MEM=2212.85)
[08/31 23:58:40   1620s] End AAE Lib Interpolated Model. (MEM=2212.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:58:41   1621s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:58:41   1621s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 14155. 
[08/31 23:58:41   1621s] Total number of fetched objects 14155
[08/31 23:58:41   1621s] AAE_INFO-618: Total number of nets in the design is 12853,  3.6 percent of the nets selected for SI analysis
[08/31 23:58:41   1621s] End delay calculation. (MEM=2180.85 CPU=0:00:01.7 REAL=0:00:01.0)
[08/31 23:58:41   1621s] End delay calculation (fullDC). (MEM=2180.85 CPU=0:00:01.7 REAL=0:00:01.0)
[08/31 23:58:41   1621s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 2180.8M) ***
[08/31 23:58:41   1622s] Effort level <high> specified for reg2reg path_group
[08/31 23:58:41   1622s] End AAE Lib Interpolated Model. (MEM=1820.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:58:41   1622s] Begin: glitch net info
[08/31 23:58:41   1623s] glitch slack range: number of glitch nets
[08/31 23:58:41   1623s] glitch slack < -0.32 : 0
[08/31 23:58:41   1623s] -0.32 < glitch slack < -0.28 : 0
[08/31 23:58:41   1623s] -0.28 < glitch slack < -0.24 : 0
[08/31 23:58:41   1623s] -0.24 < glitch slack < -0.2 : 0
[08/31 23:58:41   1623s] -0.2 < glitch slack < -0.16 : 0
[08/31 23:58:41   1623s] -0.16 < glitch slack < -0.12 : 0
[08/31 23:58:41   1623s] -0.12 < glitch slack < -0.08 : 0
[08/31 23:58:41   1623s] -0.08 < glitch slack < -0.04 : 0
[08/31 23:58:41   1623s] -0.04 < glitch slack : 0
[08/31 23:58:41   1623s] End: glitch net info
[08/31 23:58:43   1624s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 20.351%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[08/31 23:58:43   1624s] Total CPU time: 21.69 sec
[08/31 23:58:43   1624s] Total Real time: 12.0 sec
[08/31 23:58:43   1624s] Total Memory Usage: 1826.367188 Mbytes
[08/31 23:58:43   1624s] Reset AAE Options
[08/31 23:58:43   1624s] <CMD> get_time_unit
[08/31 23:58:43   1624s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > DLX_IR_SIZE32_PC_SIZE32_1_minarea.mtarpt
[08/31 23:58:43   1625s] <CMD> load_timing_debug_report -name default_report DLX_IR_SIZE32_PC_SIZE32_1_minarea.mtarpt
[08/31 23:58:43   1625s] Parsing file DLX_IR_SIZE32_PC_SIZE32_1_minarea.mtarpt...
[08/31 23:58:43   1625s] **WARN: (IMPGTD-801):	File (DLX_IR_SIZE32_PC_SIZE32_1_minarea.mtarpt) does not contain any timing paths.
[08/31 23:58:43   1625s] This could be because the report is not of the correct format,
[08/31 23:58:43   1625s] or because it does not contain any paths (because there are no
[08/31 23:58:43   1625s] failing paths in the design, for instance).
[08/31 23:58:43   1625s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[08/31 23:58:43   1625s] VERIFY_CONNECTIVITY use new engine.
[08/31 23:58:43   1625s] 
[08/31 23:58:43   1625s] ******** Start: VERIFY CONNECTIVITY ********
[08/31 23:58:43   1625s] Start Time: Mon Aug 31 23:58:43 2020
[08/31 23:58:43   1625s] 
[08/31 23:58:43   1625s] Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:58:43   1625s] Database Units: 2000
[08/31 23:58:43   1625s] Design Boundary: (0.0000, 0.0000) (384.1800, 382.4800)
[08/31 23:58:43   1625s] Error Limit = 1000; Warning Limit = 50
[08/31 23:58:43   1625s] Check all nets
[08/31 23:58:43   1625s] Use 6 pthreads
[08/31 23:58:44   1626s] 
[08/31 23:58:44   1626s] Begin Summary 
[08/31 23:58:44   1626s]   Found no problems or warnings.
[08/31 23:58:44   1626s] End Summary
[08/31 23:58:44   1626s] 
[08/31 23:58:44   1626s] End Time: Mon Aug 31 23:58:44 2020
[08/31 23:58:44   1626s] Time Elapsed: 0:00:01.0
[08/31 23:58:44   1626s] 
[08/31 23:58:44   1626s] ******** End: VERIFY CONNECTIVITY ********
[08/31 23:58:44   1626s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/31 23:58:44   1626s]   (CPU Time: 0:00:00.8  MEM: 32.016M)
[08/31 23:58:44   1626s] 
[08/31 23:58:44   1626s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[08/31 23:58:44   1626s] <CMD> verifyGeometry
[08/31 23:58:44   1626s]  *** Starting Verify Geometry (MEM: 1852.4) ***
[08/31 23:58:44   1626s] 
[08/31 23:58:44   1626s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[08/31 23:58:44   1626s]   VERIFY GEOMETRY ...... Starting Verification
[08/31 23:58:44   1626s]   VERIFY GEOMETRY ...... Initializing
[08/31 23:58:44   1626s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[08/31 23:58:44   1626s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[08/31 23:58:44   1626s]                   ...... bin size: 2160
[08/31 23:58:44   1626s] **WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
[08/31 23:58:44   1626s] Multi-CPU acceleration using 6 CPU(s).
[08/31 23:58:44   1626s] Saving Drc markers ...
[08/31 23:58:44   1626s] ... No Drc file written since there is no markers found.
[08/31 23:58:44   1626s]   VERIFY GEOMETRY ...... SubArea : 1 of 4  Thread : 0
[08/31 23:58:44   1626s]   VERIFY GEOMETRY ...... SubArea : 2 of 4  Thread : 1
[08/31 23:58:44   1626s]   VERIFY GEOMETRY ...... SubArea : 3 of 4  Thread : 2
[08/31 23:58:44   1626s]   VERIFY GEOMETRY ...... SubArea : 4 of 4  Thread : 3
[08/31 23:58:44   1626s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[08/31 23:58:44   1626s] 
[08/31 23:58:44   1626s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[08/31 23:58:44   1626s] 
[08/31 23:58:44   1626s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[08/31 23:58:44   1626s] 
[08/31 23:58:44   1626s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[08/31 23:58:44   1626s] 
[08/31 23:58:48   1631s] VG: elapsed time: 4.00
[08/31 23:58:48   1631s] Begin Summary ...
[08/31 23:58:48   1631s]   Cells       : 0
[08/31 23:58:48   1631s]   SameNet     : 0
[08/31 23:58:48   1631s]   Wiring      : 0
[08/31 23:58:48   1631s]   Antenna     : 0
[08/31 23:58:48   1631s]   Short       : 0
[08/31 23:58:48   1631s]   Overlap     : 0
[08/31 23:58:48   1631s] End Summary
[08/31 23:58:48   1631s] 
[08/31 23:58:48   1631s]   Verification Complete : 0 Viols.  0 Wrngs.
[08/31 23:58:48   1631s] 
[08/31 23:58:48   1631s] **********End: VERIFY GEOMETRY**********
[08/31 23:58:48   1631s]  *** verify geometry (CPU: 0:00:05.2  MEM: 370.1M)
[08/31 23:58:48   1631s] 
[08/31 23:58:48   1632s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[08/31 23:58:48   1632s] <CMD> get_verify_drc_mode -disable_rules -quiet
[08/31 23:58:48   1632s] <CMD> get_verify_drc_mode -quiet -area
[08/31 23:58:48   1632s] <CMD> get_verify_drc_mode -quiet -layer_range
[08/31 23:58:48   1632s] <CMD> get_verify_drc_mode -check_implant -quiet
[08/31 23:58:48   1632s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[08/31 23:58:48   1632s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[08/31 23:58:48   1632s] <CMD> get_verify_drc_mode -check_only -quiet
[08/31 23:58:48   1632s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[08/31 23:58:48   1632s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[08/31 23:58:48   1632s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[08/31 23:58:48   1632s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[08/31 23:58:48   1632s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[08/31 23:58:48   1632s] <CMD> get_verify_drc_mode -limit -quiet
[08/31 23:58:48   1632s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report DLX_IR_SIZE32_PC_SIZE32_1_minarea.drc.rpt -limit 1000
[08/31 23:58:48   1632s] <CMD> verify_drc
[08/31 23:58:48   1632s] #-report DLX_IR_SIZE32_PC_SIZE32_1_minarea.drc.rpt # string, default="", user setting
[08/31 23:58:48   1632s]  *** Starting Verify DRC (MEM: 1852.4) ***
[08/31 23:58:48   1632s] 
[08/31 23:58:48   1632s]   VERIFY DRC ...... Starting Verification
[08/31 23:58:48   1632s]   VERIFY DRC ...... Initializing
[08/31 23:58:48   1632s]   VERIFY DRC ...... Deleting Existing Violations
[08/31 23:58:48   1632s]   VERIFY DRC ...... Creating Sub-Areas
[08/31 23:58:48   1632s]   VERIFY DRC ...... Using new threading
[08/31 23:58:48   1632s]  VERIFY DRC ...... Sub-Area: {311.040 0.000 384.180 76.680} 5 of 25  Thread : 1
[08/31 23:58:48   1632s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 77.760 76.680} 1 of 25  Thread : 2
[08/31 23:58:48   1632s]  VERIFY DRC ...... Sub-Area: {311.040 153.360 384.180 230.040} 15 of 25  Thread : 4
[08/31 23:58:48   1632s]  VERIFY DRC ...... Sub-Area: {155.520 0.000 233.280 76.680} 3 of 25  Thread : 5
[08/31 23:58:48   1632s]  VERIFY DRC ...... Sub-Area: {311.040 76.680 384.180 153.360} 10 of 25  Thread : 4
[08/31 23:58:48   1632s]  VERIFY DRC ...... Sub-Area: {0.000 153.360 77.760 230.040} 11 of 25  Thread : 3
[08/31 23:58:48   1632s]  VERIFY DRC ...... Sub-Area: {0.000 306.720 77.760 382.480} 21 of 25  Thread : 1
[08/31 23:58:48   1632s]  VERIFY DRC ...... Sub-Area: {77.760 0.000 155.520 76.680} 2 of 25  Thread : 5
[08/31 23:58:48   1632s]  VERIFY DRC ...... Sub-Area: {0.000 76.680 77.760 153.360} 6 of 25  Thread : 5
[08/31 23:58:48   1632s]  VERIFY DRC ...... Sub-Area: {155.520 153.360 233.280 230.040} 13 of 25  Thread : 0
[08/31 23:58:48   1632s]  VERIFY DRC ...... Sub-Area: {0.000 230.040 77.760 306.720} 16 of 25  Thread : 1
[08/31 23:58:48   1632s]  VERIFY DRC ...... Sub-Area: {233.280 0.000 311.040 76.680} 4 of 25  Thread : 4
[08/31 23:58:48   1633s]  VERIFY DRC ...... Sub-Area: {233.280 76.680 311.040 153.360} 9 of 25  Thread : 4
[08/31 23:58:48   1633s]  VERIFY DRC ...... Sub-Area: {77.760 76.680 155.520 153.360} 7 of 25  Thread : 0
[08/31 23:58:48   1633s]  VERIFY DRC ...... Sub-Area: {311.040 230.040 384.180 306.720} 20 of 25  Thread : 3
[08/31 23:58:48   1633s]  VERIFY DRC ...... Sub-Area: {155.520 76.680 233.280 153.360} 8 of 25  Thread : 0
[08/31 23:58:48   1633s]  VERIFY DRC ...... Sub-Area: {233.280 153.360 311.040 230.040} 14 of 25  Thread : 4
[08/31 23:58:48   1634s]  VERIFY DRC ...... Sub-Area: {311.040 306.720 384.180 382.480} 25 of 25  Thread : 3
[08/31 23:58:48   1634s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[08/31 23:58:48   1634s]  VERIFY DRC ...... Thread : 2 finished.
[08/31 23:58:48   1634s]  VERIFY DRC ...... Thread : 3 finished.
[08/31 23:58:48   1634s]  VERIFY DRC ...... Thread : 4 finished.
[08/31 23:58:48   1634s]  VERIFY DRC ...... Thread : 1 finished.
[08/31 23:58:48   1634s]  VERIFY DRC ...... Thread : 5 finished.
[08/31 23:58:48   1634s] **WARN: (IMPVFG-1103):	VERIFY DRC did not complete: Number of violations exceeds the Error Limit [1000]
[08/31 23:58:48   1634s]  VERIFY DRC ...... Thread : 0 finished.
[08/31 23:58:49   1634s] 
[08/31 23:58:49   1634s]   Verification Complete : 424 Viols.
[08/31 23:58:49   1634s] 
[08/31 23:58:49   1634s]  *** End Verify DRC (CPU: 0:00:02.4  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[08/31 23:58:49   1634s] 
[08/31 23:58:49   1634s] <CMD> fit
[08/31 23:58:49   1634s] <CMD> setDrawView fplan
[08/31 23:58:49   1634s] <CMD> dumpToGIF ./images_1_minarea/DLX_IR_SIZE32_PC_SIZE32_1_minarea_fplan
[08/31 23:58:49   1634s] <CMD> setDrawView ameba
[08/31 23:58:49   1634s] <CMD> fit
[08/31 23:58:49   1634s] <CMD> dumpToGIF ./images_1_minarea/DLX_IR_SIZE32_PC_SIZE32_1_minarea_ameba
[08/31 23:58:49   1634s] <CMD> setDrawView place
[08/31 23:58:49   1634s] <CMD> fit
[08/31 23:58:49   1634s] <CMD> dumpToGIF ./images_1_minarea/DLX_IR_SIZE32_PC_SIZE32_1_minarea_place
[08/31 23:58:49   1634s] <CMD> dumpPictures -dir ./images_nopt/ -prefix DLX_IR_SIZE32_PC_SIZE32 -fullScreen
[08/31 23:58:49   1634s] [Information] : dumping pictures ...
[08/31 23:58:53   1636s] <CMD> saveFPlan ./DLX_IR_SIZE32_PC_SIZE32_1_minarea_floorplan
[08/31 23:58:53   1636s] <CMD> dumpPictures -dir ./images_1_minarea/ -prefix DLX_IR_SIZE32_PC_SIZE32 -fullScreen
[08/31 23:58:53   1636s] [Information] : dumping pictures ...
[08/31 23:58:57   1638s] <CMD> reportGateCount -level 5 -limit 100 -outfile DLX_IR_SIZE32_PC_SIZE32_1_minarea.gateCount
[08/31 23:58:58   1638s] Gate area 0.7980 um^2
[08/31 23:58:58   1638s] [0] DLX_IR_SIZE32_PC_SIZE32 Gates=35511 Cells=10545 Area=28338.3 um^2
[08/31 23:58:58   1638s] [1] cu_i Gates=827 Cells=286 Area=660.2 um^2
[08/31 23:58:58   1638s] [1] datapath_i Gates=34556 Cells=10170 Area=27576.2 um^2
[08/31 23:58:58   1638s] [2] datapath_i/fetch_stage_dp Gates=986 Cells=279 Area=786.8 um^2
[08/31 23:58:58   1638s] [2] datapath_i/decode_stage_dp Gates=13097 Cells=4183 Area=10451.7 um^2
[08/31 23:58:58   1638s] [3] datapath_i/decode_stage_dp/reg_file Gates=11340 Cells=3795 Area=9049.3 um^2
[08/31 23:58:58   1638s] [3] datapath_i/decode_stage_dp/reg_a Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:58:58   1638s] [3] datapath_i/decode_stage_dp/reg_b Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:58:58   1638s] [3] datapath_i/decode_stage_dp/sign_extension_logic_immediate Gates=106 Cells=32 Area=85.1 um^2
[08/31 23:58:58   1638s] [3] datapath_i/decode_stage_dp/sign_extension_logic_jump Gates=106 Cells=32 Area=85.1 um^2
[08/31 23:58:58   1638s] [3] datapath_i/decode_stage_dp/immediate_reg_mux Gates=181 Cells=64 Area=144.7 um^2
[08/31 23:58:58   1638s] [3] datapath_i/decode_stage_dp/reg_immediate Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:58:58   1638s] [3] datapath_i/decode_stage_dp/pc_delay_reg1 Gates=220 Cells=33 Area=175.6 um^2
[08/31 23:58:58   1638s] [3] datapath_i/decode_stage_dp/pc_delay_reg_2 Gates=220 Cells=33 Area=176.1 um^2
[08/31 23:58:58   1638s] [2] datapath_i/execute_stage_dp Gates=19465 Cells=5414 Area=15533.3 um^2
[08/31 23:58:58   1638s] [3] datapath_i/execute_stage_dp/alu_opa Gates=181 Cells=64 Area=144.7 um^2
[08/31 23:58:58   1638s] [3] datapath_i/execute_stage_dp/alu_opb Gates=181 Cells=64 Area=144.7 um^2
[08/31 23:58:58   1638s] [3] datapath_i/execute_stage_dp/general_alu_i Gates=18634 Cells=5195 Area=14870.5 um^2
[08/31 23:58:58   1638s] [4] datapath_i/execute_stage_dp/general_alu_i/p4_adder_lab Gates=696 Cells=453 Area=555.9 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/p4_adder_lab/carry_select Gates=216 Cells=165 Area=172.9 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/p4_adder_lab/sums Gates=480 Cells=288 Area=383.0 um^2
[08/31 23:58:58   1638s] [4] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i Gates=15466 Cells=3345 Area=12342.1 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUX0_0 Gates=233 Cells=117 Area=185.9 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_1 Gates=261 Cells=127 Area=208.3 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADD1_1 Gates=106 Cells=20 Area=85.1 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_add1_1 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_2 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_2 Gates=284 Cells=139 Area=226.9 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDi_2 Gates=117 Cells=22 Area=93.6 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_addi_2 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_3 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_3 Gates=294 Cells=158 Area=234.6 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDi_3 Gates=128 Cells=24 Area=102.1 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_addi_3 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_4 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_4 Gates=317 Cells=170 Area=253.2 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDi_4 Gates=138 Cells=26 Area=110.7 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_addi_4 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_5 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_5 Gates=340 Cells=182 Area=271.9 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDi_5 Gates=149 Cells=28 Area=119.2 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_addi_5 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_6 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_6 Gates=364 Cells=194 Area=290.5 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDi_6 Gates=160 Cells=30 Area=127.7 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_addi_6 Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_muxi_7 Gates=1660 Cells=249 Area=1324.7 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/MUXi_7 Gates=387 Cells=206 Area=309.1 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/ADDn_7 Gates=170 Cells=32 Area=136.2 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_2 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_3 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_4 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_5 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_6 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:58:58   1638s] [5] datapath_i/execute_stage_dp/general_alu_i/boothmul_pipelined_i/pip_del_reg_i_7 Gates=106 Cells=16 Area=85.1 um^2
[08/31 23:58:58   1638s] [4] datapath_i/execute_stage_dp/general_alu_i/r323 Gates=197 Cells=184 Area=157.2 um^2
[08/31 23:58:58   1638s] [3] datapath_i/execute_stage_dp/alu_reg_out Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:58:58   1638s] [3] datapath_i/execute_stage_dp/reg_del_b Gates=213 Cells=32 Area=170.2 um^2
[08/31 23:58:58   1638s] [2] datapath_i/memory_stage_dp Gates=818 Cells=224 Area=653.3 um^2
[08/31 23:58:58   1638s] [2] datapath_i/write_back_stage_dp Gates=183 Cells=65 Area=146.0 um^2
[08/31 23:58:58   1638s] <CMD> saveFPlan ./DLX_IR_SIZE32_PC_SIZE32_1_minarea_floorplan
[08/31 23:58:58   1639s] <CMD> saveNetlist DLX_IR_SIZE32_PC_SIZE32_1_minarea.v
[08/31 23:58:58   1639s] Writing Netlist "DLX_IR_SIZE32_PC_SIZE32_1_minarea.v" ...
[08/31 23:58:58   1639s] <CMD> all_hold_analysis_views 
[08/31 23:58:58   1639s] <CMD> all_setup_analysis_views 
[08/31 23:58:58   1639s] <CMD> write_sdf  -ideal_clock_network DLX_IR_SIZE32_PC_SIZE32_1_minarea.sdf
[08/31 23:58:58   1639s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[08/31 23:58:58   1639s] Starting SI iteration 1 using Infinite Timing Windows
[08/31 23:58:58   1639s] #################################################################################
[08/31 23:58:58   1639s] # Design Stage: PostRoute
[08/31 23:58:58   1639s] # Design Name: DLX_IR_SIZE32_PC_SIZE32
[08/31 23:58:58   1639s] # Design Mode: 90nm
[08/31 23:58:58   1639s] # Analysis Mode: MMMC OCV 
[08/31 23:58:58   1639s] # Parasitics Mode: SPEF/RCDB
[08/31 23:58:58   1639s] # Signoff Settings: SI On 
[08/31 23:58:58   1639s] #################################################################################
[08/31 23:58:59   1640s] Topological Sorting (REAL = 0:00:00.0, MEM = 1831.0M, InitMEM = 1831.0M)
[08/31 23:58:59   1640s] Setting infinite Tws ...
[08/31 23:58:59   1640s] First Iteration Infinite Tw... 
[08/31 23:58:59   1640s] Start delay calculation (fullDC) (6 T). (MEM=1830.98)
[08/31 23:58:59   1641s] End AAE Lib Interpolated Model. (MEM=1839.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:59:02   1650s] Total number of fetched objects 14155
[08/31 23:59:02   1650s] AAE_INFO-618: Total number of nets in the design is 12853,  100.0 percent of the nets selected for SI analysis
[08/31 23:59:03   1651s] End Timing Check Calculation. (CPU Time=0:00:00.4, Real Time=0:00:01.0)
[08/31 23:59:03   1651s] End delay calculation. (MEM=2201.52 CPU=0:00:09.6 REAL=0:00:04.0)
[08/31 23:59:03   1651s] End delay calculation (fullDC). (MEM=2201.52 CPU=0:00:10.3 REAL=0:00:04.0)
[08/31 23:59:03   1651s] *** CDM Built up (cpu=0:00:11.5  real=0:00:05.0  mem= 2201.5M) ***
[08/31 23:59:03   1652s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1801.9M)
[08/31 23:59:03   1652s] Add other clocks and setupCteToAAEClockMapping during iter 1
[08/31 23:59:03   1652s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1833.9M)
[08/31 23:59:03   1652s] Starting SI iteration 2
[08/31 23:59:03   1652s] Start delay calculation (fullDC) (6 T). (MEM=1833.94)
[08/31 23:59:03   1652s] End AAE Lib Interpolated Model. (MEM=1833.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[08/31 23:59:04   1654s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[08/31 23:59:04   1654s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 14155. 
[08/31 23:59:04   1654s] Total number of fetched objects 14155
[08/31 23:59:04   1654s] AAE_INFO-618: Total number of nets in the design is 12853,  3.6 percent of the nets selected for SI analysis
[08/31 23:59:04   1654s] End delay calculation. (MEM=2145.34 CPU=0:00:02.3 REAL=0:00:01.0)
[08/31 23:59:04   1654s] End delay calculation (fullDC). (MEM=2145.34 CPU=0:00:02.4 REAL=0:00:01.0)
[08/31 23:59:04   1654s] *** CDM Built up (cpu=0:00:02.4  real=0:00:01.0  mem= 2145.3M) ***
[08/31 23:59:05   1657s] 
[08/31 23:59:05   1657s] *** Memory Usage v#1 (Current mem = 1797.785M, initial mem = 179.684M) ***
[08/31 23:59:05   1657s] 
[08/31 23:59:05   1657s] *** Summary of all messages that are not suppressed in this session:
[08/31 23:59:05   1657s] Severity  ID               Count  Summary                                  
[08/31 23:59:05   1657s] WARNING   IMPFP-325            3  Floorplan of the design is resized. All ...
[08/31 23:59:05   1657s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[08/31 23:59:05   1657s] WARNING   IMPEXT-3530         24  The process node is not set. Use the com...
[08/31 23:59:05   1657s] WARNING   IMPSYT-7329          2  Cannot load design with init_design, aft...
[08/31 23:59:05   1657s] WARNING   IMPGTD-801           3  File (%s) does not contain any timing pa...
[08/31 23:59:05   1657s] WARNING   IMPCK-8086           3  The command %s is obsolete and will be r...
[08/31 23:59:05   1657s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[08/31 23:59:05   1657s] WARNING   IMPVFG-257           3  verifyGeometry command is replaced by ve...
[08/31 23:59:05   1657s] WARNING   IMPVFG-47            1  This warning message means the PG pin of...
[08/31 23:59:05   1657s] WARNING   IMPVFG-198           3  Area to be verified is small to see any ...
[08/31 23:59:05   1657s] WARNING   IMPVFG-1103          2  VERIFY DRC did not complete:             
[08/31 23:59:05   1657s] WARNING   IMPPP-4055           3  The run time of addStripe will degrade w...
[08/31 23:59:05   1657s] WARNING   IMPSR-468           12  Cannot find any standard cell pin connec...
[08/31 23:59:05   1657s] WARNING   IMPSR-1253           6  Cannot find any standard cell pin connec...
[08/31 23:59:05   1657s] WARNING   IMPSR-1254           6  Cannot find any block pin of net %s. Che...
[08/31 23:59:05   1657s] WARNING   IMPSR-1256           6  Cannot find any CORE class pad pin of ne...
[08/31 23:59:05   1657s] WARNING   IMPSP-5140          15  Global net connect rules have not been c...
[08/31 23:59:05   1657s] ERROR     IMPSP-9022           6  Command '%s' completed with some error(s...
[08/31 23:59:05   1657s] WARNING   IMPSP-315           15  Found %d instances insts with no PG Term...
[08/31 23:59:05   1657s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[08/31 23:59:05   1657s] ERROR     IMPSP-2002           6  Density too high (%.1f%%), stopping deta...
[08/31 23:59:05   1657s] ERROR     IMPOPT-310           6  Design density (%.2f%%) exceeds/equals l...
[08/31 23:59:05   1657s] WARNING   IMPTCM-77           34  Option "%s" for command %s is obsolete a...
[08/31 23:59:05   1657s] ERROR     IMPTCM-46            1  Argument "%s" is required for command "%...
[08/31 23:59:05   1657s] WARNING   SDF-808              3  The software is currently operating in a...
[08/31 23:59:05   1657s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[08/31 23:59:05   1657s] *** Message Summary: 172 warning(s), 19 error(s)
[08/31 23:59:05   1657s] 
[08/31 23:59:05   1657s] --- Ending "Innovus" (totcpu=0:27:37, real=0:16:18, mem=1797.8M) ---
