{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1566307191965 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1566307191966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 20 18:19:51 2019 " "Processing started: Tue Aug 20 18:19:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1566307191966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1566307191966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part7 -c part7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part7 -c part7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1566307191967 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1566307192487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lpm " "Found entity 1: mult_lpm" {  } { { "mult_lpm.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/mult_lpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566307192627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566307192627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part7.v 3 3 " "Found 3 design units, including 3 entities, in source file part7.v" { { "Info" "ISGN_ENTITY_NAME" "1 part7 " "Found entity 1: part7" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566307192629 ""} { "Info" "ISGN_ENTITY_NAME" "2 Bin2HEX " "Found entity 2: Bin2HEX" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566307192629 ""} { "Info" "ISGN_ENTITY_NAME" "3 HexDisp " "Found entity 3: HexDisp" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566307192629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566307192629 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part7 " "Elaborating entity \"part7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1566307192717 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataa part7.v(15) " "Verilog HDL Always Construct warning at part7.v(15): inferring latch(es) for variable \"dataa\", which holds its previous value in one or more paths through the always construct" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1566307192720 "|part7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datab part7.v(15) " "Verilog HDL Always Construct warning at part7.v(15): inferring latch(es) for variable \"datab\", which holds its previous value in one or more paths through the always construct" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1566307192720 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[0\] part7.v(19) " "Inferred latch for \"dataa\[0\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192722 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[1\] part7.v(19) " "Inferred latch for \"dataa\[1\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192722 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[2\] part7.v(19) " "Inferred latch for \"dataa\[2\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192722 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[3\] part7.v(19) " "Inferred latch for \"dataa\[3\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192722 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[4\] part7.v(19) " "Inferred latch for \"dataa\[4\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192723 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[5\] part7.v(19) " "Inferred latch for \"dataa\[5\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192723 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[6\] part7.v(19) " "Inferred latch for \"dataa\[6\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192723 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataa\[7\] part7.v(19) " "Inferred latch for \"dataa\[7\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192723 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[0\] part7.v(19) " "Inferred latch for \"datab\[0\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192723 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[1\] part7.v(19) " "Inferred latch for \"datab\[1\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192723 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[2\] part7.v(19) " "Inferred latch for \"datab\[2\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192723 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[3\] part7.v(19) " "Inferred latch for \"datab\[3\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192723 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[4\] part7.v(19) " "Inferred latch for \"datab\[4\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192724 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[5\] part7.v(19) " "Inferred latch for \"datab\[5\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192724 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[6\] part7.v(19) " "Inferred latch for \"datab\[6\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192724 "|part7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datab\[7\] part7.v(19) " "Inferred latch for \"datab\[7\]\" at part7.v(19)" {  } { { "part7.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1566307192724 "|part7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_lpm mult_lpm:mult " "Elaborating entity \"mult_lpm\" for hierarchy \"mult_lpm:mult\"" {  } { { "part7.v" "mult" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566307192745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult_lpm:mult\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult_lpm:mult\|lpm_mult:lpm_mult_component\"" {  } { { "mult_lpm.v" "lpm_mult_component" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/mult_lpm.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566307192819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult_lpm:mult\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult_lpm:mult\|lpm_mult:lpm_mult_component\"" {  } { { "mult_lpm.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/mult_lpm.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566307192821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult_lpm:mult\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult_lpm:mult\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566307192821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566307192821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566307192821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566307192821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566307192821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566307192821 ""}  } { { "mult_lpm.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/mult_lpm.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1566307192821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a8n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a8n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a8n " "Found entity 1: mult_a8n" {  } { { "db/mult_a8n.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/db/mult_a8n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1566307192885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1566307192885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_a8n mult_lpm:mult\|lpm_mult:lpm_mult_component\|mult_a8n:auto_generated " "Elaborating entity \"mult_a8n\" for hierarchy \"mult_lpm:mult\|lpm_mult:lpm_mult_component\|mult_a8n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/omar/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566307192886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDisp HexDisp:one " "Elaborating entity \"HexDisp\" for hierarchy \"HexDisp:one\"" {  } { { "part7.v" "one" { Text "/home/omar/Desktop/FPGA/labs_performed/lab6/part7/part7.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1566307192890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1566307193784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1566307193784 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1566307193882 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1566307193882 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1566307193882 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1566307193882 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1566307193882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566307193919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 20 18:19:53 2019 " "Processing ended: Tue Aug 20 18:19:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566307193919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566307193919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566307193919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1566307193919 ""}
