$date
	Sat Oct 22 19:15:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#233709
b1 !
1"
#233710
b1 &
b1 %
1$
#233711
0"
#233714
1#
#233718
b0 &
0#
b0 %
0$
#1251084
b101 !
1"
#1251086
b101 &
b101 %
1$
#1251087
0"
#1251090
b10000 &
b10000 %
#1251094
b1000 &
b1000 %
#1251098
b100 &
b100 %
#1251102
b10 &
b10 %
#1251106
b1 &
b1 %
1#
#1251110
b0 &
0#
b0 %
0$
#2259522
b10110 &
b10110 %
1$
b10110 !
1"
#2259523
0"
#2259526
b1011 &
b1011 %
#2259530
b100010 &
b100010 %
#2259534
b10001 &
b10001 %
#2259538
b110100 &
b110100 %
#2259542
b11010 &
b11010 %
#2259546
b1101 &
b1101 %
#2259550
b101000 &
b101000 %
#2259554
b10100 &
b10100 %
#2259558
b1010 &
b1010 %
#2259562
b101 &
b101 %
#2259566
b10000 &
b10000 %
#2259570
b1000 &
b1000 %
#2259574
b100 &
b100 %
#2259578
b10 &
b10 %
#2259582
b1 &
1#
b1 %
#2259586
b0 &
b0 %
0#
0$
#4500012
