// Seed: 549445211
module module_0 ();
  wire id_1;
  always
    if (-1'h0) begin : LABEL_0
      @(id_1) id_2 <= -1;
    end
endmodule
program module_1 (
    output wire id_0,
    output tri id_1,
    input tri0 id_2,
    output tri id_3,
    output supply0 id_4,
    input wand id_5,
    input tri id_6,
    input supply0 id_7,
    input tri1 id_8
);
  supply1 id_10, id_11;
  id_12(
      id_2, id_11 || -1
  );
  module_0 modCall_1 ();
  always id_1 = -1;
  wire id_13, id_14;
  id_15(
      .id_0(id_12), .id_1(id_5), .sum(1'b0), .id_2(1)
  );
  wire id_16;
  logic [7:0] id_17, id_18, id_19;
  wire id_20;
  wire id_21;
  assign id_4 = id_18[1];
  wire id_22;
  wire id_23;
endmodule
