============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.13-s073_1
  Generated on:           Mar 14 2023  03:01:35 pm
  Module:                 bound_flasher
  Operating conditions:   slow 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1511 ps) Setup Check with Pin counter_reg[1]/CK->D
          Group: clock
     Startpoint: (F) flick
          Clock: (R) clock
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     186                  
     Required Time:=    4814                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     803                  
             Slack:=    1511                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  flick            -       -     F     (arrival)      4 13.0     0     0    2500    (-,-) 
  g5853/Y          -       A->Y  R     INVX1          3  9.4   148    74    2574    (-,-) 
  g5820__4733/Y    -       C->Y  R     AND3XL         3 10.1   284   314    2888    (-,-) 
  g5778__4733/Y    -       A1->Y F     AOI22X1        1  4.8   238   225    3113    (-,-) 
  g5712__5107/Y    -       A1->Y R     OAI221X1       1  4.5   238   190    3303    (-,-) 
  counter_reg[1]/D -       -     R     DFFRX1         1    -     -     0    3303    (-,-) 
#-----------------------------------------------------------------------------------------



Path 2: MET (1598 ps) Setup Check with Pin state_reg[0]/CK->D
          Group: clock
     Startpoint: (R) flick
          Clock: (R) clock
       Endpoint: (F) state_reg[0]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     125                  
     Required Time:=    4875                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     777                  
             Slack:=    1598                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     R     (arrival)      4 13.0     0     0    2500    (-,-) 
  g5853/Y        -       A->Y  F     INVX1          3  9.4   165    85    2585    (-,-) 
  g5820__4733/Y  -       C->Y  F     AND3XL         3 10.2   317   262    2847    (-,-) 
  g5784__1666/Y  -       B0->Y R     AOI2BB1X1      1  4.8   187   196    3043    (-,-) 
  g5713__2398/Y  -       A1->Y F     OAI211X1       1  4.5   299   234    3277    (-,-) 
  state_reg[0]/D -       -     F     DFFRX1         1    -     -     0    3277    (-,-) 
#---------------------------------------------------------------------------------------



Path 3: MET (1651 ps) Setup Check with Pin state_reg[2]/CK->D
          Group: clock
     Startpoint: (F) flick
          Clock: (R) clock
       Endpoint: (R) state_reg[2]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     160                  
     Required Time:=    4840                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     689                  
             Slack:=    1651                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      4 13.0     0     0    2500    (-,-) 
  g5853/Y        -       A->Y  R     INVX1          3  9.4   148    74    2574    (-,-) 
  g5820__4733/Y  -       C->Y  R     AND3XL         3 10.1   284   314    2888    (-,-) 
  g5809/Y        -       A->Y  F     INVX1          1  4.8   122   154    3042    (-,-) 
  g5773__8246/Y  -       A1->Y R     OAI211X1       1  4.7   202   147    3189    (-,-) 
  state_reg[2]/D -       -     R     DFFRHQX1       1    -     -     0    3189    (-,-) 
#---------------------------------------------------------------------------------------



Path 4: MET (1770 ps) Setup Check with Pin counter_reg[0]/CK->D
          Group: clock
     Startpoint: (R) flick
          Clock: (R) clock
       Endpoint: (F) counter_reg[0]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     125                  
     Required Time:=    4875                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     606                  
             Slack:=    1770                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  flick            -       -     R     (arrival)      4 13.0     0     0    2500    (-,-) 
  g5783__7410/Y    -       A2->Y F     AOI31X1        1  4.8   311   181    2681    (-,-) 
  g5757__9945/Y    -       B->Y  R     NOR2X1         1  4.8   193   189    2870    (-,-) 
  g5715__6260/Y    -       A1->Y F     OAI211X1       1  4.5   299   236    3106    (-,-) 
  counter_reg[0]/D -       -     F     DFFRX1         1    -     -     0    3106    (-,-) 
#-----------------------------------------------------------------------------------------



Path 5: MET (1908 ps) Setup Check with Pin state_reg[1]/CK->D
          Group: clock
     Startpoint: (F) flick
          Clock: (R) clock
       Endpoint: (F) state_reg[1]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     125                  
     Required Time:=    4875                  
      Launch Clock:-       0                  
       Input Delay:-    2500                  
         Data Path:-     467                  
             Slack:=    1908                  

Exceptions/Constraints:
  input_delay             2500            bound_flasher_gate.s_line_6 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  flick          -       -     F     (arrival)      4 13.0     0     0    2500    (-,-) 
  g5853/Y        -       A->Y  R     INVX1          3  9.4   148    74    2574    (-,-) 
  g5811__6417/Y  -       A1->Y R     AO21X1         1  4.7    94   195    2769    (-,-) 
  g5728__1666/Y  -       C0->Y F     OAI211X1       1  4.5   299   198    2967    (-,-) 
  state_reg[1]/D -       -     F     DFFRX1         1    -     -     0    2967    (-,-) 
#---------------------------------------------------------------------------------------



Path 6: MET (2198 ps) Late External Delay Assertion at pin led[0]
          Group: clock
     Startpoint: (R) led_reg[0]/CK
          Clock: (R) clock
       Endpoint: (R) led[0]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_15_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[0]/CK  -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[0]/Q   -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[0]         -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 7: MET (2198 ps) Late External Delay Assertion at pin led[1]
          Group: clock
     Startpoint: (R) led_reg[1]/CK
          Clock: (R) clock
       Endpoint: (R) led[1]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_14_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[1]/CK  -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[1]/Q   -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[1]         -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 8: MET (2198 ps) Late External Delay Assertion at pin led[2]
          Group: clock
     Startpoint: (R) led_reg[2]/CK
          Clock: (R) clock
       Endpoint: (R) led[2]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_13_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[2]/CK  -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[2]/Q   -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[2]         -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 9: MET (2198 ps) Late External Delay Assertion at pin led[3]
          Group: clock
     Startpoint: (R) led_reg[3]/CK
          Clock: (R) clock
       Endpoint: (R) led[3]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_12_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[3]/CK  -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[3]/Q   -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[3]         -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 10: MET (2198 ps) Late External Delay Assertion at pin led[4]
          Group: clock
     Startpoint: (R) led_reg[4]/CK
          Clock: (R) clock
       Endpoint: (R) led[4]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_11_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[4]/CK  -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[4]/Q   -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[4]         -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 11: MET (2198 ps) Late External Delay Assertion at pin led[5]
          Group: clock
     Startpoint: (R) led_reg[5]/CK
          Clock: (R) clock
       Endpoint: (R) led[5]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_10_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[5]/CK  -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[5]/Q   -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[5]         -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 12: MET (2198 ps) Late External Delay Assertion at pin led[6]
          Group: clock
     Startpoint: (R) led_reg[6]/CK
          Clock: (R) clock
       Endpoint: (R) led[6]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_9_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[6]/CK  -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[6]/Q   -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[6]         -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 13: MET (2198 ps) Late External Delay Assertion at pin led[7]
          Group: clock
     Startpoint: (R) led_reg[7]/CK
          Clock: (R) clock
       Endpoint: (R) led[7]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_8_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[7]/CK  -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[7]/Q   -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[7]         -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 14: MET (2198 ps) Late External Delay Assertion at pin led[8]
          Group: clock
     Startpoint: (R) led_reg[8]/CK
          Clock: (R) clock
       Endpoint: (R) led[8]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_7_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[8]/CK  -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[8]/Q   -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[8]         -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 15: MET (2198 ps) Late External Delay Assertion at pin led[9]
          Group: clock
     Startpoint: (R) led_reg[9]/CK
          Clock: (R) clock
       Endpoint: (R) led[9]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_6_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[9]/CK  -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[9]/Q   -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[9]         -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 16: MET (2198 ps) Late External Delay Assertion at pin led[10]
          Group: clock
     Startpoint: (R) led_reg[10]/CK
          Clock: (R) clock
       Endpoint: (R) led[10]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_5_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[10]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[10]/Q  -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[10]        -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 17: MET (2198 ps) Late External Delay Assertion at pin led[11]
          Group: clock
     Startpoint: (R) led_reg[11]/CK
          Clock: (R) clock
       Endpoint: (R) led[11]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_4_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[11]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[11]/Q  -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[11]        -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 18: MET (2198 ps) Late External Delay Assertion at pin led[12]
          Group: clock
     Startpoint: (R) led_reg[12]/CK
          Clock: (R) clock
       Endpoint: (R) led[12]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_3_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[12]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[12]/Q  -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[12]        -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 19: MET (2198 ps) Late External Delay Assertion at pin led[13]
          Group: clock
     Startpoint: (R) led_reg[13]/CK
          Clock: (R) clock
       Endpoint: (R) led[13]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_2_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[13]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[13]/Q  -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[13]        -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 20: MET (2198 ps) Late External Delay Assertion at pin led[14]
          Group: clock
     Startpoint: (R) led_reg[14]/CK
          Clock: (R) clock
       Endpoint: (R) led[14]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8_1_1 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[14]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[14]/Q  -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[14]        -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 21: MET (2198 ps) Late External Delay Assertion at pin led[15]
          Group: clock
     Startpoint: (R) led_reg[15]/CK
          Clock: (R) clock
       Endpoint: (R) led[15]
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
      Output Delay:-    2500                  
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    2198                  

Exceptions/Constraints:
  output_delay             2500            bound_flasher_gate.s_line_8 

#---------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                     (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------
  led_reg[15]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  led_reg[15]/Q  -       CK->Q R     DFFRHQX1       2  6.6   121   302     302    (-,-) 
  led[15]        -       -     R     (port)         -    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------



Path 22: MET (2815 ps) Setup Check with Pin counter_reg[3]/CK->D
          Group: clock
     Startpoint: (R) counter_reg[2]/CK
          Clock: (R) clock
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     173                  
     Required Time:=    4827                  
      Launch Clock:-       0                  
         Data Path:-    2012                  
             Slack:=    2815                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  counter_reg[2]/CK -       -      R     (arrival)     23    -     0     -       0    (-,-) 
  counter_reg[2]/QN -       CK->QN R     DFFRX1         9 25.8   390   472     472    (-,-) 
  g5838__9945/Y     -       A->Y   R     AND2XL         7 20.2   535   467     939    (-,-) 
  g5823__8428/Y     -       B->Y   F     NAND2X1        5 15.7   536   454    1393    (-,-) 
  g5813__8246/Y     -       C->Y   R     NOR3X1         1  4.8   300   302    1695    (-,-) 
  g5789__1881/Y     -       C0->Y  F     AOI221X1       1  4.8   280   166    1862    (-,-) 
  g5754__1617/Y     -       B0->Y  R     OAI211X1       1  4.5   204   150    2012    (-,-) 
  counter_reg[3]/D  -       -      R     DFFRX1         1    -     -     0    2012    (-,-) 
#-------------------------------------------------------------------------------------------



Path 23: MET (2831 ps) Setup Check with Pin led_reg[10]/CK->D
          Group: clock
     Startpoint: (R) counter_reg[1]/CK
          Clock: (R) clock
       Endpoint: (R) led_reg[10]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     128                  
     Required Time:=    4872                  
      Launch Clock:-       0                  
         Data Path:-    2042                  
             Slack:=    2831                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  counter_reg[1]/CK -       -      R     (arrival)     23    -     0     -       0    (-,-) 
  counter_reg[1]/Q  -       CK->Q  F     DFFRX1         9 25.7   436   468     468    (-,-) 
  g5841__2346/Y     -       B->Y   F     AND2XL         9 25.4   771   548    1015    (-,-) 
  g5834/Y           -       A->Y   R     INVX1          3  9.9   264   366    1382    (-,-) 
  g5806__1881/Y     -       A->Y   R     OR2X1          4 13.0   208   245    1627    (-,-) 
  g5798/Y           -       A->Y   F     INVX1          1  4.5   102   122    1749    (-,-) 
  g5758__2883/Y     -       A1N->Y F     OAI2BB1X1      1  4.8   192   176    1925    (-,-) 
  g5748__6783/Y     -       B0->Y  R     OAI2BB1X1      1  4.7   104   116    2042    (-,-) 
  led_reg[10]/D     -       -      R     DFFRHQX1       1    -     -     0    2042    (-,-) 
#-------------------------------------------------------------------------------------------



Path 24: MET (2866 ps) Setup Check with Pin led_reg[8]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) led_reg[8]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      72                  
     Required Time:=    4928                  
      Launch Clock:-       0                  
         Data Path:-    2062                  
             Slack:=    2866                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -      R     (arrival)     23    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q  R     DFFRHQX1      10 28.0   426   457     457    (-,-) 
  g5846__5122/Y   -       A->Y   F     NOR2X1         2  7.1   184   235     692    (-,-) 
  g5824__1666/Y   -       B->Y   F     OR2XL          9 25.7   774   513    1205    (-,-) 
  g5805__2802/Y   -       B->Y   F     OR2X1          4 13.0   236   422    1627    (-,-) 
  g5797/Y         -       A->Y   R     INVX1          1  4.5   103   126    1753    (-,-) 
  g5759__2346/Y   -       A1N->Y R     OAI2BB1X1      1  4.8   101   169    1922    (-,-) 
  g5746__3680/Y   -       B0->Y  F     OAI2BB1X1      1  4.7   188   140    2062    (-,-) 
  led_reg[8]/D    -       -      F     DFFRHQX1       1    -     -     0    2062    (-,-) 
#-----------------------------------------------------------------------------------------



Path 25: MET (2867 ps) Setup Check with Pin led_reg[2]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) led_reg[2]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      71                  
     Required Time:=    4929                  
      Launch Clock:-       0                  
         Data Path:-    2062                  
             Slack:=    2867                  

#-----------------------------------------------------------------------------------------
#  Timing Point   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -      R     (arrival)     23    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q  R     DFFRHQX1      10 28.0   426   457     457    (-,-) 
  g5846__5122/Y   -       A->Y   F     NOR2X1         2  7.1   184   235     692    (-,-) 
  g5824__1666/Y   -       B->Y   F     OR2XL          9 25.7   774   513    1205    (-,-) 
  g5804__1617/Y   -       B->Y   F     OR2X1          4 13.0   236   422    1627    (-,-) 
  g5796/Y         -       A->Y   R     INVX1          1  4.5   103   126    1753    (-,-) 
  g5760__6417/Y   -       A1N->Y R     OAI2BB1X1      1  4.8   101   169    1922    (-,-) 
  g5740__4319/Y   -       B0->Y  F     OAI2BB1X1      1  4.7   183   140    2062    (-,-) 
  led_reg[2]/D    -       -      F     DFFRHQX1       1    -     -     0    2062    (-,-) 
#-----------------------------------------------------------------------------------------



Path 26: MET (2903 ps) Setup Check with Pin counter_reg[2]/CK->D
          Group: clock
     Startpoint: (R) counter_reg[1]/CK
          Clock: (R) clock
       Endpoint: (F) counter_reg[2]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     132                  
     Required Time:=    4868                  
      Launch Clock:-       0                  
         Data Path:-    1965                  
             Slack:=    2903                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  counter_reg[1]/CK -       -      R     (arrival)     23    -     0     -       0    (-,-) 
  counter_reg[1]/QN -       CK->QN F     DFFRX1         6 17.2   295   462     462    (-,-) 
  g5839__2883/Y     -       B->Y   F     AND2XL         7 19.9   602   430     892    (-,-) 
  g5832/Y           -       A->Y   R     INVX1          3  9.6   232   301    1193    (-,-) 
  g5818__7482/Y     -       B1->Y  R     OA22X1         1  4.8    98   225    1418    (-,-) 
  g5786__5477/Y     -       B->Y   F     NOR2X1         2  7.5   188   108    1526    (-,-) 
  g5755__5477/Y     -       A1->Y  R     AOI22X1        1  4.8   231   181    1707    (-,-) 
  g5729__5526/Y     -       C0->Y  F     OAI221X1       1  4.5   329   258    1965    (-,-) 
  counter_reg[2]/D  -       -      F     DFFRX1         1    -     -     0    1965    (-,-) 
#-------------------------------------------------------------------------------------------



Path 27: MET (2927 ps) Setup Check with Pin led_reg[14]/CK->D
          Group: clock
     Startpoint: (R) counter_reg[1]/CK
          Clock: (R) clock
       Endpoint: (F) led_reg[14]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      73                  
     Required Time:=    4927                  
      Launch Clock:-       0                  
         Data Path:-    2000                  
             Slack:=    2927                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  counter_reg[1]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  counter_reg[1]/Q  -       CK->Q R     DFFRX1         9 25.7   408   488     488    (-,-) 
  g5841__2346/Y     -       B->Y  R     AND2XL         9 25.4   667   534    1023    (-,-) 
  g5834/Y           -       A->Y  F     INVX1          3  9.9   259   341    1364    (-,-) 
  g5806__1881/Y     -       A->Y  F     OR2X1          4 13.0   236   276    1640    (-,-) 
  g5770__2802/Y     -       A1->Y R     OAI21X1        1  4.8   235   176    1816    (-,-) 
  g5752__6161/Y     -       B0->Y F     OAI2BB1X1      1  4.7   191   184    2000    (-,-) 
  led_reg[14]/D     -       -     F     DFFRHQX1       1    -     -     0    2000    (-,-) 
#------------------------------------------------------------------------------------------



Path 28: MET (2931 ps) Setup Check with Pin led_reg[11]/CK->D
          Group: clock
     Startpoint: (R) counter_reg[1]/CK
          Clock: (R) clock
       Endpoint: (F) led_reg[11]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      73                  
     Required Time:=    4927                  
      Launch Clock:-       0                  
         Data Path:-    1996                  
             Slack:=    2931                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  counter_reg[1]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  counter_reg[1]/Q  -       CK->Q R     DFFRX1         9 25.7   408   488     488    (-,-) 
  g5841__2346/Y     -       B->Y  R     AND2XL         9 25.4   667   534    1023    (-,-) 
  g5834/Y           -       A->Y  F     INVX1          3  9.9   259   341    1364    (-,-) 
  g5806__1881/Y     -       A->Y  F     OR2X1          4 13.0   236   276    1640    (-,-) 
  g5767__6783/Y     -       A1->Y R     OAI21X1        1  4.8   222   176    1816    (-,-) 
  g5749__5115/Y     -       B0->Y F     OAI2BB1X1      1  4.7   191   180    1996    (-,-) 
  led_reg[11]/D     -       -     F     DFFRHQX1       1    -     -     0    1996    (-,-) 
#------------------------------------------------------------------------------------------



Path 29: MET (2932 ps) Setup Check with Pin led_reg[4]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) led_reg[4]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      72                  
     Required Time:=    4928                  
      Launch Clock:-       0                  
         Data Path:-    1996                  
             Slack:=    2932                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q R     DFFRHQX1      10 28.0   426   457     457    (-,-) 
  g5846__5122/Y   -       A->Y  F     NOR2X1         2  7.1   184   235     692    (-,-) 
  g5824__1666/Y   -       B->Y  F     OR2XL          9 25.7   774   513    1205    (-,-) 
  g5801__3680/Y   -       AN->Y F     NAND2BX1       2  7.5   314   405    1610    (-,-) 
  g5763__6260/Y   -       A1->Y R     OAI21X1        1  4.8   235   202    1812    (-,-) 
  g5736__8246/Y   -       B0->Y F     OAI2BB1X1      1  4.7   189   184    1996    (-,-) 
  led_reg[4]/D    -       -     F     DFFRHQX1       1    -     -     0    1996    (-,-) 
#----------------------------------------------------------------------------------------



Path 30: MET (2936 ps) Setup Check with Pin led_reg[1]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) led_reg[1]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      72                  
     Required Time:=    4928                  
      Launch Clock:-       0                  
         Data Path:-    1992                  
             Slack:=    2936                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q R     DFFRHQX1      10 28.0   426   457     457    (-,-) 
  g5846__5122/Y   -       A->Y  F     NOR2X1         2  7.1   184   235     692    (-,-) 
  g5824__1666/Y   -       B->Y  F     OR2XL          9 25.7   774   513    1205    (-,-) 
  g5801__3680/Y   -       AN->Y F     NAND2BX1       2  7.5   314   405    1610    (-,-) 
  g5761__8428/Y   -       A1->Y R     OAI21X1        1  4.8   222   202    1812    (-,-) 
  g5739__1705/Y   -       B0->Y F     OAI2BB1X1      1  4.7   189   180    1992    (-,-) 
  led_reg[1]/D    -       -     F     DFFRHQX1       1    -     -     0    1992    (-,-) 
#----------------------------------------------------------------------------------------



Path 31: MET (2939 ps) Setup Check with Pin led_reg[15]/CK->D
          Group: clock
     Startpoint: (R) counter_reg[1]/CK
          Clock: (R) clock
       Endpoint: (F) led_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      73                  
     Required Time:=    4927                  
      Launch Clock:-       0                  
         Data Path:-    1988                  
             Slack:=    2939                  

#------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  counter_reg[1]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  counter_reg[1]/Q  -       CK->Q R     DFFRX1         9 25.7   408   488     488    (-,-) 
  g5841__2346/Y     -       B->Y  R     AND2XL         9 25.4   667   534    1023    (-,-) 
  g5834/Y           -       A->Y  F     INVX1          3  9.9   259   341    1364    (-,-) 
  g5806__1881/Y     -       A->Y  F     OR2X1          4 13.0   236   276    1640    (-,-) 
  g5771__1705/Y     -       A1->Y R     OAI21X1        1  4.8   199   176    1816    (-,-) 
  g5753__9315/Y     -       B0->Y F     OAI2BB1X1      1  4.7   191   172    1988    (-,-) 
  led_reg[15]/D     -       -     F     DFFRHQX1       1    -     -     0    1988    (-,-) 
#------------------------------------------------------------------------------------------



Path 32: MET (2940 ps) Setup Check with Pin led_reg[12]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) led_reg[12]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      72                  
     Required Time:=    4928                  
      Launch Clock:-       0                  
         Data Path:-    1988                  
             Slack:=    2940                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q R     DFFRHQX1      10 28.0   426   457     457    (-,-) 
  g5846__5122/Y   -       A->Y  F     NOR2X1         2  7.1   184   235     692    (-,-) 
  g5824__1666/Y   -       B->Y  F     OR2XL          9 25.7   774   513    1205    (-,-) 
  g5805__2802/Y   -       B->Y  F     OR2X1          4 13.0   236   422    1627    (-,-) 
  g5774__7098/Y   -       A1->Y R     OAI21X1        1  4.8   235   176    1803    (-,-) 
  g5750__7098/Y   -       B0->Y F     OAI2BB1X1      1  4.7   188   184    1988    (-,-) 
  led_reg[12]/D   -       -     F     DFFRHQX1       1    -     -     0    1988    (-,-) 
#----------------------------------------------------------------------------------------



Path 33: MET (2941 ps) Setup Check with Pin led_reg[6]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) led_reg[6]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      72                  
     Required Time:=    4928                  
      Launch Clock:-       0                  
         Data Path:-    1988                  
             Slack:=    2941                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q R     DFFRHQX1      10 28.0   426   457     457    (-,-) 
  g5846__5122/Y   -       A->Y  F     NOR2X1         2  7.1   184   235     692    (-,-) 
  g5824__1666/Y   -       B->Y  F     OR2XL          9 25.7   774   513    1205    (-,-) 
  g5804__1617/Y   -       B->Y  F     OR2X1          4 13.0   236   422    1627    (-,-) 
  g5764__4319/Y   -       A1->Y R     OAI21X1        1  4.8   235   176    1803    (-,-) 
  g5742__7482/Y   -       B0->Y F     OAI2BB1X1      1  4.7   186   184    1988    (-,-) 
  led_reg[6]/D    -       -     F     DFFRHQX1       1    -     -     0    1988    (-,-) 
#----------------------------------------------------------------------------------------



Path 34: MET (2944 ps) Setup Check with Pin led_reg[9]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) led_reg[9]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      72                  
     Required Time:=    4928                  
      Launch Clock:-       0                  
         Data Path:-    1983                  
             Slack:=    2944                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q R     DFFRHQX1      10 28.0   426   457     457    (-,-) 
  g5846__5122/Y   -       A->Y  F     NOR2X1         2  7.1   184   235     692    (-,-) 
  g5824__1666/Y   -       B->Y  F     OR2XL          9 25.7   774   513    1205    (-,-) 
  g5805__2802/Y   -       B->Y  F     OR2X1          4 13.0   236   422    1627    (-,-) 
  g5766__5526/Y   -       A1->Y R     OAI21X1        1  4.8   222   176    1803    (-,-) 
  g5747__1881/Y   -       B0->Y F     OAI2BB1X1      1  4.7   188   180    1983    (-,-) 
  led_reg[9]/D    -       -     F     DFFRHQX1       1    -     -     0    1983    (-,-) 
#----------------------------------------------------------------------------------------



Path 35: MET (2945 ps) Setup Check with Pin led_reg[3]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) led_reg[3]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      71                  
     Required Time:=    4929                  
      Launch Clock:-       0                  
         Data Path:-    1983                  
             Slack:=    2945                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q R     DFFRHQX1      10 28.0   426   457     457    (-,-) 
  g5846__5122/Y   -       A->Y  F     NOR2X1         2  7.1   184   235     692    (-,-) 
  g5824__1666/Y   -       B->Y  F     OR2XL          9 25.7   774   513    1205    (-,-) 
  g5804__1617/Y   -       B->Y  F     OR2X1          4 13.0   236   422    1627    (-,-) 
  g5756__1617/Y   -       A1->Y R     OAI21X1        1  4.8   222   176    1803    (-,-) 
  g5741__2802/Y   -       B0->Y F     OAI2BB1X1      1  4.7   185   180    1983    (-,-) 
  led_reg[3]/D    -       -     F     DFFRHQX1       1    -     -     0    1983    (-,-) 
#----------------------------------------------------------------------------------------



Path 36: MET (2953 ps) Setup Check with Pin led_reg[13]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) led_reg[13]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      72                  
     Required Time:=    4928                  
      Launch Clock:-       0                  
         Data Path:-    1975                  
             Slack:=    2953                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q R     DFFRHQX1      10 28.0   426   457     457    (-,-) 
  g5846__5122/Y   -       A->Y  F     NOR2X1         2  7.1   184   235     692    (-,-) 
  g5824__1666/Y   -       B->Y  F     OR2XL          9 25.7   774   513    1205    (-,-) 
  g5805__2802/Y   -       B->Y  F     OR2X1          4 13.0   236   422    1627    (-,-) 
  g5769__5115/Y   -       A1->Y R     OAI21X1        1  4.8   199   176    1803    (-,-) 
  g5751__4733/Y   -       B0->Y F     OAI2BB1X1      1  4.7   188   172    1975    (-,-) 
  led_reg[13]/D   -       -     F     DFFRHQX1       1    -     -     0    1975    (-,-) 
#----------------------------------------------------------------------------------------



Path 37: MET (2960 ps) Setup Check with Pin led_reg[5]/CK->D
          Group: clock
     Startpoint: (R) counter_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) led_reg[5]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      76                  
     Required Time:=    4924                  
      Launch Clock:-       0                  
         Data Path:-    1963                  
             Slack:=    2960                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  counter_reg[2]/CK -       -      R     (arrival)     23    -     0     -       0    (-,-) 
  counter_reg[2]/QN -       CK->QN F     DFFRX1         9 26.0   438   535     535    (-,-) 
  g5850__1881/Y     -       B->Y   F     OR2X1          7 20.6   356   386     921    (-,-) 
  g5898/Y           -       AN->Y  F     NAND2BX1       7 21.1   700   514    1435    (-,-) 
  g5780__2346/Y     -       A1->Y  R     OAI21X1        1  4.8   265   330    1765    (-,-) 
  g5775__6131/Y     -       B0->Y  F     OAI21X1        1  4.7   206   198    1963    (-,-) 
  led_reg[5]/D      -       -      F     DFFRHQX1       1    -     -     0    1963    (-,-) 
#-------------------------------------------------------------------------------------------



Path 38: MET (2962 ps) Setup Check with Pin led_reg[7]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) led_reg[7]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      72                  
     Required Time:=    4928                  
      Launch Clock:-       0                  
         Data Path:-    1967                  
             Slack:=    2962                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  state_reg[2]/CK -       -     R     (arrival)     23    -     0     -       0    (-,-) 
  state_reg[2]/Q  -       CK->Q R     DFFRHQX1      10 28.0   426   457     457    (-,-) 
  g5846__5122/Y   -       A->Y  F     NOR2X1         2  7.1   184   235     692    (-,-) 
  g5824__1666/Y   -       B->Y  F     OR2XL          9 25.7   774   513    1205    (-,-) 
  g5804__1617/Y   -       B->Y  F     OR2X1          4 13.0   236   422    1627    (-,-) 
  g5765__2398/Y   -       A1->Y R     OAI21X1        1  4.8   199   176    1803    (-,-) 
  g5737__5122/Y   -       B->Y  F     NAND2X1        1  4.7   186   164    1967    (-,-) 
  led_reg[7]/D    -       -     F     DFFRHQX1       1    -     -     0    1967    (-,-) 
#----------------------------------------------------------------------------------------



Path 39: MET (3055 ps) Setup Check with Pin led_reg[0]/CK->D
          Group: clock
     Startpoint: (R) counter_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) led_reg[0]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-      77                  
     Required Time:=    4923                  
      Launch Clock:-       0                  
         Data Path:-    1868                  
             Slack:=    3055                  

#-------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------
  counter_reg[2]/CK -       -      R     (arrival)     23    -     0     -       0    (-,-) 
  counter_reg[2]/QN -       CK->QN R     DFFRX1         9 25.8   390   472     472    (-,-) 
  g5838__9945/Y     -       A->Y   R     AND2XL         7 20.2   535   467     939    (-,-) 
  g5823__8428/Y     -       B->Y   F     NAND2X1        5 15.7   536   454    1393    (-,-) 
  g5785__7410/Y     -       A0->Y  R     OAI21X1        1  4.8   276   274    1667    (-,-) 
  g5768__3680/Y     -       B0->Y  F     OAI21X1        1  4.7   208   202    1868    (-,-) 
  led_reg[0]/D      -       -      F     DFFRHQX1       1    -     -     0    1868    (-,-) 
#-------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

