;redcode
;assert 1
	SPL 0, <412
	ADD #272, <41
	ADD #272, <41
	ADD 270, <60
	SUB <107, <105
	SUB 12, @310
	MOV -11, <-25
	SPL 0, <-742
	SPL 0, <-52
	MOV -9, <-20
	DJN -1, @-20
	JMP -7, -20
	JMP <129, @106
	JMP -7, -20
	MOV -1, <-20
	ADD #30, 9
	SUB @-3, 0
	SLT 921, 200
	SLT 921, 200
	SUB @121, 106
	SLT 921, 200
	CMP 200, -100
	SUB 12, @310
	SPL 0, <-742
	ADD -130, 9
	MOV -1, <-20
	SUB -100, 0
	CMP -100, 0
	SPL 1, -10
	MOV -31, <-20
	JMP -7, -20
	SUB #0, 1
	ADD #92, @-620
	ADD #30, 9
	JMP -7, -20
	SUB #101, 200
	JMP <121, #106
	SUB #101, 200
	SUB @542, 12
	JMP <121, #106
	JMP <121, #106
	SPL 0, <412
	SPL @101, 200
	SPL 0, <412
	SLT 300, 690
	SLT 300, 690
	SLT 300, 690
	SLT 300, 690
	SUB #12, @0
	SUB @107, 105
	SUB #12, @0
	SLT 300, 690
	SUB 12, @310
