<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1662508.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1662508.v</a>
time_elapsed: 0.004s
ram usage: 10236 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest -I /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests -e ram <a href="../../../../third_party/tests/ivtest/ivltests/pr1662508.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1662508.v</a>
proc %ram.always.128.0 (i1$ %clk, i1$ %we, i10$ %addr, i16$ %data) -&gt; (i16$ %ram) {
init:
    %clk1 = prb i1$ %clk
    wait %check, %clk
check:
    %clk2 = prb i1$ %clk
    %0 = const i1 0
    %1 = eq i1 %clk1, %0
    %2 = neq i1 %clk2, %0
    %posedge = and i1 %1, %2
    br %posedge, %init, %event
event:
    %we1 = prb i1$ %we
    %3 = neq i1 %we1, %0
    br %3, %init, %if_true
if_true:
    %addr1 = prb i10$ %addr
    %4 = exts i4, i10 %addr1, 0, 4
    %5 = const i16 0
    %6 = sig i16 %5
    %7 = shr i16$ %ram, i16$ %6, i4 %4
    %8 = exts i1$, i16$ %7, 0, 1
    %data1 = prb i16$ %data
    %9 = exts i1, i16 %data1, 0, 1
    %10 = const time 0s 1d
    drv i1$ %8, %9, %10
    br %init
}

entity @ram (i1$ %clk, i1$ %we, i10$ %addr, i16$ %data) -&gt; (i16$ %read_bus) {
    %0 = const i16 0
    %ram = sig i16 %0
    %ram1 = prb i16$ %ram
    %addr1 = prb i10$ %addr
    %1 = exts i4, i10 %addr1, 0, 4
    %2 = shr i16 %ram1, i16 %0, i4 %1
    %3 = exts i1, i16 %2, 0, 1
    %4 = inss i16 %0, i1 %3, 0, 1
    %5 = const time 0s 1e
    drv i16$ %read_bus, %4, %5
    inst %ram.always.128.0 (i1$ %clk, i1$ %we, i10$ %addr, i16$ %data) -&gt; (i16$ %ram)
    halt
}

</pre>
</body>