vendor_name = ModelSim
source_file = 1, D:/verilog/moniflop/moniflop.v
source_file = 1, D:/verilog/moniflop/db/moniflop.cbx.xml
design_name = moniflop
instance = comp, \A2~I , A2, moniflop, 1
instance = comp, \B~I , B, moniflop, 1
instance = comp, \A1~I , A1, moniflop, 1
instance = comp, \Q~I , Q, moniflop, 1
instance = comp, \Qnot~I , Qnot, moniflop, 1
