GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Git\V850\sim_test\sim_test_1\src\IFetcher.sv'
Analyzing Verilog file 'C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv'
Compiling module 'tb_Fetcher'("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":1)
Extracting RAM for identifier 'test_memory'("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":6)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":38)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":39)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":40)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":41)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":42)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":43)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":44)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":45)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":46)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":47)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":48)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":49)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":50)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":51)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":52)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":53)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":54)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":55)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":56)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":57)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":58)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":59)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":61)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":62)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":63)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":64)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":65)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":66)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":67)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":68)
WARN  (EX2629) : Delay control is not supported for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":69)
WARN  (EX3858) : System task 'finish' is ignored for synthesis("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":71)
WARN  (EX3780) : Using initial value of 'reset' since it is never assigned("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":73)
Compiling module 'IFetcher'("C:\Git\V850\sim_test\sim_test_1\src\IFetcher.sv":1)
WARN  (EX2565) : Input 'PC_i[24]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[23]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[22]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[21]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[20]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[19]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[18]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[17]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[16]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[15]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[14]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[13]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[12]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[11]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[10]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
WARN  (EX2565) : Input 'PC_i[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
NOTE  (EX0101) : Current top module is "tb_Fetcher"
WARN  (EX0203) : Top module "tb_Fetcher" has no ports("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":1)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "IFetcher" instantiated to "inst_IFetcher" is swept in optimizing("C:\Git\V850\sim_test\sim_test_1\src\tb_Fetcher.sv":23)
[95%] Generate netlist file "C:\Git\V850\sim_test\sim_test_1\impl\gwsynthesis\sim_test_1.vg" completed
[100%] Generate report file "C:\Git\V850\sim_test\sim_test_1\impl\gwsynthesis\sim_test_1_syn.rpt.html" completed
GowinSynthesis finish
