<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=UTF-8" http-equiv="Content-Type"/><title>MPAMCFG_CPBM</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMCFG_CPBM, MPAM Cache Portion Bitmap Partition Configuration Register</h1><p>The MPAMCFG_CPBM characteristics are:</p><h2>Purpose</h2><p>The MPAMCFG_CPBM register is a read-write register that configures the cache portions that a PARTID is allowed to allocate. After setting <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a> with a PARTID, software (usually a hypervisor) writes to the MPAMCFG_CPBM register to configure which cache portions the PARTID is allowed to allocate.</p><p>MPAMCFG_CPBM_s controls cache portions for the Secure PARTID selected by the Secure instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>. MPAMCFG_CPBM_ns controls the cache portions for the Non-secure PARTID selected by the Non-secure instance of <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.</p><h2>Configuration</h2><p>
          The power domain of MPAMCFG_CPBM is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
        </p><p>This register is present only
    when <ins>MPAMF_IDR.HAS_CPOR_PART</ins><del>MPAMF_IDR.HAS_CPOR</del> == 1.
      
    Otherwise, direct accesses to MPAMCFG_CPBM are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2><p>MPAMCFG_CPBM is a 32768-bit register.</p><h2>Field descriptions</h2><p>The MPAMCFG_CPBM bit assignments are:</p><div class="text_before_fields"></div><h4 id="CPBM&lt;n>_32767">CPBM&lt;n>, bit [n], for n = 0 to 32767</h4><p>Each bit, CPBM&lt;n>, grants permission to the PARTID to allocate cache lines within cache portion n.</p><table class="valuetable"><tr><th>CPBM&lt;n></th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td><p>The PARTID is not permitted to allocate into cache portion n.</p></td></tr><tr><td class="bitfield">0b1</td><td><p>The PARTID is permitted to allocate within cache portion n.</p></td></tr></table><p>The number of bits in the cache portion partitioning bit map of this component is given in <a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a>.CPBM_WD. CPBM_WD contains a value from 1 to 2<sup>15</sup>, inclusive. Values of CPBM_WD greater than 32 require a group of 32-bit registers to access the CPBM, up to 1024 registers.</p><p>Bits CPBM&lt;n>, where n is greater than CPBM_WD, are not required to be implemented.</p><div class="text_after_fields"></div><h2>Accessing the MPAMCFG_CPBM</h2><p>This register is within the MPAM feature page memory frames. In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.</p><p>MPAMCFG_CPBM_s must be accessible from the Secure MPAM feature page. MPAMCFG_CPBM_ns must be accessible from the Non-secure MPAM feature page.</p><p>MPAMCFG_CPBM_s and MPAMCFG_CPBM_ns must be separate registers. The Secure instance (MPAMCFG_CPBM_s) accesses the cache portion bitmaps used for Secure PARTIDs, and the Non-secure instance (MPAMCFG_CPBM_ns) accesses the cache portion bitmaps used for Non-secure PARTIDs.</p><h4>MPAMCFG_CPBM can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x1000</span></td><td>MPAMCFG_CPBM_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x1000</span></td><td>MPAMCFG_CPBM_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RW</span>.</p><br/><br/><hr/><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>48</del>; <ins>391b5248b29fb2f001ef74792eaacbd6fc72f211</ins><del>6134483bd14dc8c12a99c984cbfe3431cc1c9707</del></p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>