# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019

log created Fri Dec 23 22:10:39 2022 by ig2451 on remote02


Command: netlist elaborate
Command arguments:
    -zdb
      /homes/user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/Output_Results/qcache/DB/zdb_1
    -tool propcheck
    -d core


## Elaborating Design...
Reading MTI mapping for library mapping
Writing all MTI mappings to vmap output ...

Top level modules:
	core

Analyzing design...
-- Loading module z0in_work.core
-- Loading module z0in_work.CMEM_W
-- Loading module z0in_work.CMEM
-- Loading module z0in_work.alu
-- Loading module z0in_work.REG_N
-- Loading module z0in_work.counter
-- Loading module z0in_work.fifo_shift_reg
Warning : Vopt warning.  ./fifo_shift_reg.sv(41): (vopt-2672) Module 'ovl_no_overflow' is not defined.  [parser-285]
        : Elaboration will continue.
Warning : Vopt warning.  ./fifo_shift_reg.sv(43): (vopt-2672) Module 'ovl_no_underflow' is not defined.  [parser-285]
        : Elaboration will continue.
Optimizing 8 design-units (inlining 0/7 module instances, 0/1 cell instances):
-- Optimizing module z0in_work.CMEM(fast)
-- Optimizing module z0in_work.CMEM_W(fast)
-- Optimizing module z0in_work.alu(fast)
-- Optimizing module z0in_work.REG_N(fast)
-- Optimizing module z0in_work.counter(fast)
-- Optimizing module z0in_work.counter(fast__1)
-- Optimizing module z0in_work.fifo_shift_reg(fast)
Warning : Unresolved module.  Instance 'no_overflow', Module 'ovl_no_overflow', File '/user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/fifo_shift_reg.sv', Line 41.  [parser-47]
        : Parsing will continue.
Warning : Unresolved module.  Instance 'no_underflow', Module 'ovl_no_underflow', File '/user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/fifo_shift_reg.sv', Line 43.  [parser-47]
        : Parsing will continue.
-- Optimizing module z0in_work.core(fast)
Optimized design name is zi_opt_csl_244379322_1
Summary: 4 Warnings in processing "netlist elaborate"
End of log Fri Dec 23 22:10:42 2022


# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019

log created Fri Dec 23 22:10:42 2022 by ig2451 on remote02


Command: netlist create
Command arguments:
    -zdb
      /homes/user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/Output_Results/qcache/DB/zdb_1
    -tool propcheck
    -d core


## Synthesizing netlist...
Warning : Signal specified for directive has no match.  Signal 'read_clk', Module 'core', Directive 'netlist clock', File '/homes/user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/qs_files/directives.tcl', Line 4.  [hdl-77]
        : Signal will be skipped.
Warning : Signal specified for directive has no match.  Signal 'write_clk', Module 'core', Directive 'netlist clock', File '/homes/user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/qs_files/directives.tcl', Line 5.  [hdl-77]
        : Signal will be skipped.
Processing module 'Zin_BUF1'
Processing module 'CMEM'
Elaborating module 'CMEM'.
Processing module 'CMEM_W'
Elaborating module 'CMEM_W'.
Processing module 'alu'
Elaborating module 'alu'.
Processing module 'REG_N'
Elaborating module 'REG_N'.
Processing module 'counter'
Elaborating module 'counter'.
Processing module 'counter(1)'
Elaborating module 'counter(1)'.
Processing module 'ovl_no_overflow'
Info    : Considering module as a black box.  Module 'ovl_no_overflow'.  [elaboration-4]
Processing module 'ovl_no_underflow'
Info    : Considering module as a black box.  Module 'ovl_no_underflow'.  [elaboration-4]
Processing module 'fifo_shift_reg'
Elaborating module 'fifo_shift_reg'.
Processing module 'core'
Elaborating module 'core'.

##Time Taken (Synthesis) = 3060000.000000 ticks = 3.060000 secs

Summary: 6 Warnings in processing "netlist create"
End of log Fri Dec 23 22:10:46 2022


# 
# Questa Static Verification System
# Version 2019.2_1 linux_x86_64 18 May 2019

log created Fri Dec 23 22:10:47 2022 by ig2451 on remote02


Command: formal compile
Command arguments:
    -zdb
      /homes/user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/Output_Results/qcache/DB/zdb_1
    -d core


## Processing Formal Logic...
Warning : Signal specified for directive has no match.  Signal 'read_clk', Module 'core', Directive 'netlist clock', File '/homes/user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/qs_files/directives.tcl', Line 4.  [hdl-77]
        : Signal will be skipped.
Warning : Signal specified for directive has no match.  Signal 'write_clk', Module 'core', Directive 'netlist clock', File '/homes/user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/qs_files/directives.tcl', Line 5.  [hdl-77]
        : Signal will be skipped.
Processing module 'Zin_BUF1'
Processing module 'CMEM'
Restoring module 'CMEM'.
Processing module 'CMEM_W'
Restoring module 'CMEM_W'.
Processing module 'alu'
Restoring module 'alu'.
Processing module 'REG_N'
Restoring module 'REG_N'.
Processing module 'counter'
Restoring module 'counter'.
Processing module 'counter(1)'
Restoring module 'counter(1)'.
Processing module 'ovl_no_overflow'
Restoring module 'ovl_no_overflow'.
Info    : Considering module as a black box.  Module 'ovl_no_overflow'.  [elaboration-4]
Processing module 'ovl_no_underflow'
Restoring module 'ovl_no_underflow'.
Info    : Considering module as a black box.  Module 'ovl_no_underflow'.  [elaboration-4]
Processing module 'fifo_shift_reg'
Restoring module 'fifo_shift_reg'.
Processing module 'core'
Restoring module 'core'.
Flattening design 'CMEM'.
Flattening design 'CMEM_W'.
Flattening design 'alu'.
Flattening design 'REG_N'.
Flattening design 'counter'.
Flattening design 'counter(1)'.
Flattening design 'ovl_no_overflow'.
Flattening design 'ovl_no_underflow'.
Flattening design 'fifo_shift_reg'.
Flattening design 'core'.
Info    : Detected reset.  Reset: rstn, polarity: synchronous, active: low.  [netlist-12]
Info    : Detected clock.  Clock: clk, polarity: posedge.  [netlist-11]
Info    : Detected clock.  Clock: clk, polarity: negedge.  [netlist-11]
Error   : Design has combinational loop.  Please check 'Design Check Details' in 'formal_design.rpt'.  [formal-279]
Design is processed for formal verification.  Design 'core'.

Clocks
------------------------------------------------------------------------------
Port                                   Period         Waveform    Edges
------------------------------------------------------------------------------
clk                      [inferred]       100             0 50    PE NE
------------------------------------------------------------------------------

Blackboxes
------------------------------------------------------------------------------
Module name                                                Reason
------------------------------------------------------------------------------
ovl_no_overflow                                            [unresolved module]
ovl_no_underflow                                           [unresolved module]
------------------------------------------------------------------------------

Inferred directives
------------------------------------------------------------------------------
netlist clock clk -period 100 -waveform 0 50
netlist blackbox ovl_no_overflow
netlist blackbox ovl_no_underflow
------------------------------------------------------------------------------

Design is linked for formal analysis.  Design 'core'.
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.LATCHED_CEN'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.LATCHED_WEN'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.Qi'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[63]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[62]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[61]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[60]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[59]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[58]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[57]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[56]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[55]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[54]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[53]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[52]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[51]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[50]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[49]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[48]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[47]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[46]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[45]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[44]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[43]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[42]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[41]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[40]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[39]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[38]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[37]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[36]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[35]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[34]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[33]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[32]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[31]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[30]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[29]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[28]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[27]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[26]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[25]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[24]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[23]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[22]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[21]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[20]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[19]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[18]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[17]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[16]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[15]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[14]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[13]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[12]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[11]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[10]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[9]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[8]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[7]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[6]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[5]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[4]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[3]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[2]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[1]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.mem[0]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.last_status[0]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.last_status[1]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.rows[0]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.rows[1]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.rows[2]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.rows[3]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.rows[4]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.rows[5]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.rows[6]'.  [formal-280]
Error   : Multiply-driven register/latch found.  Latch: 'cmem_w_inst.cmem_inst.rows[7]'.  [formal-280]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.Qi'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[63]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[62]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[61]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[60]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[59]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[58]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[57]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[56]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[55]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[54]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[53]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[52]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[51]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[50]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[49]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[48]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[47]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[46]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[45]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[44]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[43]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[42]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[41]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[40]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[39]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[38]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[37]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[36]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[35]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[34]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[33]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[32]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[31]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[30]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[29]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[28]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[27]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[26]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[25]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[24]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[23]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[22]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[21]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[20]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[19]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[18]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[17]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[16]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[15]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[14]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[13]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[12]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[11]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[10]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[9]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[8]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[7]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[6]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[5]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[4]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[3]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[2]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[1]'.  [formal-249]
Warning : Latch is not enabled by a clock.  Latch 'cmem_w_inst.cmem_inst.mem[0]'.  [formal-249]
Formal model has been created.

Property Summary
-------------------------------------------------------------------------------
Total  Directives :40
Assert Directives :36
Assume Directives :1
Cover  Directives :3

SVA Summary
-------------------------------------------------------------------------------
SVA Directive Type        Directives           Checkers
-------------------------------------------------------------------------------
Assert                        36                  36
Assume                         1                   1
Cover                          3                   3
-------------------------------------------------------------------------------

Design Checks Summary
-------------------------------------------------------------------------------
Check                              Found
-------------------------------------------------------------------------------
COMBO_LOOP                              2
DECLARATION_UNDRIVEN                   27
LOGIC_UNDRIVEN                          2
-------------------------------------------------------------------------------
Total                                 31
-------------------------------------------------------------------------------


To see results in the GUI run:
qverify /homes/user/stud/fall21/ig2451/FV/FV-Hardware/Formal_Verification/Output_Results/formal_compile.db


Message Summary
---------------------------------------------------------------------------
Count  Type     Message ID         Summary
---------------------------------------------------------------------------
    1  Error    formal-279         Design has combinational loop.
   77  Error    formal-280         Multiply-driven register/latch found.
   65  Warning  formal-249         Latch is not enabled by a clock.
    4  Warning  hdl-77             Signal specified for directive has no match.
    2  Warning  parser-285         Vopt warning.
    2  Warning  parser-47          Unresolved module.
    4  Info     elaboration-4      Considering module as a black box.
    2  Info     netlist-11         Detected clock.
    1  Info     netlist-12         Detected reset.

Summary: 78 Errors, 73 Warnings in formal compile
Final Process Statistics: Max memory 647MB, CPU time 7s, Total time 10s
End of log Fri Dec 23 22:10:50 2022


