$date
	Sat Nov 15 18:11:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module controller $end
$var wire 1 ! clk $end
$var wire 1 " comp $end
$var wire 8 # dac_in [7:0] $end
$var wire 1 $ rst_n $end
$var parameter 32 % NUM_BITS $end
$var reg 8 & adc_out [7:0] $end
$var reg 4 ' count [3:0] $end
$var reg 8 ( sar_reg [7:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 %
$end
#0
$dumpvars
b10000000 (
b0 '
bx &
0$
b10000000 #
z"
1!
$end
#3125
0!
#6250
1!
#9375
0!
#12500
1!
#15625
0!
#18750
1!
#21875
0!
#25000
0"
1$
1!
#28125
0!
#31250
b1 '
b11000000 #
b11000000 (
1!
#34300
1"
#34375
0!
#37500
b10 '
b10100000 #
b10100000 (
1!
#40500
0"
#40625
0!
#43750
b11 '
b10110000 #
b10110000 (
1!
#46875
0!
#50000
b100 '
b10111000 #
b10111000 (
1!
#53125
0!
#56250
b101 '
b10111100 #
b10111100 (
1!
#59100
1"
#59375
0!
#62500
b110 '
b10111010 #
b10111010 (
1!
#65625
0!
#68750
b111 '
b10111001 #
b10111001 (
1!
#71500
0"
#71875
0!
#75000
b1000 '
1!
#78125
0!
#81250
b1000000 #
b1000000 (
b10111001 &
b0 '
1!
#84375
0!
#87001
