{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702349051490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702349051491 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 11 21:44:11 2023 " "Processing started: Mon Dec 11 21:44:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702349051491 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349051491 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj_4 -c proj_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj_4 -c proj_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349051491 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1702349052166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdpdc_ram/tdpdc_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdpdc_ram/tdpdc_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TDPDC_RAM-rtl " "Found design unit 1: TDPDC_RAM-rtl" {  } { { "TDPDC_RAM/TDPDC_RAM.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/TDPDC_RAM/TDPDC_RAM.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063366 ""} { "Info" "ISGN_ENTITY_NAME" "1 TDPDC_RAM " "Found entity 1: TDPDC_RAM" {  } { { "TDPDC_RAM/TDPDC_RAM.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/TDPDC_RAM/TDPDC_RAM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max10_adc/max10_adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max10_adc/max10_adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 max10_adc-wrapper " "Found design unit 1: max10_adc-wrapper" {  } { { "max10_adc/max10_adc.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/max10_adc/max10_adc.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063368 ""} { "Info" "ISGN_ENTITY_NAME" "1 max10_adc " "Found entity 1: max10_adc" {  } { { "max10_adc/max10_adc.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/max10_adc/max10_adc.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_driver/seven_seg_driver_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file seven_seg_driver/seven_seg_driver_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_driver_pkg " "Found design unit 1: seven_seg_driver_pkg" {  } { { "seven_seg_driver/seven_seg_driver_pkg.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/seven_seg_driver/seven_seg_driver_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063370 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seven_seg_driver_pkg-body " "Found design unit 2: seven_seg_driver_pkg-body" {  } { { "seven_seg_driver/seven_seg_driver_pkg.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/seven_seg_driver/seven_seg_driver_pkg.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proj_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proj_4-qq " "Found design unit 1: proj_4-qq" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063373 ""} { "Info" "ISGN_ENTITY_NAME" "1 proj_4 " "Found entity 1: proj_4" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_parts/sync_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_parts/sync_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_stage-sync " "Found design unit 1: sync_stage-sync" {  } { { "Sync_parts/sync_stage.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/sync_stage.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063375 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_stage " "Found entity 1: sync_stage" {  } { { "Sync_parts/sync_stage.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/sync_stage.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_parts/gray_to_binary_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_parts/gray_to_binary_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gray_to_bin-rtl " "Found design unit 1: gray_to_bin-rtl" {  } { { "Sync_parts/gray_to_binary_sync.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/gray_to_binary_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063377 ""} { "Info" "ISGN_ENTITY_NAME" "1 gray_to_bin " "Found entity 1: gray_to_bin" {  } { { "Sync_parts/gray_to_binary_sync.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/gray_to_binary_sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_parts/binary_to_gray_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_parts/binary_to_gray_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_gray-rtl " "Found design unit 1: bin_to_gray-rtl" {  } { { "Sync_parts/binary_to_gray_sync.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/binary_to_gray_sync.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063378 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_gray " "Found entity 1: bin_to_gray" {  } { { "Sync_parts/binary_to_gray_sync.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/binary_to_gray_sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_4_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file proj_4_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proj_4_pkg " "Found design unit 1: proj_4_pkg" {  } { { "proj_4_pkg.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "producer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file producer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 producer-behavior " "Found design unit 1: producer-behavior" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063382 ""} { "Info" "ISGN_ENTITY_NAME" "1 producer " "Found entity 1: producer" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_10-SYN " "Found design unit 1: clock_10-SYN" {  } { { "clock_10.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/clock_10.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063385 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_10 " "Found entity 1: clock_10" {  } { { "clock_10.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/clock_10.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "consumer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file consumer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 consumer-behavior " "Found design unit 1: consumer-behavior" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063387 ""} { "Info" "ISGN_ENTITY_NAME" "1 consumer " "Found entity 1: consumer" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063387 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "proj_4 " "Elaborating entity \"proj_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702349063478 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_b proj_4.vhd(30) " "Verilog HDL or VHDL warning at proj_4.vhd(30): object \"data_b\" assigned a value but never read" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702349063481 "|proj_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_10 clock_10:clock_10_inst " "Elaborating entity \"clock_10\" for hierarchy \"clock_10:clock_10_inst\"" {  } { { "proj_4.vhd" "clock_10_inst" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702349063520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_10:clock_10_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_10:clock_10_inst\|altpll:altpll_component\"" {  } { { "clock_10.vhd" "altpll_component" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/clock_10.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702349063601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_10:clock_10_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_10:clock_10_inst\|altpll:altpll_component\"" {  } { { "clock_10.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/clock_10.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702349063604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_10:clock_10_inst\|altpll:altpll_component " "Instantiated megafunction \"clock_10:clock_10_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_10 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702349063605 ""}  } { { "clock_10.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/clock_10.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702349063605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_10_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_10_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_10_altpll " "Found entity 1: clock_10_altpll" {  } { { "db/clock_10_altpll.v" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/db/clock_10_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702349063709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_10_altpll clock_10:clock_10_inst\|altpll:altpll_component\|clock_10_altpll:auto_generated " "Elaborating entity \"clock_10_altpll\" for hierarchy \"clock_10:clock_10_inst\|altpll:altpll_component\|clock_10_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702349063710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "producer producer:adc_control " "Elaborating entity \"producer\" for hierarchy \"producer:adc_control\"" {  } { { "proj_4.vhd" "adc_control" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702349063713 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state producer.vhd(103) " "VHDL Process Statement warning at producer.vhd(103): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 103 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702349063714 "|proj_4|producer:adc_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.advance_and_store producer.vhd(103) " "Inferred latch for \"next_state.advance_and_store\" at producer.vhd(103)" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063714 "|proj_4|producer:adc_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.wait_for_head_advance producer.vhd(103) " "Inferred latch for \"next_state.wait_for_head_advance\" at producer.vhd(103)" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063714 "|proj_4|producer:adc_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.wait_for_eoc producer.vhd(103) " "Inferred latch for \"next_state.wait_for_eoc\" at producer.vhd(103)" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063714 "|proj_4|producer:adc_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start producer.vhd(103) " "Inferred latch for \"next_state.start\" at producer.vhd(103)" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063714 "|proj_4|producer:adc_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "max10_adc producer:adc_control\|max10_adc:ADC " "Elaborating entity \"max10_adc\" for hierarchy \"producer:adc_control\|max10_adc:ADC\"" {  } { { "producer.vhd" "ADC" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702349063714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "consumer consumer:segs7_FSM " "Elaborating entity \"consumer\" for hierarchy \"consumer:segs7_FSM\"" {  } { { "proj_4.vhd" "segs7_FSM" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702349063716 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state consumer.vhd(56) " "VHDL Process Statement warning at consumer.vhd(56): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1702349063717 "|proj_4|consumer:segs7_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.advance_tail consumer.vhd(56) " "Inferred latch for \"next_state.advance_tail\" at consumer.vhd(56)" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063717 "|proj_4|consumer:segs7_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.wait_for_tail_advance consumer.vhd(56) " "Inferred latch for \"next_state.wait_for_tail_advance\" at consumer.vhd(56)" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063717 "|proj_4|consumer:segs7_FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start consumer.vhd(56) " "Inferred latch for \"next_state.start\" at consumer.vhd(56)" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349063717 "|proj_4|consumer:segs7_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_stage sync_stage:a_to_b_sync " "Elaborating entity \"sync_stage\" for hierarchy \"sync_stage:a_to_b_sync\"" {  } { { "proj_4.vhd" "a_to_b_sync" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702349063718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_gray sync_stage:a_to_b_sync\|bin_to_gray:b2g " "Elaborating entity \"bin_to_gray\" for hierarchy \"sync_stage:a_to_b_sync\|bin_to_gray:b2g\"" {  } { { "Sync_parts/sync_stage.vhd" "b2g" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/sync_stage.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702349063719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray_to_bin sync_stage:a_to_b_sync\|gray_to_bin:g2b " "Elaborating entity \"gray_to_bin\" for hierarchy \"sync_stage:a_to_b_sync\|gray_to_bin:g2b\"" {  } { { "Sync_parts/sync_stage.vhd" "g2b" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/Sync_parts/sync_stage.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702349063720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TDPDC_RAM TDPDC_RAM:RAM " "Elaborating entity \"TDPDC_RAM\" for hierarchy \"TDPDC_RAM:RAM\"" {  } { { "proj_4.vhd" "RAM" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702349063722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "producer:adc_control\|next_state.advance_and_store_341 " "Latch producer:adc_control\|next_state.advance_and_store_341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA producer:adc_control\|state.wait_for_head_advance " "Ports D and ENA on the latch are fed by the same signal producer:adc_control\|state.wait_for_head_advance" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702349064272 ""}  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 103 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702349064272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "producer:adc_control\|next_state.wait_for_head_advance_351 " "Latch producer:adc_control\|next_state.wait_for_head_advance_351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA producer:adc_control\|state.wait_for_eoc " "Ports D and ENA on the latch are fed by the same signal producer:adc_control\|state.wait_for_eoc" {  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702349064272 ""}  } { { "producer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/producer.vhd" 103 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702349064272 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "digits\[0\].dp VCC " "Pin \"digits\[0\].dp\" is stuck at VCC" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702349064338 "|proj_4|digits[0].dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "digits\[1\].dp VCC " "Pin \"digits\[1\].dp\" is stuck at VCC" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702349064338 "|proj_4|digits[1].dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "digits\[2\].dp VCC " "Pin \"digits\[2\].dp\" is stuck at VCC" {  } { { "proj_4.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/proj_4.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702349064338 "|proj_4|digits[2].dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702349064338 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702349064417 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "consumer:segs7_FSM\|tail_ptr\[11\] High " "Register consumer:segs7_FSM\|tail_ptr\[11\] will power up to High" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 81 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702349064556 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "consumer:segs7_FSM\|tail_ptr\[10\] High " "Register consumer:segs7_FSM\|tail_ptr\[10\] will power up to High" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 81 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702349064556 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "consumer:segs7_FSM\|tail_ptr\[9\] High " "Register consumer:segs7_FSM\|tail_ptr\[9\] will power up to High" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 81 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702349064556 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "consumer:segs7_FSM\|tail_ptr\[8\] High " "Register consumer:segs7_FSM\|tail_ptr\[8\] will power up to High" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 81 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702349064556 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "consumer:segs7_FSM\|tail_ptr\[7\] High " "Register consumer:segs7_FSM\|tail_ptr\[7\] will power up to High" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 81 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702349064556 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "consumer:segs7_FSM\|tail_ptr\[6\] High " "Register consumer:segs7_FSM\|tail_ptr\[6\] will power up to High" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 81 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702349064556 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "consumer:segs7_FSM\|tail_ptr\[5\] High " "Register consumer:segs7_FSM\|tail_ptr\[5\] will power up to High" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 81 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702349064556 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "consumer:segs7_FSM\|tail_ptr\[4\] High " "Register consumer:segs7_FSM\|tail_ptr\[4\] will power up to High" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 81 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702349064556 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "consumer:segs7_FSM\|tail_ptr\[3\] High " "Register consumer:segs7_FSM\|tail_ptr\[3\] will power up to High" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 81 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702349064556 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "consumer:segs7_FSM\|tail_ptr\[2\] High " "Register consumer:segs7_FSM\|tail_ptr\[2\] will power up to High" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 81 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702349064556 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "consumer:segs7_FSM\|tail_ptr\[1\] High " "Register consumer:segs7_FSM\|tail_ptr\[1\] will power up to High" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 81 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702349064556 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "consumer:segs7_FSM\|tail_ptr\[0\] High " "Register consumer:segs7_FSM\|tail_ptr\[0\] will power up to High" {  } { { "consumer.vhd" "" { Text "C:/FPGA/from_git/ADSD_2023/projects/proj_4/consumer.vhd" 81 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1702349064556 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1702349064556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702349065229 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702349065229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "300 " "Implemented 300 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702349065333 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702349065333 ""} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Implemented 271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702349065333 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1702349065333 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702349065333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702349065395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 11 21:44:25 2023 " "Processing ended: Mon Dec 11 21:44:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702349065395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702349065395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702349065395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702349065395 ""}
