

================================================================
== Vivado HLS Report for 'lab3_z2'
================================================================
* Date:           Fri Oct  8 16:13:24 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab3_z2_prj
* Solution:       sol1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   | 6.00 ns | 5.900 ns |   0.10 ns  |
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17153|    17153| 0.103 ms | 0.103 ms |  17153|  17153|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    17152|    17152|        67|          -|          -|   256|    no    |
        | + Loop 1.1  |       64|       64|         4|          -|          -|    16|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|    57|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      3|    166|    49|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    68|    -|
|Register         |        -|      -|    108|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      3|    274|   174|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      7|      1|     2|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |lab3_z2_mul_32s_3bkb_U1  |lab3_z2_mul_32s_3bkb  |        0|      3|  166|  49|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      3|  166|  49|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_127_p2         |     +    |      0|  0|  16|           9|           1|
    |j_fu_144_p2         |     +    |      0|  0|  15|           5|           1|
    |ap_block_state4     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln5_fu_121_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln7_fu_138_p2  |   icmp   |      0|  0|  11|           5|           6|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  57|          29|          19|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|          8|    1|          8|
    |i_0_reg_88     |   9|          2|    9|         18|
    |j_0_reg_110    |   9|          2|    5|         10|
    |macc_0_reg_99  |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          |  68|         14|   47|        100|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |C_I_read_reg_186  |  32|   0|   32|          0|
    |ap_CS_fsm         |   7|   0|    7|          0|
    |i_0_reg_88        |   9|   0|    9|          0|
    |i_reg_158         |   9|   0|    9|          0|
    |j_0_reg_110       |   5|   0|    5|          0|
    |j_reg_181         |   5|   0|    5|          0|
    |macc_0_reg_99     |  32|   0|   32|          0|
    |zext_ln6_reg_163  |   9|   0|   64|         55|
    +------------------+----+----+-----+-----------+
    |Total             | 108|   0|  163|         55|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    lab3_z2   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    lab3_z2   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    lab3_z2   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    lab3_z2   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    lab3_z2   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    lab3_z2   | return value |
|D_I_address0     | out |    8|  ap_memory |      D_I     |     array    |
|D_I_ce0          | out |    1|  ap_memory |      D_I     |     array    |
|D_I_q0           |  in |   32|  ap_memory |      D_I     |     array    |
|C_I_req_din      | out |    1|   ap_bus   |      C_I     |    pointer   |
|C_I_req_full_n   |  in |    1|   ap_bus   |      C_I     |    pointer   |
|C_I_req_write    | out |    1|   ap_bus   |      C_I     |    pointer   |
|C_I_rsp_empty_n  |  in |    1|   ap_bus   |      C_I     |    pointer   |
|C_I_rsp_read     | out |    1|   ap_bus   |      C_I     |    pointer   |
|C_I_address      | out |   32|   ap_bus   |      C_I     |    pointer   |
|C_I_datain       |  in |   32|   ap_bus   |      C_I     |    pointer   |
|C_I_dataout      | out |   32|   ap_bus   |      C_I     |    pointer   |
|C_I_size         | out |   32|   ap_bus   |      C_I     |    pointer   |
|D_O_address0     | out |    8|  ap_memory |      D_O     |     array    |
|D_O_ce0          | out |    1|  ap_memory |      D_O     |     array    |
|D_O_we0          | out |    1|  ap_memory |      D_O     |     array    |
|D_O_d0           | out |   32|  ap_memory |      D_O     |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %D_I) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %C_I) nounwind, !map !13"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x i32]* %D_O) nounwind, !map !19"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @lab3_z2_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %C_I, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [./source/lab3_z2s.c:5]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.66ns)   --->   "br label %1" [./source/lab3_z2s.c:5]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 5.90>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %5 ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.58ns)   --->   "%icmp_ln5 = icmp eq i9 %i_0, -256" [./source/lab3_z2s.c:5]   --->   Operation 15 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.11ns)   --->   "%i = add i9 %i_0, 1" [./source/lab3_z2s.c:5]   --->   Operation 17 'add' 'i' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln5, label %6, label %2" [./source/lab3_z2s.c:5]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i9 %i_0 to i64" [./source/lab3_z2s.c:6]   --->   Operation 19 'zext' 'zext_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%D_I_addr = getelementptr [256 x i32]* %D_I, i64 0, i64 %zext_ln6" [./source/lab3_z2s.c:6]   --->   Operation 20 'getelementptr' 'D_I_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%macc = load i32* %D_I_addr, align 4" [./source/lab3_z2s.c:6]   --->   Operation 21 'load' 'macc' <Predicate = (!icmp_ln5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 22 [2/2] (5.90ns)   --->   "%C_I_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %C_I, i32 16) nounwind" [./source/lab3_z2s.c:8]   --->   Operation 22 'readreq' 'C_I_rd_req' <Predicate = (!icmp_ln5)> <Delay = 5.90> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [./source/lab3_z2s.c:12]   --->   Operation 23 'ret' <Predicate = (icmp_ln5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.90>
ST_3 : Operation 24 [1/2] (3.25ns)   --->   "%macc = load i32* %D_I_addr, align 4" [./source/lab3_z2s.c:6]   --->   Operation 24 'load' 'macc' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 25 [1/2] (5.90ns)   --->   "%C_I_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %C_I, i32 16) nounwind" [./source/lab3_z2s.c:8]   --->   Operation 25 'readreq' 'C_I_rd_req' <Predicate = true> <Delay = 5.90> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 26 [1/1] (1.66ns)   --->   "br label %3" [./source/lab3_z2s.c:7]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.66>

State 4 <SV = 3> <Delay = 5.90>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%macc_0 = phi i32 [ %macc, %2 ], [ %macc_1, %4 ]"   --->   Operation 27 'phi' 'macc_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %2 ], [ %j, %4 ]"   --->   Operation 28 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.44ns)   --->   "%icmp_ln7 = icmp eq i5 %j_0, -16" [./source/lab3_z2s.c:7]   --->   Operation 29 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 30 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.86ns)   --->   "%j = add i5 %j_0, 1" [./source/lab3_z2s.c:7]   --->   Operation 31 'add' 'j' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %5, label %4" [./source/lab3_z2s.c:7]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (5.90ns)   --->   "%C_I_read = call i32 @_ssdm_op_Read.ap_bus.i32P(i32* %C_I) nounwind" [./source/lab3_z2s.c:8]   --->   Operation 33 'read' 'C_I_read' <Predicate = (!icmp_ln7)> <Delay = 5.90> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%D_O_addr = getelementptr [256 x i32]* %D_O, i64 0, i64 %zext_ln6" [./source/lab3_z2s.c:10]   --->   Operation 34 'getelementptr' 'D_O_addr' <Predicate = (icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (3.25ns)   --->   "store i32 %macc_0, i32* %D_O_addr, align 4" [./source/lab3_z2s.c:10]   --->   Operation 35 'store' <Predicate = (icmp_ln7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [./source/lab3_z2s.c:5]   --->   Operation 36 'br' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.69>
ST_5 : Operation 37 [3/3] (5.69ns)   --->   "%macc_1 = mul nsw i32 %C_I_read, %macc_0" [./source/lab3_z2s.c:8]   --->   Operation 37 'mul' 'macc_1' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.69>
ST_6 : Operation 38 [2/3] (5.69ns)   --->   "%macc_1 = mul nsw i32 %C_I_read, %macc_0" [./source/lab3_z2s.c:8]   --->   Operation 38 'mul' 'macc_1' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.69>
ST_7 : Operation 39 [1/3] (5.69ns)   --->   "%macc_1 = mul nsw i32 %C_I_read, %macc_0" [./source/lab3_z2s.c:8]   --->   Operation 39 'mul' 'macc_1' <Predicate = true> <Delay = 5.69> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "br label %3" [./source/lab3_z2s.c:7]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ D_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ D_O]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
specinterface_ln5 (specinterface    ) [ 00000000]
br_ln5            (br               ) [ 01111111]
i_0               (phi              ) [ 00100000]
icmp_ln5          (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
i                 (add              ) [ 01111111]
br_ln5            (br               ) [ 00000000]
zext_ln6          (zext             ) [ 00011111]
D_I_addr          (getelementptr    ) [ 00010000]
ret_ln12          (ret              ) [ 00000000]
macc              (load             ) [ 00111111]
C_I_rd_req        (readreq          ) [ 00000000]
br_ln7            (br               ) [ 00111111]
macc_0            (phi              ) [ 00001111]
j_0               (phi              ) [ 00001000]
icmp_ln7          (icmp             ) [ 00111111]
empty_2           (speclooptripcount) [ 00000000]
j                 (add              ) [ 00111111]
br_ln7            (br               ) [ 00000000]
C_I_read          (read             ) [ 00000111]
D_O_addr          (getelementptr    ) [ 00000000]
store_ln10        (store            ) [ 00000000]
br_ln5            (br               ) [ 01111111]
macc_1            (mul              ) [ 00111111]
br_ln7            (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="D_I">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_I"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="D_O">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D_O"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lab3_z2_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="grp_readreq_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="6" slack="0"/>
<pin id="52" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="C_I_rd_req/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="C_I_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_I_read/4 "/>
</bind>
</comp>

<comp id="62" class="1004" name="D_I_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="9" slack="0"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_I_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="macc/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="D_O_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="9" slack="2"/>
<pin id="79" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="D_O_addr/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln10_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/4 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_0_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="1"/>
<pin id="90" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_0_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="9" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="macc_0_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="macc_0 (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="macc_0_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="32" slack="1"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="macc_0/4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="j_0_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="1"/>
<pin id="112" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="j_0_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln5_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="9" slack="0"/>
<pin id="123" dir="0" index="1" bw="9" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln5/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln6_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln7_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="5" slack="0"/>
<pin id="140" dir="0" index="1" bw="5" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="j_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="0" index="1" bw="32" slack="1"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="macc_1/5 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="163" class="1005" name="zext_ln6_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="2"/>
<pin id="165" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln6 "/>
</bind>
</comp>

<comp id="168" class="1005" name="D_I_addr_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="D_I_addr "/>
</bind>
</comp>

<comp id="173" class="1005" name="macc_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="macc "/>
</bind>
</comp>

<comp id="181" class="1005" name="j_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="186" class="1005" name="C_I_read_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_I_read "/>
</bind>
</comp>

<comp id="191" class="1005" name="macc_1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="macc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="34" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="36" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="60"><net_src comp="46" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="32" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="108"><net_src comp="102" pin="4"/><net_sink comp="82" pin=1"/></net>

<net id="109"><net_src comp="102" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="113"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="92" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="92" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="92" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="142"><net_src comp="114" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="114" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="99" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="127" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="166"><net_src comp="133" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="171"><net_src comp="62" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="176"><net_src comp="69" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="184"><net_src comp="144" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="189"><net_src comp="56" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="194"><net_src comp="150" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="102" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: D_O | {4 }
 - Input state : 
	Port: lab3_z2 : D_I | {2 3 }
	Port: lab3_z2 : C_I | {2 3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln5 : 1
		i : 1
		br_ln5 : 2
		zext_ln6 : 1
		D_I_addr : 2
		macc : 3
	State 3
	State 4
		icmp_ln7 : 1
		j : 1
		br_ln7 : 2
		store_ln10 : 1
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_150     |    3    |   166   |    49   |
|----------|---------------------|---------|---------|---------|
|    add   |       i_fu_127      |    0    |    0    |    16   |
|          |       j_fu_144      |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln5_fu_121   |    0    |    0    |    13   |
|          |   icmp_ln7_fu_138   |    0    |    0    |    11   |
|----------|---------------------|---------|---------|---------|
|  readreq |  grp_readreq_fu_48  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   read   | C_I_read_read_fu_56 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |   zext_ln6_fu_133   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    3    |   166   |   104   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|C_I_read_reg_186|   32   |
|D_I_addr_reg_168|    8   |
|   i_0_reg_88   |    9   |
|    i_reg_158   |    9   |
|   j_0_reg_110  |    5   |
|    j_reg_181   |    5   |
|  macc_0_reg_99 |   32   |
| macc_1_reg_191 |   32   |
|  macc_reg_173  |   32   |
|zext_ln6_reg_163|   64   |
+----------------+--------+
|      Total     |   228  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||  1.664  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   166  |   104  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   228  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   394  |   113  |
+-----------+--------+--------+--------+--------+
