Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/RicardoWin7/Documents/git/TOC/practica2/practica2/tb_isim_beh.exe -prj C:/Users/RicardoWin7/Documents/git/TOC/practica2/practica2/tb_beh.prj work.tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica2/practica2/reflejo.vhd" into library work
Parsing VHDL file "C:/Users/RicardoWin7/Documents/git/TOC/practica2/practica2/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity reflejo [reflejo_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable C:/Users/RicardoWin7/Documents/git/TOC/practica2/practica2/tb_isim_beh.exe
Fuse Memory Usage: 28340 KB
Fuse CPU Usage: 483 ms
