INFO:sim:172 - Generating IP...
Resolving generics for 'TANK_LEFT'...
Applying external generics to 'TANK_LEFT'...
Delivering associated files for 'TANK_LEFT'...
Delivering EJava files for 'TANK_LEFT'...
Generating implementation netlist for 'TANK_LEFT'...
INFO:sim - Pre-processing HDL files for 'TANK_LEFT'...
Running synthesis for 'TANK_LEFT'
Running ngcbuild...
Writing VEO instantiation template for 'TANK_LEFT'...
Writing Verilog behavioral simulation model for 'TANK_LEFT'...
WARNING:sim - Overwriting existing file
   D:/code/Xilinx-ISE/code/Project/TankWar/IPCore/TANK_LEFT/tmp/_cg/TANK_LEFT/do
   c/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
D:/code/Xilinx-ISE/code/Project/TankWar/IPCore/TANK_LEFT/tmp/_cg/TANK_LEFT
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'TANK_LEFT'...
Generating metadata file...
Generating ISE project file for 'TANK_LEFT'...
Generating ISE project...
XCO file found: TANK_LEFT.xco
XMDF file found: TANK_LEFT_xmdf.tcl
Adding
D:/code/Xilinx-ISE/code/Project/TankWar/IPCore/TANK_LEFT/tmp/_cg/TANK_LEFT.asy
-view all -origin_type imported
Adding
D:/code/Xilinx-ISE/code/Project/TankWar/IPCore/TANK_LEFT/tmp/_cg/TANK_LEFT.ngc
-view all -origin_type created
Checking file
"D:/code/Xilinx-ISE/code/Project/TankWar/IPCore/TANK_LEFT/tmp/_cg/TANK_LEFT.ngc"
for project device match ...
File
"D:/code/Xilinx-ISE/code/Project/TankWar/IPCore/TANK_LEFT/tmp/_cg/TANK_LEFT.ngc"
device information matches project device.
Adding
D:/code/Xilinx-ISE/code/Project/TankWar/IPCore/TANK_LEFT/tmp/_cg/TANK_LEFT.sym
-view all -origin_type imported
Adding
D:/code/Xilinx-ISE/code/Project/TankWar/IPCore/TANK_LEFT/tmp/_cg/TANK_LEFT.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/code/Xilinx-ISE/code/Project/TankWar/IPCore/TANK_LEFT/tmp/_cg/TANK_LEFT.v
   " into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/code/Xilinx-ISE/code/Project/TankWar/IPCore/TANK_LEFT/tmp/_cg/TANK_LEFT.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/TANK_LEFT"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'TANK_LEFT'.
