# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1550 0.001024 1024 0 1560 16320 0.854528 30.2346 26.3581 57.5025 57.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1550 0.001024 1024 0 1560 16344 0.856704 36.9781 26.338 64.2262 64.2804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1550 0.001024 1024 0 1560 16320 0.854016 38.7605 26.3845 66.0515 66.1032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1550 0.001024 1024 0 1560 16320 0.857344 35.7524 26.3401 63.0015 63.0559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1550 0.001024 1024 0 1560 16300 0.856608 36.1304 26.4012 63.4397 63.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1550 0.001024 1024 0 1560 16240 0.851392 36.8292 26.3409 64.073 64.1266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1550 0.001024 1024 0 1560 16200 0.85232 37.2856 26.2168 64.4083 64.4624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1550 0.001024 1024 0 1560 16256 0.854016 36.515 26.2993 63.7214 63.7746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1550 0.001024 1024 0 1560 16128 0.857312 36.0548 26.2716 63.2361 63.2914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1550 0.001024 1024 0 1560 16200 0.851488 39.3277 26.3321 66.5645 66.6173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1550 0.001024 1024 0 1560 16128 0.853728 43.9992 26.2944 71.1977 71.2479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1550 0.001024 1024 0 1560 16384 0.856064 30.76 26.4097 58.0742 58.1297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1550 0.001024 1024 0 1560 16360 0.855232 31.0948 26.3169 58.3181 58.3721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1550 0.001024 1024 0 1560 16368 0.856064 31.2889 26.3335 58.5294 58.5834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1550 0.001024 1024 0 1560 16352 0.851968 31.4278 26.3236 58.6564 58.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1550 0.001024 1024 0 1560 16320 0.856064 32.2109 26.3723 59.4923 59.5456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1550 0.001024 1024 0 1560 16344 0.8552 37.2654 26.4043 64.5763 64.6335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1550 0.001024 1024 0 1560 16320 0.856448 36.6687 26.3804 63.9579 64.0123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1550 0.001024 1024 0 1560 16320 0.8568 38.8388 26.4237 66.1709 66.2241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1550 0.001024 1024 0 1560 16300 0.85248 39.4377 26.4003 66.7418 66.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1550 0.001024 1024 0 1560 16240 0.851648 38.8499 26.2461 66.0013 66.0552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1550 0.001024 1024 0 1560 16200 0.851584 38.6818 26.2751 65.8574 65.9108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1550 0.001024 1024 0 1560 16256 0.855456 36.8485 26.2755 64.0341 64.0868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1550 0.001024 1024 0 1560 16128 0.84992 40.1218 26.2853 67.3084 67.3617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1550 0.001024 1024 0 1560 16200 0.852 43.1741 26.3866 70.4661 70.5208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1550 0.001024 1024 0 1560 16128 0.853792 39.2951 26.3013 66.5008 66.5553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1550 0.001024 1024 0 1560 16384 0.856384 29.1636 26.4241 56.4937 56.5476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1550 0.001024 1024 0 1560 16360 0.858112 32.7926 26.3227 60.025 60.0781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1550 0.001024 1024 0 1560 16368 0.857568 31.0192 26.3132 58.2413 58.2954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1550 0.001024 1024 0 1560 16352 0.85232 31.4942 26.3033 58.703 58.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1550 0.001024 1024 0 1560 16320 0.853536 30.7692 26.3031 57.9787 58.0336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1550 0.001024 1024 0 1560 16344 0.85664 39.5756 26.3395 66.8263 66.8818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1550 0.001024 1024 0 1560 16272 0.858112 28.0321 26.3357 55.2794 55.3322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1550 0.001024 1024 0 1560 16320 0.856128 39.3605 26.3983 66.6665 66.7196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1550 0.001024 1024 0 1560 16160 0.854112 27.0111 26.2918 54.2085 54.2625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1550 0.001024 1024 0 1560 16320 0.854752 36.348 26.3084 63.5688 63.6213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1550 0.001024 1024 0 1560 16128 0.854016 25.5525 26.2063 52.6664 52.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1550 0.001024 1024 0 1560 16300 0.851968 37.0836 26.3996 64.3854 64.4422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1550 0.001024 1024 0 1560 16200 0.854176 26.3598 26.3998 53.6658 53.7192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1550 0.001024 1024 0 1560 16240 0.853376 46.2511 26.2521 73.4078 73.4618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1550 0.001024 1024 0 1560 16128 0.85168 29.7123 26.3289 56.9451 56.9999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1550 0.001024 1024 0 1560 16200 0.85344 44.7728 26.1841 71.8634 71.9176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1550 0.001024 1024 0 1560 16080 0.850592 30.3916 26.2909 57.5867 57.6388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1550 0.001024 1024 0 1560 16256 0.854368 43.9706 26.3716 71.2524 71.3047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1550 0.001024 1024 0 1560 16128 0.858368 29.7808 26.2752 56.9691 57.0244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1550 0.001024 1024 0 1560 16128 0.852544 38.5952 27.2036 66.704 66.7585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1550 0.001024 1024 0 1560 15744 0.846464 26.0005 26.0359 52.9334 52.9891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1550 0.001024 1024 0 1560 16200 0.854016 40.8487 26.393 68.147 68.2025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1550 0.001024 1024 0 1560 16000 0.854112 29.1362 26.4002 56.4438 56.4942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1550 0.001024 1024 0 1560 16384 0.857728 29.3107 26.343 56.56 56.6141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1550 0.001024 1024 0 1560 16360 0.855072 30.867 26.3175 58.0915 58.1466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1550 0.001024 1024 0 1560 16368 0.857056 30.6053 26.4111 57.9238 57.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1550 0.001024 1024 0 1560 16320 0.85552 20.4403 26.4039 47.7509 47.8088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1550 0.001024 1024 0 1560 16352 0.854208 35.0388 26.3948 62.3393 62.3933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1550 0.001024 1024 0 1560 16240 0.851488 22.9371 26.2548 50.0944 50.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1550 0.001024 1024 0 1560 16320 0.856064 33.4973 26.2718 60.6773 60.7314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1550 0.001024 1024 0 1560 16256 0.853888 21.9332 26.3603 49.2004 49.2526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1550 0.001024 1024 0 1560 16344 0.854528 37.9952 26.423 65.3234 65.3784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1550 0.001024 1024 0 1560 16272 0.856672 27.3183 26.3455 54.571 54.6328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1550 0.001024 1024 0 1560 16320 0.8544 36.6179 26.316 63.8415 63.8937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1550 0.001024 1024 0 1560 16160 0.85328 25.7741 26.2106 52.8902 52.9477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1550 0.001024 1024 0 1560 16320 0.854048 44.7506 26.3327 71.9925 72.0461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1550 0.001024 1024 0 1560 16128 0.854016 28.8325 26.2059 55.9421 55.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1550 0.001024 1024 0 1560 16300 0.853184 44.711 26.3842 71.9995 72.0525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1550 0.001024 1024 0 1560 16200 0.853824 30.4724 26.2934 57.6709 57.7266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1550 0.001024 1024 0 1560 16240 0.84992 42.8974 26.2578 70.0562 70.1109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1550 0.001024 1024 0 1560 16128 0.851552 28.495 26.4809 55.8796 55.9331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1550 0.001024 1024 0 1560 16200 0.854016 40.274 26.2724 67.4531 67.5082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1550 0.001024 1024 0 1560 16080 0.851968 28.1708 26.1865 55.2621 55.3185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1550 0.001024 1024 0 1560 16256 0.854368 39.3849 26.2741 66.5667 66.6194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1550 0.001024 1024 0 1560 16128 0.855008 27.573 26.2765 54.7589 54.8116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1550 0.001024 1024 0 1575 16352 0.856064 32.9588 26.3427 60.2085 60.2623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1550 0.001024 1024 0 1575 16320 0.855328 29.9048 26.3687 57.1808 57.2334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1550 0.001024 1024 0 1575 16240 0.853344 19.583 26.3148 46.8035 46.8591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1550 0.001024 1024 0 1575 16320 0.856064 32.0492 26.2937 59.2528 59.3073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1550 0.001024 1024 0 1575 16224 0.852768 21.3135 26.2465 48.4646 48.5208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1550 0.001024 1024 0 1575 16296 0.853792 33.9604 26.2743 61.14 61.1942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1550 0.001024 1024 0 1575 16240 0.85232 22.2103 26.2955 49.4124 49.4631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1550 0.001024 1024 0 1575 16320 0.857728 34.1747 26.3179 61.4028 61.4573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1550 0.001024 1024 0 1575 16256 0.854848 22.8875 26.3347 50.1296 50.1876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1550 0.001024 1024 0 1575 16272 0.85392 38.962 26.3652 66.2343 66.2892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1550 0.001024 1024 0 1575 16128 0.851744 27.5004 26.2516 54.6564 54.7096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1550 0.001024 1024 0 1575 16240 0.85376 37.0079 26.3146 64.2294 64.2826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1550 0.001024 1024 0 1575 16160 0.85248 26.1616 26.2532 53.3176 53.3733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1550 0.001024 1024 0 1575 16224 0.853792 44.3898 26.2557 71.5516 71.6069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1550 0.001024 1024 0 1575 16128 0.852288 29.1647 26.2552 56.3255 56.3795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1550 0.001024 1024 0 1575 16200 0.851616 45.5178 26.2868 72.7082 72.7634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1550 0.001024 1024 0 1575 16000 0.84992 30.4662 26.0823 57.4517 57.5038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1550 0.001024 1024 0 1575 16240 0.853952 41.7731 26.3051 68.9828 69.0396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1550 0.001024 1024 0 1575 16128 0.852128 28.0826 26.3016 55.2867 55.3431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1550 0.001024 1024 0 1575 16200 0.851968 40.1778 26.2548 67.3357 67.3897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1550 0.001024 1024 0 1575 16080 0.85008 28.2458 26.2491 55.398 55.4516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1550 0.001024 1024 0 1575 16256 0.854016 40.847 26.3178 68.073 68.1264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1550 0.001024 1024 0 1575 16128 0.856064 27.974 26.3386 55.2201 55.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1550 0.001024 1024 0 1568 16352 0.85552 29.0175 26.3183 56.2427 56.2966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1550 0.001024 1024 0 1568 16320 0.855392 19.1125 26.3218 46.3409 46.3966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1550 0.001024 1024 0 1568 16360 0.856064 30.0175 26.3383 57.2648 57.3193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1550 0.001024 1024 0 1568 16320 0.858112 20.0028 26.346 47.2574 47.3111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1550 0.001024 1024 0 1568 16320 0.857184 33.2412 26.3609 60.5103 60.5635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1550 0.001024 1024 0 1568 16224 0.855232 20.7606 26.3146 47.9816 48.0379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1550 0.001024 1024 0 1568 16352 0.856608 31.3608 26.3572 58.6269 58.6803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1550 0.001024 1024 0 1568 16240 0.852128 20.4083 26.2804 47.5949 47.6526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1550 0.001024 1024 0 1568 16128 0.84992 17.2731 26.1964 44.3725 44.4252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1550 0.001024 1024 0 1568 16320 0.854752 31.6887 26.3223 58.9182 58.9709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1550 0.001024 1024 0 1568 16256 0.854016 20.9926 26.3827 48.2799 48.3326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1550 0.001024 1024 0 1568 16128 0.854144 17.511 26.2342 44.6512 44.7052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1550 0.001024 1024 0 1568 16272 0.85568 44.8533 26.3295 72.0906 72.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1550 0.001024 1024 0 1568 16128 0.852992 28.8081 26.1393 55.8537 55.9079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1550 0.001024 1024 0 1568 15984 0.8456 24.2043 26.1419 51.2435 51.2977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1550 0.001024 1024 0 1568 16320 0.857248 43.7846 26.3148 71.0061 71.0609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1550 0.001024 1024 0 1568 16160 0.853984 29.561 26.2329 56.6975 56.7501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1550 0.001024 1024 0 1568 16080 0.850528 23.6913 26.313 50.9066 50.9584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1550 0.001024 1024 0 1568 16224 0.856 38.5556 26.2343 65.6961 65.7487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1550 0.001024 1024 0 1568 16128 0.85392 26.9632 26.2086 54.0777 54.1347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1550 0.001024 1024 0 1568 15840 0.85008 23.685 25.9776 50.5652 50.6204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1550 0.001024 1024 0 1568 16300 0.85424 40.6217 26.4198 67.9499 68.0027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1550 0.001024 1024 0 1568 16200 0.854016 27.9038 26.4227 55.2354 55.2878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1550 0.001024 1024 0 1568 15900 0.847392 24.003 26.1512 51.0571 51.1119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1550 0.001024 1024 0 1568 16240 0.851616 38.4167 26.2857 65.6059 65.6607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1550 0.001024 1024 0 1568 16128 0.851968 27.2019 26.2766 54.3829 54.4399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1550 0.001024 1024 0 1568 15792 0.845824 22.806 26.0365 49.7413 49.7951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1550 0.001024 1024 0 1568 16200 0.8536 39.2749 26.297 66.4779 66.5315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1550 0.001024 1024 0 1568 16080 0.851968 27.3281 26.2113 54.442 54.4969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1550 0.001024 1024 0 1568 15840 0.84992 22.925 26.1332 49.9607 50.0142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1550 0.001024 1024 0 1568 16256 0.85488 37.9494 26.3878 65.2468 65.3005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1550 0.001024 1024 0 1568 16128 0.855488 28.1258 26.3121 55.3441 55.3984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1550 0.001024 1024 0 1568 15744 0.846016 22.8923 25.9738 49.7642 49.8185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1550 0.001024 1024 0 1560 16384 0.857248 29.7472 26.4038 57.0618 57.1156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1550 0.001024 1024 0 1560 16320 0.856 19.7654 26.3021 46.9753 47.0282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1550 0.001024 1024 0 1560 16360 0.854816 32.8711 26.2907 60.068 60.1211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1550 0.001024 1024 0 1560 16320 0.856416 21.9735 26.4039 49.29 49.3424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1550 0.001024 1024 0 1560 16200 0.854304 18.2055 26.2152 45.3255 45.3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1550 0.001024 1024 0 1560 16368 0.855488 31.2651 26.3402 58.5132 58.5665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1550 0.001024 1024 0 1560 16320 0.8592 20.4186 26.3444 47.6732 47.7272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1550 0.001024 1024 0 1560 16272 0.854016 17.0804 26.4179 44.4032 44.4557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1550 0.001024 1024 0 1560 16352 0.854752 41.8775 26.306 69.0898 69.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1550 0.001024 1024 0 1560 16240 0.850816 26.8019 26.2325 53.9372 53.9919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1550 0.001024 1024 0 1560 16128 0.850688 22.9519 26.1581 50.0129 50.0675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1550 0.001024 1024 0 1560 16320 0.855296 40.0752 26.296 67.2779 67.3321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1550 0.001024 1024 0 1560 16256 0.857408 25.5732 26.2996 52.783 52.8375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1550 0.001024 1024 0 1560 16128 0.853568 20.7815 26.2113 47.8978 47.9519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1550 0.001024 1024 0 1560 16344 0.856064 40.5463 26.4141 67.8719 67.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1550 0.001024 1024 0 1560 16272 0.856064 28.2228 26.343 55.4731 55.5256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1550 0.001024 1024 0 1560 16200 0.853952 24.8791 26.3333 52.1164 52.1708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1550 0.001024 1024 0 1560 16128 0.856992 22.3232 26.4036 49.6374 49.6906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1550 0.001024 1024 0 1560 16320 0.855712 39.864 26.3821 67.1529 67.2069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1550 0.001024 1024 0 1560 16160 0.852896 27.4727 26.2063 54.5835 54.6363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1550 0.001024 1024 0 1560 16080 0.851968 24.109 26.2159 51.2266 51.2821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1550 0.001024 1024 0 1560 16000 0.856064 21.6041 26.2724 48.7842 48.8399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1550 0.001024 1024 0 1560 16320 0.855744 38.4182 26.342 65.6676 65.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1550 0.001024 1024 0 1560 16128 0.855072 26.5974 26.2091 53.7143 53.7718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1550 0.001024 1024 0 1560 16128 0.860288 22.9045 26.3615 50.1815 50.2373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1550 0.001024 1024 0 1560 15744 0.847872 20.6123 25.9506 47.4626 47.5177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1550 0.001024 1024 0 1560 16300 0.854016 38.7333 26.4009 66.0408 66.0949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1550 0.001024 1024 0 1560 16200 0.854016 28.6746 26.3836 55.9616 56.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1550 0.001024 1024 0 1560 15900 0.848064 23.3656 26.1123 50.3786 50.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1550 0.001024 1024 0 1560 16000 0.853504 22.0456 26.314 49.2651 49.3195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1550 0.001024 1024 0 1584 16320 0.85456 33.2742 26.2984 60.4797 60.5346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1550 0.001024 1024 0 1584 16256 0.854304 20.8756 26.3481 48.1269 48.1811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1550 0.001024 1024 0 1584 16224 0.852992 17.4387 26.2758 44.619 44.6719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1550 0.001024 1024 0 1584 16320 0.854016 31.5802 26.3032 58.7916 58.8452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1550 0.001024 1024 0 1584 16240 0.854016 20.6028 26.3589 47.869 47.9253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1550 0.001024 1024 0 1584 16200 0.84992 17.2062 26.3415 44.4529 44.5072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1550 0.001024 1024 0 1584 16320 0.854688 41.655 26.3154 68.8764 68.9295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1550 0.001024 1024 0 1584 16224 0.854016 26.4195 26.2563 53.5803 53.6371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1550 0.001024 1024 0 1584 16128 0.853216 22.4811 26.212 49.5974 49.6476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1550 0.001024 1024 0 1584 16128 0.8552 19.0577 26.2762 46.2409 46.2942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1550 0.001024 1024 0 1584 16296 0.851968 40.4722 26.3828 67.7597 67.8113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1550 0.001024 1024 0 1584 16240 0.854016 25.7329 26.327 52.9654 53.0228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1550 0.001024 1024 0 1584 16128 0.852256 21.2872 26.3074 48.4966 48.5512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1550 0.001024 1024 0 1584 16128 0.853536 18.8621 26.3983 46.166 46.2208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1550 0.001024 1024 0 1584 16256 0.853952 38.1727 26.2791 65.3558 65.4091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1550 0.001024 1024 0 1584 16128 0.852896 24.9234 26.1925 52.0204 52.0746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1550 0.001024 1024 0 1584 16128 0.853792 20.6356 26.2552 47.7947 47.8477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1550 0.001024 1024 0 1584 15872 0.848192 18.4944 26.0191 45.4124 45.4654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1550 0.001024 1024 0 1584 16272 0.852672 38.953 26.3053 66.1655 66.2185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1550 0.001024 1024 0 1584 16128 0.854176 27.4281 26.2062 54.5398 54.5959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1550 0.001024 1024 0 1584 15984 0.848032 23.5051 26.1927 50.5973 50.6508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1550 0.001024 1024 0 1584 15840 0.85392 21.873 26.0234 48.8007 48.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1550 0.001024 1024 0 1584 16240 0.855552 39.0249 26.3516 66.2859 66.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1550 0.001024 1024 0 1584 16160 0.852192 27.3347 26.3405 54.5801 54.6339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1550 0.001024 1024 0 1584 16080 0.853696 23.2334 26.3412 50.4801 50.5364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1550 0.001024 1024 0 1584 16000 0.8536 21.6598 26.3615 48.925 48.9801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1550 0.001024 1024 0 1600 16288 0.855552 33.4196 26.4011 60.7311 60.7834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1550 0.001024 1024 0 1600 16256 0.854688 22.3359 26.4041 49.6478 49.7026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1550 0.001024 1024 0 1600 16224 0.855168 18.5535 26.395 45.8549 45.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1550 0.001024 1024 0 1600 16280 0.854016 31.5263 26.4619 58.8957 58.9491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1550 0.001024 1024 0 1600 16240 0.857856 20.7585 26.4012 48.0686 48.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1550 0.001024 1024 0 1600 16200 0.85184 17.469 26.2913 44.6661 44.7181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1550 0.001024 1024 0 1600 16160 0.856192 15.3534 26.2861 42.5468 42.6008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1550 0.001024 1024 0 1600 16272 0.854784 41.7195 26.385 69.0144 69.0667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1550 0.001024 1024 0 1600 16224 0.854016 26.283 26.3068 53.4952 53.5497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1550 0.001024 1024 0 1600 16128 0.854016 21.8923 26.2582 49.0581 49.1074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1550 0.001024 1024 0 1600 16128 0.856128 19.0733 26.3143 46.2954 46.3503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1550 0.001024 1024 0 1600 16240 0.852 39.9807 26.2901 67.1732 67.2291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1550 0.001024 1024 0 1600 16128 0.850624 25.4135 26.2133 52.5304 52.5885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1550 0.001024 1024 0 1600 16128 0.851968 21.2398 26.2896 48.4364 48.4902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1550 0.001024 1024 0 1600 15904 0.847488 18.4733 26.1241 45.4968 45.5503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1550 0.001024 1024 0 1600 16256 0.856064 37.4702 26.2894 64.6676 64.7188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1550 0.001024 1024 0 1600 16128 0.851968 25.2287 26.3122 52.4447 52.4979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1550 0.001024 1024 0 1600 16128 0.856064 21.4274 26.9976 49.3326 49.3855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1550 0.001024 1024 0 1600 15872 0.847872 19.0706 26.1406 46.1096 46.1619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1550 0.001024 1024 0 1600 16272 0.855968 41.1571 26.3559 68.4232 68.4769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1550 0.001024 1024 0 1600 16128 0.853888 28.4652 26.2452 55.6159 55.6707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1550 0.001024 1024 0 1600 15984 0.84976 24.3215 26.1582 51.3805 51.4334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1550 0.001024 1024 0 1600 15840 0.84992 22.409 26.0603 49.3708 49.4244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1550 0.001024 1024 0 1600 15840 0.851616 21.3555 26.152 48.4096 48.4658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1550 0.001024 1024 0 1600 16240 0.855264 39.4461 26.3177 66.6721 66.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1550 0.001024 1024 0 1600 16160 0.854912 28.3405 26.4068 55.6531 55.7048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1550 0.001024 1024 0 1600 16080 0.856064 23.722 26.3232 50.9508 51.0054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1550 0.001024 1024 0 1600 16000 0.853664 22.112 26.317 49.3348 49.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1550 0.001024 1024 0 1600 15600 0.845024 21.4118 25.8916 48.2 48.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1550 0.001024 1024 0 1560 16384 0.856576 30.9018 26.347 58.156 58.2124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1550 0.001024 1024 0 1560 16320 0.856896 20.2793 26.3645 47.5542 47.6099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1550 0.001024 1024 0 1560 16320 0.854656 16.9999 26.3399 44.2466 44.3019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1550 0.001024 1024 0 1560 16256 0.853888 14.8625 26.3834 42.15 42.2054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1550 0.001024 1024 0 1560 16360 0.8584 41.0358 26.3839 68.3281 68.3807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1550 0.001024 1024 0 1560 16320 0.854016 25.819 26.3193 53.0452 53.0985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1550 0.001024 1024 0 1560 16200 0.853312 21.4835 26.2058 48.5928 48.6461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1550 0.001024 1024 0 1560 16160 0.854016 18.5387 26.1938 45.638 45.6921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1550 0.001024 1024 0 1560 16368 0.855136 39.3541 26.3429 66.6041 66.6563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1550 0.001024 1024 0 1560 16320 0.854016 25.0214 26.4093 52.3363 52.3948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1550 0.001024 1024 0 1560 16272 0.852576 20.7469 26.3369 47.987 48.0405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1550 0.001024 1024 0 1560 16128 0.853248 18.3265 26.2105 45.4424 45.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1550 0.001024 1024 0 1560 16080 0.851584 16.1464 26.2116 43.2605 43.3133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1550 0.001024 1024 0 1560 16352 0.852672 36.2452 26.3078 63.4593 63.5142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1550 0.001024 1024 0 1560 16240 0.853152 23.9319 26.3401 51.1757 51.2287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1550 0.001024 1024 0 1560 16128 0.851584 19.9479 26.1515 47.0039 47.0586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1550 0.001024 1024 0 1560 16128 0.850368 17.6153 26.2544 44.774 44.8294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1550 0.001024 1024 0 1560 15960 0.84736 15.3784 26.1692 42.4456 42.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1550 0.001024 1024 0 1560 16320 0.854016 34.8092 26.2973 62.0116 62.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1550 0.001024 1024 0 1560 16256 0.856064 23.7445 26.3617 51.014 51.0693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1550 0.001024 1024 0 1560 16128 0.8536 20.2044 26.2771 47.3871 47.4414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1550 0.001024 1024 0 1560 16128 0.856064 18.0725 26.2934 45.2746 45.3271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1550 0.001024 1024 0 1560 16000 0.85136 16.5082 26.2074 43.6186 43.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1550 0.001024 1024 0 1600 16288 0.854112 30.8405 26.3138 58.0631 58.1162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1550 0.001024 1024 0 1600 16256 0.856064 20.2868 26.4131 47.6071 47.6616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1550 0.001024 1024 0 1600 16224 0.854592 17.0781 26.2869 44.2716 44.3256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1550 0.001024 1024 0 1600 16128 0.8536 14.9361 26.235 42.0761 42.1309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1550 0.001024 1024 0 1600 16280 0.854112 40.7314 26.2867 67.9219 67.9758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1550 0.001024 1024 0 1600 16240 0.855648 25.4011 26.3182 52.6281 52.6869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1550 0.001024 1024 0 1600 16200 0.851712 20.7857 26.3161 48.0056 48.0609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1550 0.001024 1024 0 1600 16160 0.854784 18.7009 26.4007 46.0084 46.0595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1550 0.001024 1024 0 1600 16000 0.84992 16.3662 26.1584 43.4242 43.4806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1550 0.001024 1024 0 1600 16272 0.854752 38.4979 26.2942 65.698 65.7531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1550 0.001024 1024 0 1600 16224 0.857696 24.63 26.322 51.8605 51.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1550 0.001024 1024 0 1600 16128 0.851968 20.3794 26.2556 47.5404 47.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1550 0.001024 1024 0 1600 16128 0.856064 18.0476 26.3163 45.2695 45.3242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1550 0.001024 1024 0 1600 16080 0.853824 15.5944 26.3123 42.8118 42.8647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1550 0.001024 1024 0 1600 16240 0.851968 35.8148 26.2872 63.007 63.0598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1550 0.001024 1024 0 1600 16128 0.850752 23.3336 26.2112 50.4463 50.5018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1550 0.001024 1024 0 1600 16128 0.852352 19.8241 26.2605 46.9905 47.0426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1550 0.001024 1024 0 1600 15904 0.849728 17.4653 26.612 44.9786 45.0336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1550 0.001024 1024 0 1600 15960 0.852544 15.0093 26.2913 42.2029 42.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1550 0.001024 1024 0 1600 16256 0.856096 35.3495 26.3239 62.5812 62.6371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1550 0.001024 1024 0 1600 16128 0.850624 23.7179 26.2349 50.8544 50.9092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1550 0.001024 1024 0 1600 16128 0.855872 19.8922 26.318 47.1153 47.1687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1550 0.001024 1024 0 1600 15872 0.849952 17.2848 26.1411 44.3279 44.3836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1550 0.001024 1024 0 1600 16000 0.857536 16.407 26.384 43.7004 43.7535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1550 0.001024 1024 0 1600 15744 0.848352 15.7013 26.0621 42.6623 42.7169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1550 0.001024 1024 0 1664 16192 0.86016 31.5188 26.3442 58.776 58.8342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1550 0.001024 1024 0 1664 16160 0.854144 35.6861 26.3153 62.9094 62.9613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1550 0.001024 1024 0 1664 16128 0.855488 23.9452 26.2911 51.1451 51.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1550 0.001024 1024 0 1664 16032 0.852832 19.6112 26.3085 46.8242 46.8787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1550 0.001024 1024 0 1664 16000 0.854016 17.1524 26.2958 44.3527 44.4054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1550 0.001024 1024 0 1664 16000 0.853024 16.339 26.34 43.5847 43.6356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1550 0.001024 1024 0 1664 15936 0.852768 14.7333 26.2319 41.8716 41.9264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1550 0.001024 1024 0 1664 15904 0.851968 13.9914 26.2318 41.1264 41.1812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1550 0.001024 1024 0 1664 15872 0.853152 12.9675 26.2316 40.1038 40.1572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1550 0.001024 1024 0 1560 16128 0.856672 12.466 26.3381 39.7123 39.7656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1550 0.001024 1024 0 1600 15904 0.854016 12.6136 26.0674 39.5873 39.6437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1550 0.001024 1024 0 1600 15960 0.84992 12.6868 26.274 39.8633 39.9185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1550 0.001024 1024 0 1584 15960 0.84992 12.4805 26.1333 39.5173 39.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1550 0.001024 1024 0 1568 16256 0.855424 14.2112 26.3304 41.4499 41.5049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1550 0.001024 1024 0 1568 15840 0.851968 19.8554 26.2262 46.9832 47.0368
