Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Mar 05 17:02:23 2017
| Host         : UER-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file my_ledarr_timing_summary_routed.rpt -rpx my_ledarr_timing_summary_routed.rpx
| Design       : my_ledarr
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: f1/f1/SLOWCLOCK_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: f1/f2/Q_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: f1/f3/Q_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.322        0.000                      0                   25        0.263        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.322        0.000                      0                   25        0.263        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 f1/f1/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.676ns  (logic 1.920ns (71.755%)  route 0.756ns (28.245%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.635     5.156    f1/f1/Clock
    SLICE_X0Y11          FDRE                                         r  f1/f1/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  f1/f1/C_reg[1]/Q
                         net (fo=2, routed)           0.756     6.368    f1/f1/C_reg[1]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  f1/f1/C_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    f1/f1/C_reg[0]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  f1/f1/C_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    f1/f1/C_reg[4]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  f1/f1/C_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    f1/f1/C_reg[8]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  f1/f1/C_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    f1/f1/C_reg[12]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  f1/f1/C_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    f1/f1/C_reg[16]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.832 r  f1/f1/C_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.832    f1/f1/C_reg[20]_i_1_n_6
    SLICE_X0Y16          FDRE                                         r  f1/f1/C_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.512    14.853    f1/f1/Clock
    SLICE_X0Y16          FDRE                                         r  f1/f1/C_reg[21]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.062    15.154    f1/f1/C_reg[21]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 f1/f1/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 1.899ns (71.532%)  route 0.756ns (28.468%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.635     5.156    f1/f1/Clock
    SLICE_X0Y11          FDRE                                         r  f1/f1/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  f1/f1/C_reg[1]/Q
                         net (fo=2, routed)           0.756     6.368    f1/f1/C_reg[1]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  f1/f1/C_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    f1/f1/C_reg[0]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  f1/f1/C_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    f1/f1/C_reg[4]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  f1/f1/C_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    f1/f1/C_reg[8]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  f1/f1/C_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    f1/f1/C_reg[12]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  f1/f1/C_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    f1/f1/C_reg[16]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.811 r  f1/f1/C_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.811    f1/f1/C_reg[20]_i_1_n_4
    SLICE_X0Y16          FDRE                                         r  f1/f1/C_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.512    14.853    f1/f1/Clock
    SLICE_X0Y16          FDRE                                         r  f1/f1/C_reg[23]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.062    15.154    f1/f1/C_reg[23]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.417ns  (required time - arrival time)
  Source:                 f1/f1/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 1.825ns (70.715%)  route 0.756ns (29.285%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.635     5.156    f1/f1/Clock
    SLICE_X0Y11          FDRE                                         r  f1/f1/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  f1/f1/C_reg[1]/Q
                         net (fo=2, routed)           0.756     6.368    f1/f1/C_reg[1]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  f1/f1/C_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    f1/f1/C_reg[0]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  f1/f1/C_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    f1/f1/C_reg[4]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  f1/f1/C_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    f1/f1/C_reg[8]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  f1/f1/C_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    f1/f1/C_reg[12]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  f1/f1/C_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    f1/f1/C_reg[16]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.737 r  f1/f1/C_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.737    f1/f1/C_reg[20]_i_1_n_5
    SLICE_X0Y16          FDRE                                         r  f1/f1/C_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.512    14.853    f1/f1/Clock
    SLICE_X0Y16          FDRE                                         r  f1/f1/C_reg[22]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.062    15.154    f1/f1/C_reg[22]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.737    
  -------------------------------------------------------------------
                         slack                                  7.417    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 f1/f1/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 1.809ns (70.533%)  route 0.756ns (29.467%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.635     5.156    f1/f1/Clock
    SLICE_X0Y11          FDRE                                         r  f1/f1/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  f1/f1/C_reg[1]/Q
                         net (fo=2, routed)           0.756     6.368    f1/f1/C_reg[1]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  f1/f1/C_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    f1/f1/C_reg[0]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  f1/f1/C_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    f1/f1/C_reg[4]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  f1/f1/C_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    f1/f1/C_reg[8]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  f1/f1/C_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    f1/f1/C_reg[12]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.498 r  f1/f1/C_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.498    f1/f1/C_reg[16]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.721 r  f1/f1/C_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.721    f1/f1/C_reg[20]_i_1_n_7
    SLICE_X0Y16          FDRE                                         r  f1/f1/C_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.512    14.853    f1/f1/Clock
    SLICE_X0Y16          FDRE                                         r  f1/f1/C_reg[20]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.062    15.154    f1/f1/C_reg[20]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.437ns  (required time - arrival time)
  Source:                 f1/f1/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 1.806ns (70.498%)  route 0.756ns (29.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.635     5.156    f1/f1/Clock
    SLICE_X0Y11          FDRE                                         r  f1/f1/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  f1/f1/C_reg[1]/Q
                         net (fo=2, routed)           0.756     6.368    f1/f1/C_reg[1]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  f1/f1/C_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    f1/f1/C_reg[0]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  f1/f1/C_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    f1/f1/C_reg[4]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  f1/f1/C_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    f1/f1/C_reg[8]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  f1/f1/C_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    f1/f1/C_reg[12]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.718 r  f1/f1/C_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.718    f1/f1/C_reg[16]_i_1_n_6
    SLICE_X0Y15          FDRE                                         r  f1/f1/C_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.513    14.854    f1/f1/Clock
    SLICE_X0Y15          FDRE                                         r  f1/f1/C_reg[17]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.062    15.155    f1/f1/C_reg[17]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  7.437    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 f1/f1/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.785ns (70.254%)  route 0.756ns (29.746%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.635     5.156    f1/f1/Clock
    SLICE_X0Y11          FDRE                                         r  f1/f1/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  f1/f1/C_reg[1]/Q
                         net (fo=2, routed)           0.756     6.368    f1/f1/C_reg[1]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  f1/f1/C_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    f1/f1/C_reg[0]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  f1/f1/C_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    f1/f1/C_reg[4]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  f1/f1/C_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    f1/f1/C_reg[8]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  f1/f1/C_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    f1/f1/C_reg[12]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.697 r  f1/f1/C_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.697    f1/f1/C_reg[16]_i_1_n_4
    SLICE_X0Y15          FDRE                                         r  f1/f1/C_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.513    14.854    f1/f1/Clock
    SLICE_X0Y15          FDRE                                         r  f1/f1/C_reg[19]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.062    15.155    f1/f1/C_reg[19]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.532ns  (required time - arrival time)
  Source:                 f1/f1/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 1.711ns (69.362%)  route 0.756ns (30.638%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.635     5.156    f1/f1/Clock
    SLICE_X0Y11          FDRE                                         r  f1/f1/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  f1/f1/C_reg[1]/Q
                         net (fo=2, routed)           0.756     6.368    f1/f1/C_reg[1]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  f1/f1/C_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    f1/f1/C_reg[0]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  f1/f1/C_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    f1/f1/C_reg[4]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  f1/f1/C_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    f1/f1/C_reg[8]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  f1/f1/C_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    f1/f1/C_reg[12]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.623 r  f1/f1/C_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.623    f1/f1/C_reg[16]_i_1_n_5
    SLICE_X0Y15          FDRE                                         r  f1/f1/C_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.513    14.854    f1/f1/Clock
    SLICE_X0Y15          FDRE                                         r  f1/f1/C_reg[18]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.062    15.155    f1/f1/C_reg[18]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.623    
  -------------------------------------------------------------------
                         slack                                  7.532    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 f1/f1/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 1.695ns (69.162%)  route 0.756ns (30.838%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.635     5.156    f1/f1/Clock
    SLICE_X0Y11          FDRE                                         r  f1/f1/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  f1/f1/C_reg[1]/Q
                         net (fo=2, routed)           0.756     6.368    f1/f1/C_reg[1]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  f1/f1/C_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    f1/f1/C_reg[0]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  f1/f1/C_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    f1/f1/C_reg[4]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  f1/f1/C_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    f1/f1/C_reg[8]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.384 r  f1/f1/C_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.384    f1/f1/C_reg[12]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.607 r  f1/f1/C_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.607    f1/f1/C_reg[16]_i_1_n_7
    SLICE_X0Y15          FDRE                                         r  f1/f1/C_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.513    14.854    f1/f1/Clock
    SLICE_X0Y15          FDRE                                         r  f1/f1/C_reg[16]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.062    15.155    f1/f1/C_reg[16]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 f1/f1/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 1.692ns (69.124%)  route 0.756ns (30.876%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.635     5.156    f1/f1/Clock
    SLICE_X0Y11          FDRE                                         r  f1/f1/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  f1/f1/C_reg[1]/Q
                         net (fo=2, routed)           0.756     6.368    f1/f1/C_reg[1]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  f1/f1/C_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    f1/f1/C_reg[0]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  f1/f1/C_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    f1/f1/C_reg[4]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  f1/f1/C_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    f1/f1/C_reg[8]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.604 r  f1/f1/C_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.604    f1/f1/C_reg[12]_i_1_n_6
    SLICE_X0Y14          FDRE                                         r  f1/f1/C_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.514    14.855    f1/f1/Clock
    SLICE_X0Y14          FDRE                                         r  f1/f1/C_reg[13]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.062    15.156    f1/f1/C_reg[13]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.573ns  (required time - arrival time)
  Source:                 f1/f1/C_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.671ns (68.857%)  route 0.756ns (31.143%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.635     5.156    f1/f1/Clock
    SLICE_X0Y11          FDRE                                         r  f1/f1/C_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  f1/f1/C_reg[1]/Q
                         net (fo=2, routed)           0.756     6.368    f1/f1/C_reg[1]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.042 r  f1/f1/C_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    f1/f1/C_reg[0]_i_1_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  f1/f1/C_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    f1/f1/C_reg[4]_i_1_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.270 r  f1/f1/C_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.270    f1/f1/C_reg[8]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.583 r  f1/f1/C_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.583    f1/f1/C_reg[12]_i_1_n_4
    SLICE_X0Y14          FDRE                                         r  f1/f1/C_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.514    14.855    f1/f1/Clock
    SLICE_X0Y14          FDRE                                         r  f1/f1/C_reg[15]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.062    15.156    f1/f1/C_reg[15]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  7.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 f1/f1/SLOWCLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/SLOWCLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.592     1.475    f1/f1/Clock
    SLICE_X1Y12          FDRE                                         r  f1/f1/SLOWCLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  f1/f1/SLOWCLOCK_reg/Q
                         net (fo=3, routed)           0.168     1.784    f1/f1/SLOWCLOCK
    SLICE_X1Y12          LUT5 (Prop_lut5_I4_O)        0.045     1.829 r  f1/f1/SLOWCLOCK_i_1/O
                         net (fo=1, routed)           0.000     1.829    f1/f1/SLOWCLOCK_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  f1/f1/SLOWCLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     1.989    f1/f1/Clock
    SLICE_X1Y12          FDRE                                         r  f1/f1/SLOWCLOCK_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.091     1.566    f1/f1/SLOWCLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 f1/f1/C_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    f1/f1/Clock
    SLICE_X0Y13          FDRE                                         r  f1/f1/C_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  f1/f1/C_reg[10]/Q
                         net (fo=2, routed)           0.133     1.748    f1/f1/C_reg[10]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  f1/f1/C_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    f1/f1/C_reg[8]_i_1_n_5
    SLICE_X0Y13          FDRE                                         r  f1/f1/C_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    f1/f1/Clock
    SLICE_X0Y13          FDRE                                         r  f1/f1/C_reg[10]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    f1/f1/C_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 f1/f1/C_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    f1/f1/Clock
    SLICE_X0Y14          FDRE                                         r  f1/f1/C_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  f1/f1/C_reg[14]/Q
                         net (fo=2, routed)           0.133     1.748    f1/f1/C_reg[14]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  f1/f1/C_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    f1/f1/C_reg[12]_i_1_n_5
    SLICE_X0Y14          FDRE                                         r  f1/f1/C_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    f1/f1/Clock
    SLICE_X0Y14          FDRE                                         r  f1/f1/C_reg[14]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    f1/f1/C_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 f1/f1/C_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.473    f1/f1/Clock
    SLICE_X0Y16          FDRE                                         r  f1/f1/C_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  f1/f1/C_reg[22]/Q
                         net (fo=2, routed)           0.133     1.747    f1/f1/C_reg[22]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  f1/f1/C_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    f1/f1/C_reg[20]_i_1_n_5
    SLICE_X0Y16          FDRE                                         r  f1/f1/C_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     1.986    f1/f1/Clock
    SLICE_X0Y16          FDRE                                         r  f1/f1/C_reg[22]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    f1/f1/C_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 f1/f1/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.592     1.475    f1/f1/Clock
    SLICE_X0Y12          FDRE                                         r  f1/f1/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  f1/f1/C_reg[6]/Q
                         net (fo=2, routed)           0.134     1.750    f1/f1/C_reg[6]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  f1/f1/C_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    f1/f1/C_reg[4]_i_1_n_5
    SLICE_X0Y12          FDRE                                         r  f1/f1/C_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     1.989    f1/f1/Clock
    SLICE_X0Y12          FDRE                                         r  f1/f1/C_reg[6]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    f1/f1/C_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 f1/f1/C_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    f1/f1/Clock
    SLICE_X0Y15          FDRE                                         r  f1/f1/C_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  f1/f1/C_reg[18]/Q
                         net (fo=2, routed)           0.134     1.749    f1/f1/C_reg[18]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  f1/f1/C_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    f1/f1/C_reg[16]_i_1_n_5
    SLICE_X0Y15          FDRE                                         r  f1/f1/C_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.987    f1/f1/Clock
    SLICE_X0Y15          FDRE                                         r  f1/f1/C_reg[18]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    f1/f1/C_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 f1/f1/C_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    f1/f1/Clock
    SLICE_X0Y13          FDRE                                         r  f1/f1/C_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  f1/f1/C_reg[10]/Q
                         net (fo=2, routed)           0.133     1.748    f1/f1/C_reg[10]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.892 r  f1/f1/C_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    f1/f1/C_reg[8]_i_1_n_4
    SLICE_X0Y13          FDRE                                         r  f1/f1/C_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    f1/f1/Clock
    SLICE_X0Y13          FDRE                                         r  f1/f1/C_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    f1/f1/C_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 f1/f1/C_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.591     1.474    f1/f1/Clock
    SLICE_X0Y14          FDRE                                         r  f1/f1/C_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  f1/f1/C_reg[14]/Q
                         net (fo=2, routed)           0.133     1.748    f1/f1/C_reg[14]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.892 r  f1/f1/C_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    f1/f1/C_reg[12]_i_1_n_4
    SLICE_X0Y14          FDRE                                         r  f1/f1/C_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.861     1.988    f1/f1/Clock
    SLICE_X0Y14          FDRE                                         r  f1/f1/C_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    f1/f1/C_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 f1/f1/C_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.590     1.473    f1/f1/Clock
    SLICE_X0Y16          FDRE                                         r  f1/f1/C_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  f1/f1/C_reg[22]/Q
                         net (fo=2, routed)           0.133     1.747    f1/f1/C_reg[22]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.891 r  f1/f1/C_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    f1/f1/C_reg[20]_i_1_n_4
    SLICE_X0Y16          FDRE                                         r  f1/f1/C_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.859     1.986    f1/f1/Clock
    SLICE_X0Y16          FDRE                                         r  f1/f1/C_reg[23]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    f1/f1/C_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 f1/f1/C_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/f1/C_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.592     1.475    f1/f1/Clock
    SLICE_X0Y12          FDRE                                         r  f1/f1/C_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  f1/f1/C_reg[6]/Q
                         net (fo=2, routed)           0.134     1.750    f1/f1/C_reg[6]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.894 r  f1/f1/C_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    f1/f1/C_reg[4]_i_1_n_4
    SLICE_X0Y12          FDRE                                         r  f1/f1/C_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.862     1.989    f1/f1/Clock
    SLICE_X0Y12          FDRE                                         r  f1/f1/C_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    f1/f1/C_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    f1/f1/C_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    f1/f1/C_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    f1/f1/C_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    f1/f1/C_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    f1/f1/C_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    f1/f1/C_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    f1/f1/C_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    f1/f1/C_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y15    f1/f1/C_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    f1/f1/C_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    f1/f1/C_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    f1/f1/C_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    f1/f1/C_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    f1/f1/C_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    f1/f1/C_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y14    f1/f1/C_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    f1/f1/C_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    f1/f1/C_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    f1/f1/C_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    f1/f1/C_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    f1/f1/C_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    f1/f1/C_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y15    f1/f1/C_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    f1/f1/C_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    f1/f1/C_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    f1/f1/C_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    f1/f1/C_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    f1/f1/C_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    f1/f1/C_reg[22]/C



