
orion_F303_sub_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e2ec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012c0  0800e480  0800e480  0000f480  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f740  0800f740  000111dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800f740  0800f740  00010740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f748  0800f748  000111dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f748  0800f748  00010748  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f74c  0800f74c  0001074c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800f750  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000111dc  2**0
                  CONTENTS
 10 .bss          0000096c  200001dc  200001dc  000111dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000b48  20000b48  000111dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000111dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019d0f  00000000  00000000  0001120c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d94  00000000  00000000  0002af1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001540  00000000  00000000  0002ecb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001078  00000000  00000000  000301f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021b92  00000000  00000000  00031268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ed75  00000000  00000000  00052dfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c5d1e  00000000  00000000  00071b6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013788d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006d28  00000000  00000000  001378d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  0013e5f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e464 	.word	0x0800e464

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	0800e464 	.word	0x0800e464

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08a      	sub	sp, #40	@ 0x28
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000cfa:	f107 031c 	add.w	r3, r7, #28
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	605a      	str	r2, [r3, #4]
 8000d04:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d06:	1d3b      	adds	r3, r7, #4
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	605a      	str	r2, [r3, #4]
 8000d0e:	609a      	str	r2, [r3, #8]
 8000d10:	60da      	str	r2, [r3, #12]
 8000d12:	611a      	str	r2, [r3, #16]
 8000d14:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d16:	4b2e      	ldr	r3, [pc, #184]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d18:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000d1c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d1e:	4b2c      	ldr	r3, [pc, #176]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d24:	4b2a      	ldr	r3, [pc, #168]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d2a:	4b29      	ldr	r3, [pc, #164]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000d30:	4b27      	ldr	r3, [pc, #156]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d32:	2201      	movs	r2, #1
 8000d34:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d36:	4b26      	ldr	r3, [pc, #152]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d3e:	4b24      	ldr	r3, [pc, #144]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d44:	4b22      	ldr	r3, [pc, #136]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d4a:	4b21      	ldr	r3, [pc, #132]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000d50:	4b1f      	ldr	r3, [pc, #124]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d52:	2201      	movs	r2, #1
 8000d54:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d56:	4b1e      	ldr	r3, [pc, #120]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d5e:	4b1c      	ldr	r3, [pc, #112]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d60:	2204      	movs	r2, #4
 8000d62:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d64:	4b1a      	ldr	r3, [pc, #104]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000d6a:	4b19      	ldr	r3, [pc, #100]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d70:	4817      	ldr	r0, [pc, #92]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d72:	f001 ffa5 	bl	8002cc0 <HAL_ADC_Init>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000d7c:	f001 f8bb 	bl	8001ef6 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d80:	2300      	movs	r3, #0
 8000d82:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d84:	f107 031c 	add.w	r3, r7, #28
 8000d88:	4619      	mov	r1, r3
 8000d8a:	4811      	ldr	r0, [pc, #68]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000d8c:	f002 fdf8 	bl	8003980 <HAL_ADCEx_MultiModeConfigChannel>
 8000d90:	4603      	mov	r3, r0
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d001      	beq.n	8000d9a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000d96:	f001 f8ae 	bl	8001ef6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000da2:	2300      	movs	r3, #0
 8000da4:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000da6:	2306      	movs	r3, #6
 8000da8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000daa:	2300      	movs	r3, #0
 8000dac:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000dae:	2300      	movs	r3, #0
 8000db0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000db2:	1d3b      	adds	r3, r7, #4
 8000db4:	4619      	mov	r1, r3
 8000db6:	4806      	ldr	r0, [pc, #24]	@ (8000dd0 <MX_ADC1_Init+0xdc>)
 8000db8:	f002 faf8 	bl	80033ac <HAL_ADC_ConfigChannel>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d001      	beq.n	8000dc6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000dc2:	f001 f898 	bl	8001ef6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000dc6:	bf00      	nop
 8000dc8:	3728      	adds	r7, #40	@ 0x28
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	bf00      	nop
 8000dd0:	200001f8 	.word	0x200001f8

08000dd4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b086      	sub	sp, #24
 8000dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000dda:	463b      	mov	r3, r7
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]
 8000de6:	611a      	str	r2, [r3, #16]
 8000de8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000dea:	4b27      	ldr	r3, [pc, #156]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000dec:	4a27      	ldr	r2, [pc, #156]	@ (8000e8c <MX_ADC2_Init+0xb8>)
 8000dee:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000df0:	4b25      	ldr	r3, [pc, #148]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000df6:	4b24      	ldr	r3, [pc, #144]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dfc:	4b22      	ldr	r3, [pc, #136]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8000e02:	4b21      	ldr	r3, [pc, #132]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000e04:	2201      	movs	r2, #1
 8000e06:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000e08:	4b1f      	ldr	r3, [pc, #124]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e10:	4b1d      	ldr	r3, [pc, #116]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e16:	4b1c      	ldr	r3, [pc, #112]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000e18:	2201      	movs	r2, #1
 8000e1a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8000e22:	4b19      	ldr	r3, [pc, #100]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000e24:	2201      	movs	r2, #1
 8000e26:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000e28:	4b17      	ldr	r3, [pc, #92]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e30:	4b15      	ldr	r3, [pc, #84]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000e32:	2204      	movs	r2, #4
 8000e34:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000e36:	4b14      	ldr	r3, [pc, #80]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000e3c:	4b12      	ldr	r3, [pc, #72]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e42:	4811      	ldr	r0, [pc, #68]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000e44:	f001 ff3c 	bl	8002cc0 <HAL_ADC_Init>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8000e4e:	f001 f852 	bl	8001ef6 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000e52:	230c      	movs	r3, #12
 8000e54:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e56:	2301      	movs	r3, #1
 8000e58:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8000e5e:	2306      	movs	r3, #6
 8000e60:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e62:	2300      	movs	r3, #0
 8000e64:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000e66:	2300      	movs	r3, #0
 8000e68:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4806      	ldr	r0, [pc, #24]	@ (8000e88 <MX_ADC2_Init+0xb4>)
 8000e70:	f002 fa9c 	bl	80033ac <HAL_ADC_ConfigChannel>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8000e7a:	f001 f83c 	bl	8001ef6 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e7e:	bf00      	nop
 8000e80:	3718      	adds	r7, #24
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20000248 	.word	0x20000248
 8000e8c:	50000100 	.word	0x50000100

08000e90 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b08c      	sub	sp, #48	@ 0x30
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e98:	f107 031c 	add.w	r3, r7, #28
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
 8000ea2:	609a      	str	r2, [r3, #8]
 8000ea4:	60da      	str	r2, [r3, #12]
 8000ea6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000eb0:	d12e      	bne.n	8000f10 <HAL_ADC_MspInit+0x80>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000eb2:	4b32      	ldr	r3, [pc, #200]	@ (8000f7c <HAL_ADC_MspInit+0xec>)
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	3301      	adds	r3, #1
 8000eb8:	4a30      	ldr	r2, [pc, #192]	@ (8000f7c <HAL_ADC_MspInit+0xec>)
 8000eba:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000ebc:	4b2f      	ldr	r3, [pc, #188]	@ (8000f7c <HAL_ADC_MspInit+0xec>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2b01      	cmp	r3, #1
 8000ec2:	d10b      	bne.n	8000edc <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000ec4:	4b2e      	ldr	r3, [pc, #184]	@ (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000ec6:	695b      	ldr	r3, [r3, #20]
 8000ec8:	4a2d      	ldr	r2, [pc, #180]	@ (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000eca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ece:	6153      	str	r3, [r2, #20]
 8000ed0:	4b2b      	ldr	r3, [pc, #172]	@ (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000ed2:	695b      	ldr	r3, [r3, #20]
 8000ed4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ed8:	61bb      	str	r3, [r7, #24]
 8000eda:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000edc:	4b28      	ldr	r3, [pc, #160]	@ (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000ede:	695b      	ldr	r3, [r3, #20]
 8000ee0:	4a27      	ldr	r2, [pc, #156]	@ (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000ee2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ee6:	6153      	str	r3, [r2, #20]
 8000ee8:	4b25      	ldr	r3, [pc, #148]	@ (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000eea:	695b      	ldr	r3, [r3, #20]
 8000eec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ef0:	617b      	str	r3, [r7, #20]
 8000ef2:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ef4:	2304      	movs	r3, #4
 8000ef6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ef8:	2303      	movs	r3, #3
 8000efa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f00:	f107 031c 	add.w	r3, r7, #28
 8000f04:	4619      	mov	r1, r3
 8000f06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f0a:	f004 f8b7 	bl	800507c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000f0e:	e031      	b.n	8000f74 <HAL_ADC_MspInit+0xe4>
  else if(adcHandle->Instance==ADC2)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a1b      	ldr	r2, [pc, #108]	@ (8000f84 <HAL_ADC_MspInit+0xf4>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d12c      	bne.n	8000f74 <HAL_ADC_MspInit+0xe4>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f1a:	4b18      	ldr	r3, [pc, #96]	@ (8000f7c <HAL_ADC_MspInit+0xec>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	3301      	adds	r3, #1
 8000f20:	4a16      	ldr	r2, [pc, #88]	@ (8000f7c <HAL_ADC_MspInit+0xec>)
 8000f22:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f24:	4b15      	ldr	r3, [pc, #84]	@ (8000f7c <HAL_ADC_MspInit+0xec>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2b01      	cmp	r3, #1
 8000f2a:	d10b      	bne.n	8000f44 <HAL_ADC_MspInit+0xb4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000f2c:	4b14      	ldr	r3, [pc, #80]	@ (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000f2e:	695b      	ldr	r3, [r3, #20]
 8000f30:	4a13      	ldr	r2, [pc, #76]	@ (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000f32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f36:	6153      	str	r3, [r2, #20]
 8000f38:	4b11      	ldr	r3, [pc, #68]	@ (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000f3a:	695b      	ldr	r3, [r3, #20]
 8000f3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f40:	613b      	str	r3, [r7, #16]
 8000f42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f44:	4b0e      	ldr	r3, [pc, #56]	@ (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000f46:	695b      	ldr	r3, [r3, #20]
 8000f48:	4a0d      	ldr	r2, [pc, #52]	@ (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000f4a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f4e:	6153      	str	r3, [r2, #20]
 8000f50:	4b0b      	ldr	r3, [pc, #44]	@ (8000f80 <HAL_ADC_MspInit+0xf0>)
 8000f52:	695b      	ldr	r3, [r3, #20]
 8000f54:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f58:	60fb      	str	r3, [r7, #12]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f5c:	2304      	movs	r3, #4
 8000f5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f60:	2303      	movs	r3, #3
 8000f62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f68:	f107 031c 	add.w	r3, r7, #28
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	4806      	ldr	r0, [pc, #24]	@ (8000f88 <HAL_ADC_MspInit+0xf8>)
 8000f70:	f004 f884 	bl	800507c <HAL_GPIO_Init>
}
 8000f74:	bf00      	nop
 8000f76:	3730      	adds	r7, #48	@ 0x30
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20000298 	.word	0x20000298
 8000f80:	40021000 	.word	0x40021000
 8000f84:	50000100 	.word	0x50000100
 8000f88:	48000400 	.word	0x48000400

08000f8c <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000f90:	4b17      	ldr	r3, [pc, #92]	@ (8000ff0 <MX_CAN_Init+0x64>)
 8000f92:	4a18      	ldr	r2, [pc, #96]	@ (8000ff4 <MX_CAN_Init+0x68>)
 8000f94:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 8000f96:	4b16      	ldr	r3, [pc, #88]	@ (8000ff0 <MX_CAN_Init+0x64>)
 8000f98:	2202      	movs	r2, #2
 8000f9a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000f9c:	4b14      	ldr	r3, [pc, #80]	@ (8000ff0 <MX_CAN_Init+0x64>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000fa2:	4b13      	ldr	r3, [pc, #76]	@ (8000ff0 <MX_CAN_Init+0x64>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_9TQ;
 8000fa8:	4b11      	ldr	r3, [pc, #68]	@ (8000ff0 <MX_CAN_Init+0x64>)
 8000faa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8000fae:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_8TQ;
 8000fb0:	4b0f      	ldr	r3, [pc, #60]	@ (8000ff0 <MX_CAN_Init+0x64>)
 8000fb2:	f44f 02e0 	mov.w	r2, #7340032	@ 0x700000
 8000fb6:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000fb8:	4b0d      	ldr	r3, [pc, #52]	@ (8000ff0 <MX_CAN_Init+0x64>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000fbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff0 <MX_CAN_Init+0x64>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000fc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff0 <MX_CAN_Init+0x64>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 8000fca:	4b09      	ldr	r3, [pc, #36]	@ (8000ff0 <MX_CAN_Init+0x64>)
 8000fcc:	2201      	movs	r2, #1
 8000fce:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000fd0:	4b07      	ldr	r3, [pc, #28]	@ (8000ff0 <MX_CAN_Init+0x64>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000fd6:	4b06      	ldr	r3, [pc, #24]	@ (8000ff0 <MX_CAN_Init+0x64>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000fdc:	4804      	ldr	r0, [pc, #16]	@ (8000ff0 <MX_CAN_Init+0x64>)
 8000fde:	f002 fe8b 	bl	8003cf8 <HAL_CAN_Init>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000fe8:	f000 ff85 	bl	8001ef6 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000fec:	bf00      	nop
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	2000029c 	.word	0x2000029c
 8000ff4:	40006400 	.word	0x40006400

08000ff8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08a      	sub	sp, #40	@ 0x28
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001000:	f107 0314 	add.w	r3, r7, #20
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a1c      	ldr	r2, [pc, #112]	@ (8001088 <HAL_CAN_MspInit+0x90>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d131      	bne.n	800107e <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800101a:	4b1c      	ldr	r3, [pc, #112]	@ (800108c <HAL_CAN_MspInit+0x94>)
 800101c:	69db      	ldr	r3, [r3, #28]
 800101e:	4a1b      	ldr	r2, [pc, #108]	@ (800108c <HAL_CAN_MspInit+0x94>)
 8001020:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001024:	61d3      	str	r3, [r2, #28]
 8001026:	4b19      	ldr	r3, [pc, #100]	@ (800108c <HAL_CAN_MspInit+0x94>)
 8001028:	69db      	ldr	r3, [r3, #28]
 800102a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800102e:	613b      	str	r3, [r7, #16]
 8001030:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001032:	4b16      	ldr	r3, [pc, #88]	@ (800108c <HAL_CAN_MspInit+0x94>)
 8001034:	695b      	ldr	r3, [r3, #20]
 8001036:	4a15      	ldr	r2, [pc, #84]	@ (800108c <HAL_CAN_MspInit+0x94>)
 8001038:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800103c:	6153      	str	r3, [r2, #20]
 800103e:	4b13      	ldr	r3, [pc, #76]	@ (800108c <HAL_CAN_MspInit+0x94>)
 8001040:	695b      	ldr	r3, [r3, #20]
 8001042:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800104a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800104e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001050:	2302      	movs	r3, #2
 8001052:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001054:	2300      	movs	r3, #0
 8001056:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001058:	2303      	movs	r3, #3
 800105a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 800105c:	2309      	movs	r3, #9
 800105e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001060:	f107 0314 	add.w	r3, r7, #20
 8001064:	4619      	mov	r1, r3
 8001066:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800106a:	f004 f807 	bl	800507c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 800106e:	2200      	movs	r2, #0
 8001070:	2100      	movs	r1, #0
 8001072:	2014      	movs	r0, #20
 8001074:	f003 fda1 	bl	8004bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8001078:	2014      	movs	r0, #20
 800107a:	f003 fdba 	bl	8004bf2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 800107e:	bf00      	nop
 8001080:	3728      	adds	r7, #40	@ 0x28
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40006400 	.word	0x40006400
 800108c:	40021000 	.word	0x40021000

08001090 <CAN_Filter_Init>:
  }
}

/* USER CODE BEGIN 1 */
void CAN_Filter_Init()
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b08a      	sub	sp, #40	@ 0x28
 8001094:	af00      	add	r7, sp, #0
  CAN_FilterTypeDef sFilterConfig;
  //sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001096:	2300      	movs	r3, #0
 8001098:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 800109a:	2300      	movs	r3, #0
 800109c:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterBank = 0;
 800109e:	2300      	movs	r3, #0
 80010a0:	617b      	str	r3, [r7, #20]

  sFilterConfig.FilterIdHigh = 0;
 80010a2:	2300      	movs	r3, #0
 80010a4:	603b      	str	r3, [r7, #0]
  sFilterConfig.FilterIdLow = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterMaskIdHigh = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdLow = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	60fb      	str	r3, [r7, #12]
  /*
  sFilterConfig.FilterIdHigh = (0x104) << 5;
  sFilterConfig.FilterIdLow = (0x105) << 5;
  sFilterConfig.FilterMaskIdHigh = (0x100) << 5;
  sFilterConfig.FilterMaskIdLow = (0x101) << 5;*/
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterActivation = ENABLE;
 80010b6:	2301      	movs	r3, #1
 80010b8:	623b      	str	r3, [r7, #32]
  sFilterConfig.SlaveStartFilterBank = 0;
 80010ba:	2300      	movs	r3, #0
 80010bc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK)
 80010be:	463b      	mov	r3, r7
 80010c0:	4619      	mov	r1, r3
 80010c2:	480a      	ldr	r0, [pc, #40]	@ (80010ec <CAN_Filter_Init+0x5c>)
 80010c4:	f002 ff13 	bl	8003eee <HAL_CAN_ConfigFilter>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <CAN_Filter_Init+0x42>
  {
    Error_Handler();
 80010ce:	f000 ff12 	bl	8001ef6 <Error_Handler>
  }
  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 80010d2:	2102      	movs	r1, #2
 80010d4:	4805      	ldr	r0, [pc, #20]	@ (80010ec <CAN_Filter_Init+0x5c>)
 80010d6:	f003 fa3f 	bl	8004558 <HAL_CAN_ActivateNotification>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d001      	beq.n	80010e4 <CAN_Filter_Init+0x54>
  {
    Error_Handler();
 80010e0:	f000 ff09 	bl	8001ef6 <Error_Handler>
  }
}
 80010e4:	bf00      	nop
 80010e6:	3728      	adds	r7, #40	@ 0x28
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	2000029c 	.word	0x2000029c

080010f0 <can_send>:

void can_send(uint32_t can_id, can_msg_buf_t msg)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b08c      	sub	sp, #48	@ 0x30
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	60f8      	str	r0, [r7, #12]
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	e883 0006 	stmia.w	r3, {r1, r2}
  CAN_TxHeaderTypeDef can_header;
  uint32_t can_mailbox;
  can_header.StdId = can_id;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	61bb      	str	r3, [r7, #24]
  can_header.ExtId = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	61fb      	str	r3, [r7, #28]
  can_header.RTR = CAN_RTR_DATA;
 8001106:	2300      	movs	r3, #0
 8001108:	627b      	str	r3, [r7, #36]	@ 0x24
  can_header.DLC = 8;
 800110a:	2308      	movs	r3, #8
 800110c:	62bb      	str	r3, [r7, #40]	@ 0x28
  can_header.IDE = CAN_ID_STD;
 800110e:	2300      	movs	r3, #0
 8001110:	623b      	str	r3, [r7, #32]
  can_header.TransmitGlobalTime = DISABLE;
 8001112:	2300      	movs	r3, #0
 8001114:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  if (HAL_CAN_AddTxMessage(&hcan, &can_header, msg.data, &can_mailbox) != 0) {
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	1d3a      	adds	r2, r7, #4
 800111e:	f107 0118 	add.w	r1, r7, #24
 8001122:	4803      	ldr	r0, [pc, #12]	@ (8001130 <can_send+0x40>)
 8001124:	f002 fff1 	bl	800410a <HAL_CAN_AddTxMessage>
  }
}
 8001128:	bf00      	nop
 800112a:	3730      	adds	r7, #48	@ 0x30
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	2000029c 	.word	0x2000029c

08001134 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800113a:	4b0c      	ldr	r3, [pc, #48]	@ (800116c <MX_DMA_Init+0x38>)
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	4a0b      	ldr	r2, [pc, #44]	@ (800116c <MX_DMA_Init+0x38>)
 8001140:	f043 0301 	orr.w	r3, r3, #1
 8001144:	6153      	str	r3, [r2, #20]
 8001146:	4b09      	ldr	r3, [pc, #36]	@ (800116c <MX_DMA_Init+0x38>)
 8001148:	695b      	ldr	r3, [r3, #20]
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001152:	2200      	movs	r2, #0
 8001154:	2100      	movs	r1, #0
 8001156:	200e      	movs	r0, #14
 8001158:	f003 fd2f 	bl	8004bba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800115c:	200e      	movs	r0, #14
 800115e:	f003 fd48 	bl	8004bf2 <HAL_NVIC_EnableIRQ>

}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	40021000 	.word	0x40021000

08001170 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b08a      	sub	sp, #40	@ 0x28
 8001174:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001176:	f107 0314 	add.w	r3, r7, #20
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	605a      	str	r2, [r3, #4]
 8001180:	609a      	str	r2, [r3, #8]
 8001182:	60da      	str	r2, [r3, #12]
 8001184:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001186:	4b47      	ldr	r3, [pc, #284]	@ (80012a4 <MX_GPIO_Init+0x134>)
 8001188:	695b      	ldr	r3, [r3, #20]
 800118a:	4a46      	ldr	r2, [pc, #280]	@ (80012a4 <MX_GPIO_Init+0x134>)
 800118c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001190:	6153      	str	r3, [r2, #20]
 8001192:	4b44      	ldr	r3, [pc, #272]	@ (80012a4 <MX_GPIO_Init+0x134>)
 8001194:	695b      	ldr	r3, [r3, #20]
 8001196:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800119a:	613b      	str	r3, [r7, #16]
 800119c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800119e:	4b41      	ldr	r3, [pc, #260]	@ (80012a4 <MX_GPIO_Init+0x134>)
 80011a0:	695b      	ldr	r3, [r3, #20]
 80011a2:	4a40      	ldr	r2, [pc, #256]	@ (80012a4 <MX_GPIO_Init+0x134>)
 80011a4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80011a8:	6153      	str	r3, [r2, #20]
 80011aa:	4b3e      	ldr	r3, [pc, #248]	@ (80012a4 <MX_GPIO_Init+0x134>)
 80011ac:	695b      	ldr	r3, [r3, #20]
 80011ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b6:	4b3b      	ldr	r3, [pc, #236]	@ (80012a4 <MX_GPIO_Init+0x134>)
 80011b8:	695b      	ldr	r3, [r3, #20]
 80011ba:	4a3a      	ldr	r2, [pc, #232]	@ (80012a4 <MX_GPIO_Init+0x134>)
 80011bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011c0:	6153      	str	r3, [r2, #20]
 80011c2:	4b38      	ldr	r3, [pc, #224]	@ (80012a4 <MX_GPIO_Init+0x134>)
 80011c4:	695b      	ldr	r3, [r3, #20]
 80011c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ca:	60bb      	str	r3, [r7, #8]
 80011cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ce:	4b35      	ldr	r3, [pc, #212]	@ (80012a4 <MX_GPIO_Init+0x134>)
 80011d0:	695b      	ldr	r3, [r3, #20]
 80011d2:	4a34      	ldr	r2, [pc, #208]	@ (80012a4 <MX_GPIO_Init+0x134>)
 80011d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011d8:	6153      	str	r3, [r2, #20]
 80011da:	4b32      	ldr	r3, [pc, #200]	@ (80012a4 <MX_GPIO_Init+0x134>)
 80011dc:	695b      	ldr	r3, [r3, #20]
 80011de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_0_Pin|LED_1_Pin|LED_2_Pin, GPIO_PIN_RESET);
 80011e6:	2200      	movs	r2, #0
 80011e8:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80011ec:	482e      	ldr	r0, [pc, #184]	@ (80012a8 <MX_GPIO_Init+0x138>)
 80011ee:	f004 f8d7 	bl	80053a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EX_GPIO_4_Pin|LED_3_Pin|LED_4_Pin, GPIO_PIN_RESET);
 80011f2:	2200      	movs	r2, #0
 80011f4:	21c1      	movs	r1, #193	@ 0xc1
 80011f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011fa:	f004 f8d1 	bl	80053a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PHOTO_0_Pin|PHOTO_1_Pin|EX_GPIO_3_Pin, GPIO_PIN_RESET);
 80011fe:	2200      	movs	r2, #0
 8001200:	f246 0140 	movw	r1, #24640	@ 0x6040
 8001204:	4829      	ldr	r0, [pc, #164]	@ (80012ac <MX_GPIO_Init+0x13c>)
 8001206:	f004 f8cb 	bl	80053a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_0_Pin|LED_1_Pin|LED_2_Pin;
 800120a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800120e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001210:	2301      	movs	r3, #1
 8001212:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001218:	2300      	movs	r3, #0
 800121a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	4619      	mov	r1, r3
 8001222:	4821      	ldr	r0, [pc, #132]	@ (80012a8 <MX_GPIO_Init+0x138>)
 8001224:	f003 ff2a 	bl	800507c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = EX_GPIO_4_Pin|LED_3_Pin|LED_4_Pin;
 8001228:	23c1      	movs	r3, #193	@ 0xc1
 800122a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800122c:	2301      	movs	r3, #1
 800122e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001230:	2300      	movs	r3, #0
 8001232:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001234:	2300      	movs	r3, #0
 8001236:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	4619      	mov	r1, r3
 800123e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001242:	f003 ff1b 	bl	800507c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = SW_3_Pin|SW_1_Pin;
 8001246:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800124a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800124c:	2300      	movs	r3, #0
 800124e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001250:	2301      	movs	r3, #1
 8001252:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	4619      	mov	r1, r3
 800125a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800125e:	f003 ff0d 	bl	800507c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SW_2_Pin|SW_0_Pin;
 8001262:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 8001266:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001268:	2300      	movs	r3, #0
 800126a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800126c:	2301      	movs	r3, #1
 800126e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001270:	f107 0314 	add.w	r3, r7, #20
 8001274:	4619      	mov	r1, r3
 8001276:	480d      	ldr	r0, [pc, #52]	@ (80012ac <MX_GPIO_Init+0x13c>)
 8001278:	f003 ff00 	bl	800507c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = PHOTO_0_Pin|PHOTO_1_Pin|EX_GPIO_3_Pin;
 800127c:	f246 0340 	movw	r3, #24640	@ 0x6040
 8001280:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001282:	2301      	movs	r3, #1
 8001284:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001286:	2300      	movs	r3, #0
 8001288:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128a:	2300      	movs	r3, #0
 800128c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800128e:	f107 0314 	add.w	r3, r7, #20
 8001292:	4619      	mov	r1, r3
 8001294:	4805      	ldr	r0, [pc, #20]	@ (80012ac <MX_GPIO_Init+0x13c>)
 8001296:	f003 fef1 	bl	800507c <HAL_GPIO_Init>

}
 800129a:	bf00      	nop
 800129c:	3728      	adds	r7, #40	@ 0x28
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40021000 	.word	0x40021000
 80012a8:	48000800 	.word	0x48000800
 80012ac:	48000400 	.word	0x48000400

080012b0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001324 <MX_I2C1_Init+0x74>)
 80012b6:	4a1c      	ldr	r2, [pc, #112]	@ (8001328 <MX_I2C1_Init+0x78>)
 80012b8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 80012ba:	4b1a      	ldr	r3, [pc, #104]	@ (8001324 <MX_I2C1_Init+0x74>)
 80012bc:	4a1b      	ldr	r2, [pc, #108]	@ (800132c <MX_I2C1_Init+0x7c>)
 80012be:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80012c0:	4b18      	ldr	r3, [pc, #96]	@ (8001324 <MX_I2C1_Init+0x74>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012c6:	4b17      	ldr	r3, [pc, #92]	@ (8001324 <MX_I2C1_Init+0x74>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012cc:	4b15      	ldr	r3, [pc, #84]	@ (8001324 <MX_I2C1_Init+0x74>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80012d2:	4b14      	ldr	r3, [pc, #80]	@ (8001324 <MX_I2C1_Init+0x74>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80012d8:	4b12      	ldr	r3, [pc, #72]	@ (8001324 <MX_I2C1_Init+0x74>)
 80012da:	2200      	movs	r2, #0
 80012dc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012de:	4b11      	ldr	r3, [pc, #68]	@ (8001324 <MX_I2C1_Init+0x74>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001324 <MX_I2C1_Init+0x74>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012ea:	480e      	ldr	r0, [pc, #56]	@ (8001324 <MX_I2C1_Init+0x74>)
 80012ec:	f004 f870 	bl	80053d0 <HAL_I2C_Init>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80012f6:	f000 fdfe 	bl	8001ef6 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80012fa:	2100      	movs	r1, #0
 80012fc:	4809      	ldr	r0, [pc, #36]	@ (8001324 <MX_I2C1_Init+0x74>)
 80012fe:	f004 fc6f 	bl	8005be0 <HAL_I2CEx_ConfigAnalogFilter>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001308:	f000 fdf5 	bl	8001ef6 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800130c:	2100      	movs	r1, #0
 800130e:	4805      	ldr	r0, [pc, #20]	@ (8001324 <MX_I2C1_Init+0x74>)
 8001310:	f004 fcb1 	bl	8005c76 <HAL_I2CEx_ConfigDigitalFilter>
 8001314:	4603      	mov	r3, r0
 8001316:	2b00      	cmp	r3, #0
 8001318:	d001      	beq.n	800131e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800131a:	f000 fdec 	bl	8001ef6 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	200002c4 	.word	0x200002c4
 8001328:	40005400 	.word	0x40005400
 800132c:	2000090e 	.word	0x2000090e

08001330 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b08a      	sub	sp, #40	@ 0x28
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001338:	f107 0314 	add.w	r3, r7, #20
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	609a      	str	r2, [r3, #8]
 8001344:	60da      	str	r2, [r3, #12]
 8001346:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a17      	ldr	r2, [pc, #92]	@ (80013ac <HAL_I2C_MspInit+0x7c>)
 800134e:	4293      	cmp	r3, r2
 8001350:	d128      	bne.n	80013a4 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001352:	4b17      	ldr	r3, [pc, #92]	@ (80013b0 <HAL_I2C_MspInit+0x80>)
 8001354:	695b      	ldr	r3, [r3, #20]
 8001356:	4a16      	ldr	r2, [pc, #88]	@ (80013b0 <HAL_I2C_MspInit+0x80>)
 8001358:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800135c:	6153      	str	r3, [r2, #20]
 800135e:	4b14      	ldr	r3, [pc, #80]	@ (80013b0 <HAL_I2C_MspInit+0x80>)
 8001360:	695b      	ldr	r3, [r3, #20]
 8001362:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001366:	613b      	str	r3, [r7, #16]
 8001368:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800136a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800136e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001370:	2312      	movs	r3, #18
 8001372:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001378:	2303      	movs	r3, #3
 800137a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800137c:	2304      	movs	r3, #4
 800137e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001380:	f107 0314 	add.w	r3, r7, #20
 8001384:	4619      	mov	r1, r3
 8001386:	480b      	ldr	r0, [pc, #44]	@ (80013b4 <HAL_I2C_MspInit+0x84>)
 8001388:	f003 fe78 	bl	800507c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800138c:	4b08      	ldr	r3, [pc, #32]	@ (80013b0 <HAL_I2C_MspInit+0x80>)
 800138e:	69db      	ldr	r3, [r3, #28]
 8001390:	4a07      	ldr	r2, [pc, #28]	@ (80013b0 <HAL_I2C_MspInit+0x80>)
 8001392:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001396:	61d3      	str	r3, [r2, #28]
 8001398:	4b05      	ldr	r3, [pc, #20]	@ (80013b0 <HAL_I2C_MspInit+0x80>)
 800139a:	69db      	ldr	r3, [r3, #28]
 800139c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80013a4:	bf00      	nop
 80013a6:	3728      	adds	r7, #40	@ 0x28
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40005400 	.word	0x40005400
 80013b0:	40021000 	.word	0x40021000
 80013b4:	48000400 	.word	0x48000400

080013b8 <lcdInit>:
#define LCD_LINE_0 (0)
#define LCD_LINE_1 (22)
#define LCD_LINE_2 (44)

void lcdInit(I2C_HandleTypeDef * i2ch)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b090      	sub	sp, #64	@ 0x40
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  ssd1306_Init(i2ch);
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f000 fdb5 	bl	8001f30 <ssd1306_Init>
  ssd1306_SetCursor(0, LCD_LINE_0);
 80013c6:	2100      	movs	r1, #0
 80013c8:	2000      	movs	r0, #0
 80013ca:	f001 f82d 	bl	8002428 <ssd1306_SetCursor>
  char buf[50] = {0};
 80013ce:	2300      	movs	r3, #0
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	f107 0310 	add.w	r3, r7, #16
 80013d6:	222e      	movs	r2, #46	@ 0x2e
 80013d8:	2100      	movs	r1, #0
 80013da:	4618      	mov	r0, r3
 80013dc:	f009 fc69 	bl	800acb2 <memset>
  sprintf(buf, "OrionSub V4");
 80013e0:	f107 030c 	add.w	r3, r7, #12
 80013e4:	491a      	ldr	r1, [pc, #104]	@ (8001450 <lcdInit+0x98>)
 80013e6:	4618      	mov	r0, r3
 80013e8:	f009 fc00 	bl	800abec <siprintf>
  ssd1306_WriteString(buf, Font_11x18, White);
 80013ec:	4a19      	ldr	r2, [pc, #100]	@ (8001454 <lcdInit+0x9c>)
 80013ee:	f107 000c 	add.w	r0, r7, #12
 80013f2:	2301      	movs	r3, #1
 80013f4:	ca06      	ldmia	r2, {r1, r2}
 80013f6:	f000 fff1 	bl	80023dc <ssd1306_WriteString>

  ssd1306_SetCursor(0, LCD_LINE_1);
 80013fa:	2116      	movs	r1, #22
 80013fc:	2000      	movs	r0, #0
 80013fe:	f001 f813 	bl	8002428 <ssd1306_SetCursor>
  sprintf(buf, "%s", __DATE__);
 8001402:	f107 030c 	add.w	r3, r7, #12
 8001406:	4a14      	ldr	r2, [pc, #80]	@ (8001458 <lcdInit+0xa0>)
 8001408:	4914      	ldr	r1, [pc, #80]	@ (800145c <lcdInit+0xa4>)
 800140a:	4618      	mov	r0, r3
 800140c:	f009 fbee 	bl	800abec <siprintf>
  ssd1306_WriteString(buf, Font_11x18, White);
 8001410:	4a10      	ldr	r2, [pc, #64]	@ (8001454 <lcdInit+0x9c>)
 8001412:	f107 000c 	add.w	r0, r7, #12
 8001416:	2301      	movs	r3, #1
 8001418:	ca06      	ldmia	r2, {r1, r2}
 800141a:	f000 ffdf 	bl	80023dc <ssd1306_WriteString>

  ssd1306_SetCursor(0, LCD_LINE_2);
 800141e:	212c      	movs	r1, #44	@ 0x2c
 8001420:	2000      	movs	r0, #0
 8001422:	f001 f801 	bl	8002428 <ssd1306_SetCursor>
  sprintf(buf, "%s", __TIME__);
 8001426:	f107 030c 	add.w	r3, r7, #12
 800142a:	4a0d      	ldr	r2, [pc, #52]	@ (8001460 <lcdInit+0xa8>)
 800142c:	490b      	ldr	r1, [pc, #44]	@ (800145c <lcdInit+0xa4>)
 800142e:	4618      	mov	r0, r3
 8001430:	f009 fbdc 	bl	800abec <siprintf>
  ssd1306_WriteString(buf, Font_11x18, White);
 8001434:	4a07      	ldr	r2, [pc, #28]	@ (8001454 <lcdInit+0x9c>)
 8001436:	f107 000c 	add.w	r0, r7, #12
 800143a:	2301      	movs	r3, #1
 800143c:	ca06      	ldmia	r2, {r1, r2}
 800143e:	f000 ffcd 	bl	80023dc <ssd1306_WriteString>

  ssd1306_UpdateScreen(i2ch);
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f000 feb8 	bl	80021b8 <ssd1306_UpdateScreen>
}
 8001448:	bf00      	nop
 800144a:	3740      	adds	r7, #64	@ 0x40
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	0800e480 	.word	0x0800e480
 8001454:	20000000 	.word	0x20000000
 8001458:	0800e48c 	.word	0x0800e48c
 800145c:	0800e498 	.word	0x0800e498
 8001460:	0800e49c 	.word	0x0800e49c

08001464 <lcdPrint>:

void lcdPrint(I2C_HandleTypeDef * i2ch, float batt_v, int can_rx, int ball_0, int ball_1)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b096      	sub	sp, #88	@ 0x58
 8001468:	af02      	add	r7, sp, #8
 800146a:	6178      	str	r0, [r7, #20]
 800146c:	ed87 0a04 	vstr	s0, [r7, #16]
 8001470:	60f9      	str	r1, [r7, #12]
 8001472:	60ba      	str	r2, [r7, #8]
 8001474:	607b      	str	r3, [r7, #4]
  ssd1306_Fill(Black);
 8001476:	2000      	movs	r0, #0
 8001478:	f000 fe7a 	bl	8002170 <ssd1306_Fill>
  char buf[50] = {0};
 800147c:	2300      	movs	r3, #0
 800147e:	61fb      	str	r3, [r7, #28]
 8001480:	f107 0320 	add.w	r3, r7, #32
 8001484:	222e      	movs	r2, #46	@ 0x2e
 8001486:	2100      	movs	r1, #0
 8001488:	4618      	mov	r0, r3
 800148a:	f009 fc12 	bl	800acb2 <memset>

  ssd1306_SetCursor(0, LCD_LINE_0);
 800148e:	2100      	movs	r1, #0
 8001490:	2000      	movs	r0, #0
 8001492:	f000 ffc9 	bl	8002428 <ssd1306_SetCursor>
  sprintf(buf, "%3.1fV %3d", batt_v, can_rx);
 8001496:	6938      	ldr	r0, [r7, #16]
 8001498:	f7ff f856 	bl	8000548 <__aeabi_f2d>
 800149c:	4602      	mov	r2, r0
 800149e:	460b      	mov	r3, r1
 80014a0:	f107 001c 	add.w	r0, r7, #28
 80014a4:	68f9      	ldr	r1, [r7, #12]
 80014a6:	9100      	str	r1, [sp, #0]
 80014a8:	4919      	ldr	r1, [pc, #100]	@ (8001510 <lcdPrint+0xac>)
 80014aa:	f009 fb9f 	bl	800abec <siprintf>
  ssd1306_WriteString(buf, Font_11x18, White);
 80014ae:	4a19      	ldr	r2, [pc, #100]	@ (8001514 <lcdPrint+0xb0>)
 80014b0:	f107 001c 	add.w	r0, r7, #28
 80014b4:	2301      	movs	r3, #1
 80014b6:	ca06      	ldmia	r2, {r1, r2}
 80014b8:	f000 ff90 	bl	80023dc <ssd1306_WriteString>

  ssd1306_SetCursor(0, LCD_LINE_1);
 80014bc:	2116      	movs	r1, #22
 80014be:	2000      	movs	r0, #0
 80014c0:	f000 ffb2 	bl	8002428 <ssd1306_SetCursor>
  sprintf(buf, "%+4d %+4d", ball_0, ball_1);
 80014c4:	f107 001c 	add.w	r0, r7, #28
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	68ba      	ldr	r2, [r7, #8]
 80014cc:	4912      	ldr	r1, [pc, #72]	@ (8001518 <lcdPrint+0xb4>)
 80014ce:	f009 fb8d 	bl	800abec <siprintf>
  ssd1306_WriteString(buf, Font_11x18, White);
 80014d2:	4a10      	ldr	r2, [pc, #64]	@ (8001514 <lcdPrint+0xb0>)
 80014d4:	f107 001c 	add.w	r0, r7, #28
 80014d8:	2301      	movs	r3, #1
 80014da:	ca06      	ldmia	r2, {r1, r2}
 80014dc:	f000 ff7e 	bl	80023dc <ssd1306_WriteString>

  ssd1306_SetCursor(0, LCD_LINE_2);
 80014e0:	212c      	movs	r1, #44	@ 0x2c
 80014e2:	2000      	movs	r0, #0
 80014e4:	f000 ffa0 	bl	8002428 <ssd1306_SetCursor>
  sprintf(buf, "push4update");
 80014e8:	f107 031c 	add.w	r3, r7, #28
 80014ec:	490b      	ldr	r1, [pc, #44]	@ (800151c <lcdPrint+0xb8>)
 80014ee:	4618      	mov	r0, r3
 80014f0:	f009 fb7c 	bl	800abec <siprintf>
  ssd1306_WriteString(buf, Font_11x18, White);
 80014f4:	4a07      	ldr	r2, [pc, #28]	@ (8001514 <lcdPrint+0xb0>)
 80014f6:	f107 001c 	add.w	r0, r7, #28
 80014fa:	2301      	movs	r3, #1
 80014fc:	ca06      	ldmia	r2, {r1, r2}
 80014fe:	f000 ff6d 	bl	80023dc <ssd1306_WriteString>

  ssd1306_UpdateScreen(i2ch);
 8001502:	6978      	ldr	r0, [r7, #20]
 8001504:	f000 fe58 	bl	80021b8 <ssd1306_UpdateScreen>
 8001508:	bf00      	nop
 800150a:	3750      	adds	r7, #80	@ 0x50
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	0800e4a8 	.word	0x0800e4a8
 8001514:	20000000 	.word	0x20000000
 8001518:	0800e4b4 	.word	0x0800e4b4
 800151c:	0800e4c0 	.word	0x0800e4c0

08001520 <parseTelemetryCmt>:
} tlm_msg;
volatile int16_t tmp = 0;
volatile uint32_t tlm_rx_idx = 0;

void parseTelemetryCmt(uint8_t rx_data)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	4603      	mov	r3, r0
 8001528:	71fb      	strb	r3, [r7, #7]
  switch (tlm_rx_idx) {
 800152a:	4b5c      	ldr	r3, [pc, #368]	@ (800169c <parseTelemetryCmt+0x17c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	2b09      	cmp	r3, #9
 8001530:	f200 80a8 	bhi.w	8001684 <parseTelemetryCmt+0x164>
 8001534:	a201      	add	r2, pc, #4	@ (adr r2, 800153c <parseTelemetryCmt+0x1c>)
 8001536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800153a:	bf00      	nop
 800153c:	08001565 	.word	0x08001565
 8001540:	0800157f 	.word	0x0800157f
 8001544:	08001595 	.word	0x08001595
 8001548:	080015bd 	.word	0x080015bd
 800154c:	080015d3 	.word	0x080015d3
 8001550:	080015fb 	.word	0x080015fb
 8001554:	08001611 	.word	0x08001611
 8001558:	08001639 	.word	0x08001639
 800155c:	0800164f 	.word	0x0800164f
 8001560:	08001677 	.word	0x08001677
    case 0:
      if (rx_data == 0x2c || rx_data == 0x2d) {
 8001564:	79fb      	ldrb	r3, [r7, #7]
 8001566:	2b2c      	cmp	r3, #44	@ 0x2c
 8001568:	d003      	beq.n	8001572 <parseTelemetryCmt+0x52>
 800156a:	79fb      	ldrb	r3, [r7, #7]
 800156c:	2b2d      	cmp	r3, #45	@ 0x2d
 800156e:	f040 808d 	bne.w	800168c <parseTelemetryCmt+0x16c>
        tlm_rx_idx++;
 8001572:	4b4a      	ldr	r3, [pc, #296]	@ (800169c <parseTelemetryCmt+0x17c>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	3301      	adds	r3, #1
 8001578:	4a48      	ldr	r2, [pc, #288]	@ (800169c <parseTelemetryCmt+0x17c>)
 800157a:	6013      	str	r3, [r2, #0]
      }
      break;
 800157c:	e086      	b.n	800168c <parseTelemetryCmt+0x16c>
    case 1:
      tmp = rx_data << 8;
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	021b      	lsls	r3, r3, #8
 8001582:	b21a      	sxth	r2, r3
 8001584:	4b46      	ldr	r3, [pc, #280]	@ (80016a0 <parseTelemetryCmt+0x180>)
 8001586:	801a      	strh	r2, [r3, #0]
      tlm_rx_idx++;
 8001588:	4b44      	ldr	r3, [pc, #272]	@ (800169c <parseTelemetryCmt+0x17c>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	3301      	adds	r3, #1
 800158e:	4a43      	ldr	r2, [pc, #268]	@ (800169c <parseTelemetryCmt+0x17c>)
 8001590:	6013      	str	r3, [r2, #0]
      break;
 8001592:	e07c      	b.n	800168e <parseTelemetryCmt+0x16e>
    case 2:
      tmp |= rx_data;
 8001594:	79fb      	ldrb	r3, [r7, #7]
 8001596:	b21a      	sxth	r2, r3
 8001598:	4b41      	ldr	r3, [pc, #260]	@ (80016a0 <parseTelemetryCmt+0x180>)
 800159a:	881b      	ldrh	r3, [r3, #0]
 800159c:	b21b      	sxth	r3, r3
 800159e:	4313      	orrs	r3, r2
 80015a0:	b21a      	sxth	r2, r3
 80015a2:	4b3f      	ldr	r3, [pc, #252]	@ (80016a0 <parseTelemetryCmt+0x180>)
 80015a4:	801a      	strh	r2, [r3, #0]
      tlm_msg.head_1 = tmp;
 80015a6:	4b3e      	ldr	r3, [pc, #248]	@ (80016a0 <parseTelemetryCmt+0x180>)
 80015a8:	881b      	ldrh	r3, [r3, #0]
 80015aa:	b21a      	sxth	r2, r3
 80015ac:	4b3d      	ldr	r3, [pc, #244]	@ (80016a4 <parseTelemetryCmt+0x184>)
 80015ae:	805a      	strh	r2, [r3, #2]
      tlm_rx_idx++;
 80015b0:	4b3a      	ldr	r3, [pc, #232]	@ (800169c <parseTelemetryCmt+0x17c>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	3301      	adds	r3, #1
 80015b6:	4a39      	ldr	r2, [pc, #228]	@ (800169c <parseTelemetryCmt+0x17c>)
 80015b8:	6013      	str	r3, [r2, #0]
      break;
 80015ba:	e068      	b.n	800168e <parseTelemetryCmt+0x16e>

    case 3:
      tmp = rx_data << 8;
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	021b      	lsls	r3, r3, #8
 80015c0:	b21a      	sxth	r2, r3
 80015c2:	4b37      	ldr	r3, [pc, #220]	@ (80016a0 <parseTelemetryCmt+0x180>)
 80015c4:	801a      	strh	r2, [r3, #0]
      tlm_rx_idx++;
 80015c6:	4b35      	ldr	r3, [pc, #212]	@ (800169c <parseTelemetryCmt+0x17c>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	3301      	adds	r3, #1
 80015cc:	4a33      	ldr	r2, [pc, #204]	@ (800169c <parseTelemetryCmt+0x17c>)
 80015ce:	6013      	str	r3, [r2, #0]
      break;
 80015d0:	e05d      	b.n	800168e <parseTelemetryCmt+0x16e>
    case 4:
      tmp |= rx_data;
 80015d2:	79fb      	ldrb	r3, [r7, #7]
 80015d4:	b21a      	sxth	r2, r3
 80015d6:	4b32      	ldr	r3, [pc, #200]	@ (80016a0 <parseTelemetryCmt+0x180>)
 80015d8:	881b      	ldrh	r3, [r3, #0]
 80015da:	b21b      	sxth	r3, r3
 80015dc:	4313      	orrs	r3, r2
 80015de:	b21a      	sxth	r2, r3
 80015e0:	4b2f      	ldr	r3, [pc, #188]	@ (80016a0 <parseTelemetryCmt+0x180>)
 80015e2:	801a      	strh	r2, [r3, #0]
      tlm_msg.head_2 = tmp;
 80015e4:	4b2e      	ldr	r3, [pc, #184]	@ (80016a0 <parseTelemetryCmt+0x180>)
 80015e6:	881b      	ldrh	r3, [r3, #0]
 80015e8:	b21a      	sxth	r2, r3
 80015ea:	4b2e      	ldr	r3, [pc, #184]	@ (80016a4 <parseTelemetryCmt+0x184>)
 80015ec:	809a      	strh	r2, [r3, #4]
      tlm_rx_idx++;
 80015ee:	4b2b      	ldr	r3, [pc, #172]	@ (800169c <parseTelemetryCmt+0x17c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	3301      	adds	r3, #1
 80015f4:	4a29      	ldr	r2, [pc, #164]	@ (800169c <parseTelemetryCmt+0x17c>)
 80015f6:	6013      	str	r3, [r2, #0]
      break;
 80015f8:	e049      	b.n	800168e <parseTelemetryCmt+0x16e>

    case 5:
      tmp = rx_data << 8;
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	021b      	lsls	r3, r3, #8
 80015fe:	b21a      	sxth	r2, r3
 8001600:	4b27      	ldr	r3, [pc, #156]	@ (80016a0 <parseTelemetryCmt+0x180>)
 8001602:	801a      	strh	r2, [r3, #0]
      tlm_rx_idx++;
 8001604:	4b25      	ldr	r3, [pc, #148]	@ (800169c <parseTelemetryCmt+0x17c>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	3301      	adds	r3, #1
 800160a:	4a24      	ldr	r2, [pc, #144]	@ (800169c <parseTelemetryCmt+0x17c>)
 800160c:	6013      	str	r3, [r2, #0]
      break;
 800160e:	e03e      	b.n	800168e <parseTelemetryCmt+0x16e>
    case 6:
      tmp |= rx_data;
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	b21a      	sxth	r2, r3
 8001614:	4b22      	ldr	r3, [pc, #136]	@ (80016a0 <parseTelemetryCmt+0x180>)
 8001616:	881b      	ldrh	r3, [r3, #0]
 8001618:	b21b      	sxth	r3, r3
 800161a:	4313      	orrs	r3, r2
 800161c:	b21a      	sxth	r2, r3
 800161e:	4b20      	ldr	r3, [pc, #128]	@ (80016a0 <parseTelemetryCmt+0x180>)
 8001620:	801a      	strh	r2, [r3, #0]
      tlm_msg.head_3 = tmp;
 8001622:	4b1f      	ldr	r3, [pc, #124]	@ (80016a0 <parseTelemetryCmt+0x180>)
 8001624:	881b      	ldrh	r3, [r3, #0]
 8001626:	b21a      	sxth	r2, r3
 8001628:	4b1e      	ldr	r3, [pc, #120]	@ (80016a4 <parseTelemetryCmt+0x184>)
 800162a:	80da      	strh	r2, [r3, #6]
      tlm_rx_idx++;
 800162c:	4b1b      	ldr	r3, [pc, #108]	@ (800169c <parseTelemetryCmt+0x17c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	3301      	adds	r3, #1
 8001632:	4a1a      	ldr	r2, [pc, #104]	@ (800169c <parseTelemetryCmt+0x17c>)
 8001634:	6013      	str	r3, [r2, #0]
      break;
 8001636:	e02a      	b.n	800168e <parseTelemetryCmt+0x16e>

    case 7:
      tmp = rx_data << 8;
 8001638:	79fb      	ldrb	r3, [r7, #7]
 800163a:	021b      	lsls	r3, r3, #8
 800163c:	b21a      	sxth	r2, r3
 800163e:	4b18      	ldr	r3, [pc, #96]	@ (80016a0 <parseTelemetryCmt+0x180>)
 8001640:	801a      	strh	r2, [r3, #0]
      tlm_rx_idx++;
 8001642:	4b16      	ldr	r3, [pc, #88]	@ (800169c <parseTelemetryCmt+0x17c>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	3301      	adds	r3, #1
 8001648:	4a14      	ldr	r2, [pc, #80]	@ (800169c <parseTelemetryCmt+0x17c>)
 800164a:	6013      	str	r3, [r2, #0]
      break;
 800164c:	e01f      	b.n	800168e <parseTelemetryCmt+0x16e>
    case 8:
      tmp |= rx_data;
 800164e:	79fb      	ldrb	r3, [r7, #7]
 8001650:	b21a      	sxth	r2, r3
 8001652:	4b13      	ldr	r3, [pc, #76]	@ (80016a0 <parseTelemetryCmt+0x180>)
 8001654:	881b      	ldrh	r3, [r3, #0]
 8001656:	b21b      	sxth	r3, r3
 8001658:	4313      	orrs	r3, r2
 800165a:	b21a      	sxth	r2, r3
 800165c:	4b10      	ldr	r3, [pc, #64]	@ (80016a0 <parseTelemetryCmt+0x180>)
 800165e:	801a      	strh	r2, [r3, #0]
      tlm_msg.speed = tmp;
 8001660:	4b0f      	ldr	r3, [pc, #60]	@ (80016a0 <parseTelemetryCmt+0x180>)
 8001662:	881b      	ldrh	r3, [r3, #0]
 8001664:	b21a      	sxth	r2, r3
 8001666:	4b0f      	ldr	r3, [pc, #60]	@ (80016a4 <parseTelemetryCmt+0x184>)
 8001668:	811a      	strh	r2, [r3, #8]
      tlm_rx_idx++;
 800166a:	4b0c      	ldr	r3, [pc, #48]	@ (800169c <parseTelemetryCmt+0x17c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	3301      	adds	r3, #1
 8001670:	4a0a      	ldr	r2, [pc, #40]	@ (800169c <parseTelemetryCmt+0x17c>)
 8001672:	6013      	str	r3, [r2, #0]
      break;
 8001674:	e00b      	b.n	800168e <parseTelemetryCmt+0x16e>

    case 9:
      tlm_msg.sum = rx_data;
 8001676:	4a0b      	ldr	r2, [pc, #44]	@ (80016a4 <parseTelemetryCmt+0x184>)
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	7293      	strb	r3, [r2, #10]
      tlm_rx_idx = 0;
 800167c:	4b07      	ldr	r3, [pc, #28]	@ (800169c <parseTelemetryCmt+0x17c>)
 800167e:	2200      	movs	r2, #0
 8001680:	601a      	str	r2, [r3, #0]
      break;
 8001682:	e004      	b.n	800168e <parseTelemetryCmt+0x16e>

    default:
      tlm_rx_idx = 0;
 8001684:	4b05      	ldr	r3, [pc, #20]	@ (800169c <parseTelemetryCmt+0x17c>)
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
      break;
 800168a:	e000      	b.n	800168e <parseTelemetryCmt+0x16e>
      break;
 800168c:	bf00      	nop
  }
}
 800168e:	bf00      	nop
 8001690:	370c      	adds	r7, #12
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	20000328 	.word	0x20000328
 80016a0:	20000324 	.word	0x20000324
 80016a4:	20000318 	.word	0x20000318

080016a8 <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char * ptr, int len)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit_DMA(&huart1, (uint8_t *)ptr, len);  // 2ms
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	461a      	mov	r2, r3
 80016ba:	68b9      	ldr	r1, [r7, #8]
 80016bc:	4803      	ldr	r0, [pc, #12]	@ (80016cc <_write+0x24>)
 80016be:	f007 f87d 	bl	80087bc <HAL_UART_Transmit_DMA>
  return len;
 80016c2:	687b      	ldr	r3, [r7, #4]
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	200008a4 	.word	0x200008a4

080016d0 <HAL_UART_RxCpltCallback>:
uint8_t uart3_rx_buf[10] = {0}, esc_tlm_buf[ESC_TLM_BUF_SIZE];
volatile bool uart_rx_flag = false, uart3_rx_flag = false;
volatile uint32_t uart_rx_cnt = 0, uart3_rx_cnt = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef * huart)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1) {
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	4a18      	ldr	r2, [pc, #96]	@ (8001740 <HAL_UART_RxCpltCallback+0x70>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d10d      	bne.n	80016fe <HAL_UART_RxCpltCallback+0x2e>
    uart_rx_flag = true;
 80016e2:	4b18      	ldr	r3, [pc, #96]	@ (8001744 <HAL_UART_RxCpltCallback+0x74>)
 80016e4:	2201      	movs	r2, #1
 80016e6:	701a      	strb	r2, [r3, #0]
    uart_rx_cnt++;
 80016e8:	4b17      	ldr	r3, [pc, #92]	@ (8001748 <HAL_UART_RxCpltCallback+0x78>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	3301      	adds	r3, #1
 80016ee:	4a16      	ldr	r2, [pc, #88]	@ (8001748 <HAL_UART_RxCpltCallback+0x78>)
 80016f0:	6013      	str	r3, [r2, #0]
    HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 80016f2:	2201      	movs	r2, #1
 80016f4:	4915      	ldr	r1, [pc, #84]	@ (800174c <HAL_UART_RxCpltCallback+0x7c>)
 80016f6:	4816      	ldr	r0, [pc, #88]	@ (8001750 <HAL_UART_RxCpltCallback+0x80>)
 80016f8:	f007 f81c 	bl	8008734 <HAL_UART_Receive_IT>
    esc_tlm_buf[uart3_rx_cnt] = uart3_rx_buf[0];
    uart3_rx_cnt++;
    parseTelemetryCmt(uart3_rx_buf[0]);
    HAL_UART_Receive_IT(&huart3, uart3_rx_buf, 1);
  }
}
 80016fc:	e01c      	b.n	8001738 <HAL_UART_RxCpltCallback+0x68>
  } else if (huart->Instance == USART3) {
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a14      	ldr	r2, [pc, #80]	@ (8001754 <HAL_UART_RxCpltCallback+0x84>)
 8001704:	4293      	cmp	r3, r2
 8001706:	d117      	bne.n	8001738 <HAL_UART_RxCpltCallback+0x68>
    uart3_rx_flag = true;
 8001708:	4b13      	ldr	r3, [pc, #76]	@ (8001758 <HAL_UART_RxCpltCallback+0x88>)
 800170a:	2201      	movs	r2, #1
 800170c:	701a      	strb	r2, [r3, #0]
    esc_tlm_buf[uart3_rx_cnt] = uart3_rx_buf[0];
 800170e:	4b13      	ldr	r3, [pc, #76]	@ (800175c <HAL_UART_RxCpltCallback+0x8c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a13      	ldr	r2, [pc, #76]	@ (8001760 <HAL_UART_RxCpltCallback+0x90>)
 8001714:	7811      	ldrb	r1, [r2, #0]
 8001716:	4a13      	ldr	r2, [pc, #76]	@ (8001764 <HAL_UART_RxCpltCallback+0x94>)
 8001718:	54d1      	strb	r1, [r2, r3]
    uart3_rx_cnt++;
 800171a:	4b10      	ldr	r3, [pc, #64]	@ (800175c <HAL_UART_RxCpltCallback+0x8c>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	3301      	adds	r3, #1
 8001720:	4a0e      	ldr	r2, [pc, #56]	@ (800175c <HAL_UART_RxCpltCallback+0x8c>)
 8001722:	6013      	str	r3, [r2, #0]
    parseTelemetryCmt(uart3_rx_buf[0]);
 8001724:	4b0e      	ldr	r3, [pc, #56]	@ (8001760 <HAL_UART_RxCpltCallback+0x90>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff fef9 	bl	8001520 <parseTelemetryCmt>
    HAL_UART_Receive_IT(&huart3, uart3_rx_buf, 1);
 800172e:	2201      	movs	r2, #1
 8001730:	490b      	ldr	r1, [pc, #44]	@ (8001760 <HAL_UART_RxCpltCallback+0x90>)
 8001732:	480d      	ldr	r0, [pc, #52]	@ (8001768 <HAL_UART_RxCpltCallback+0x98>)
 8001734:	f006 fffe 	bl	8008734 <HAL_UART_Receive_IT>
}
 8001738:	bf00      	nop
 800173a:	3708      	adds	r7, #8
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40013800 	.word	0x40013800
 8001744:	200003a8 	.word	0x200003a8
 8001748:	200003ac 	.word	0x200003ac
 800174c:	2000032c 	.word	0x2000032c
 8001750:	200008a4 	.word	0x200008a4
 8001754:	40004800 	.word	0x40004800
 8001758:	200003a9 	.word	0x200003a9
 800175c:	200003b0 	.word	0x200003b0
 8001760:	20000338 	.word	0x20000338
 8001764:	20000344 	.word	0x20000344
 8001768:	2000092c 	.word	0x2000092c

0800176c <HAL_CAN_RxFifo0MsgPendingCallback>:
volatile float serv_angle = 0, dribbler_speed = 0;
volatile int servo_timeout_cnt = 0, dribbler_timeout_cnt = 0;
volatile float battery_voltage = 0;
volatile uint32_t can_rx_cnt = 0;
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef * hcan)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b08c      	sub	sp, #48	@ 0x30
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  can_msg_buf_t can_rx_buf;
  CAN_RxHeaderTypeDef can_rx_header;
  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can_rx_header, can_rx_buf.data) != HAL_OK) {
 8001774:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001778:	f107 020c 	add.w	r2, r7, #12
 800177c:	2100      	movs	r1, #0
 800177e:	6878      	ldr	r0, [r7, #4]
 8001780:	f002 fdc8 	bl	8004314 <HAL_CAN_GetRxMessage>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
    /* Reception Error */
    Error_Handler();
 800178a:	f000 fbb4 	bl	8001ef6 <Error_Handler>
  }

  can_rx_cnt++;
 800178e:	4b14      	ldr	r3, [pc, #80]	@ (80017e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	3301      	adds	r3, #1
 8001794:	4a12      	ldr	r2, [pc, #72]	@ (80017e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8001796:	6013      	str	r3, [r2, #0]
  switch (can_rx_header.StdId) {
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800179e:	d018      	beq.n	80017d2 <HAL_CAN_RxFifo0MsgPendingCallback+0x66>
 80017a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80017a4:	d817      	bhi.n	80017d6 <HAL_CAN_RxFifo0MsgPendingCallback+0x6a>
 80017a6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80017aa:	d004      	beq.n	80017b6 <HAL_CAN_RxFifo0MsgPendingCallback+0x4a>
 80017ac:	f240 1205 	movw	r2, #261	@ 0x105
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d007      	beq.n	80017c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>
      break;

    case 0x300:
      break;
    default:
      break;
 80017b4:	e00f      	b.n	80017d6 <HAL_CAN_RxFifo0MsgPendingCallback+0x6a>
      dribbler_timeout_cnt = 0;
 80017b6:	4b0b      	ldr	r3, [pc, #44]	@ (80017e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
      dribbler_speed = can_rx_buf.speed;
 80017bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017be:	4a0a      	ldr	r2, [pc, #40]	@ (80017e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 80017c0:	6013      	str	r3, [r2, #0]
      break;
 80017c2:	e009      	b.n	80017d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
      servo_timeout_cnt = 0;
 80017c4:	4b09      	ldr	r3, [pc, #36]	@ (80017ec <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
      serv_angle = can_rx_buf.speed;
 80017ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017cc:	4a08      	ldr	r2, [pc, #32]	@ (80017f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x84>)
 80017ce:	6013      	str	r3, [r2, #0]
      break;
 80017d0:	e002      	b.n	80017d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
      break;
 80017d2:	bf00      	nop
 80017d4:	e000      	b.n	80017d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>
      break;
 80017d6:	bf00      	nop
  }
}
 80017d8:	bf00      	nop
 80017da:	3730      	adds	r7, #48	@ 0x30
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	200003c8 	.word	0x200003c8
 80017e4:	200003c0 	.word	0x200003c0
 80017e8:	200003b8 	.word	0x200003b8
 80017ec:	200003bc 	.word	0x200003bc
 80017f0:	200003b4 	.word	0x200003b4
 80017f4:	00000000 	.word	0x00000000

080017f8 <ball_sensor>:

int32_t ball_detect[2] = {0, 0};

void ball_sensor(void)
{
 80017f8:	b5b0      	push	{r4, r5, r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
  static int32_t ball_detect_process = 0;
  static int32_t adc_raw[3];

  bool ball_detected[2];

  switch (ball_detect_process) {
 80017fe:	4b96      	ldr	r3, [pc, #600]	@ (8001a58 <ball_sensor+0x260>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	2b02      	cmp	r3, #2
 8001804:	f000 8091 	beq.w	800192a <ball_sensor+0x132>
 8001808:	2b02      	cmp	r3, #2
 800180a:	f300 810e 	bgt.w	8001a2a <ball_sensor+0x232>
 800180e:	2b00      	cmp	r3, #0
 8001810:	d002      	beq.n	8001818 <ball_sensor+0x20>
 8001812:	2b01      	cmp	r3, #1
 8001814:	d02a      	beq.n	800186c <ball_sensor+0x74>
 8001816:	e108      	b.n	8001a2a <ball_sensor+0x232>
    case 0:
      HAL_GPIO_WritePin(PHOTO_0_GPIO_Port, PHOTO_0_Pin, GPIO_PIN_RESET);
 8001818:	2200      	movs	r2, #0
 800181a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800181e:	488f      	ldr	r0, [pc, #572]	@ (8001a5c <ball_sensor+0x264>)
 8001820:	f003 fdbe 	bl	80053a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(PHOTO_1_GPIO_Port, PHOTO_1_Pin, GPIO_PIN_SET);
 8001824:	2201      	movs	r2, #1
 8001826:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800182a:	488c      	ldr	r0, [pc, #560]	@ (8001a5c <ball_sensor+0x264>)
 800182c:	f003 fdb8 	bl	80053a0 <HAL_GPIO_WritePin>
      adc_raw[0] = HAL_ADC_GetValue(&hadc2);
 8001830:	488b      	ldr	r0, [pc, #556]	@ (8001a60 <ball_sensor+0x268>)
 8001832:	f001 fd3b 	bl	80032ac <HAL_ADC_GetValue>
 8001836:	4603      	mov	r3, r0
 8001838:	461a      	mov	r2, r3
 800183a:	4b8a      	ldr	r3, [pc, #552]	@ (8001a64 <ball_sensor+0x26c>)
 800183c:	601a      	str	r2, [r3, #0]
      ball_detect_process++;
 800183e:	4b86      	ldr	r3, [pc, #536]	@ (8001a58 <ball_sensor+0x260>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	3301      	adds	r3, #1
 8001844:	4a84      	ldr	r2, [pc, #528]	@ (8001a58 <ball_sensor+0x260>)
 8001846:	6013      	str	r3, [r2, #0]

      speed_msg.speed = tlm_msg.speed;
 8001848:	4b87      	ldr	r3, [pc, #540]	@ (8001a68 <ball_sensor+0x270>)
 800184a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800184e:	ee07 3a90 	vmov	s15, r3
 8001852:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001856:	4b85      	ldr	r3, [pc, #532]	@ (8001a6c <ball_sensor+0x274>)
 8001858:	edc3 7a00 	vstr	s15, [r3]
      can_send(0x204, speed_msg);
 800185c:	4b83      	ldr	r3, [pc, #524]	@ (8001a6c <ball_sensor+0x274>)
 800185e:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001862:	f44f 7001 	mov.w	r0, #516	@ 0x204
 8001866:	f7ff fc43 	bl	80010f0 <can_send>
      break;
 800186a:	e0e2      	b.n	8001a32 <ball_sensor+0x23a>

    case 1:
      HAL_GPIO_WritePin(PHOTO_0_GPIO_Port, PHOTO_0_Pin, GPIO_PIN_SET);
 800186c:	2201      	movs	r2, #1
 800186e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001872:	487a      	ldr	r0, [pc, #488]	@ (8001a5c <ball_sensor+0x264>)
 8001874:	f003 fd94 	bl	80053a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(PHOTO_1_GPIO_Port, PHOTO_1_Pin, GPIO_PIN_RESET);
 8001878:	2200      	movs	r2, #0
 800187a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800187e:	4877      	ldr	r0, [pc, #476]	@ (8001a5c <ball_sensor+0x264>)
 8001880:	f003 fd8e 	bl	80053a0 <HAL_GPIO_WritePin>

      adc_raw[1] = HAL_ADC_GetValue(&hadc2);
 8001884:	4876      	ldr	r0, [pc, #472]	@ (8001a60 <ball_sensor+0x268>)
 8001886:	f001 fd11 	bl	80032ac <HAL_ADC_GetValue>
 800188a:	4603      	mov	r3, r0
 800188c:	461a      	mov	r2, r3
 800188e:	4b75      	ldr	r3, [pc, #468]	@ (8001a64 <ball_sensor+0x26c>)
 8001890:	605a      	str	r2, [r3, #4]

      ball_detect_process++;
 8001892:	4b71      	ldr	r3, [pc, #452]	@ (8001a58 <ball_sensor+0x260>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	3301      	adds	r3, #1
 8001898:	4a6f      	ldr	r2, [pc, #444]	@ (8001a58 <ball_sensor+0x260>)
 800189a:	6013      	str	r3, [r2, #0]
      battery_voltage = battery_voltage * 0.9 + (HAL_ADC_GetValue(&hadc1) * 36.3 / 4096) * 0.1;
 800189c:	4b74      	ldr	r3, [pc, #464]	@ (8001a70 <ball_sensor+0x278>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7fe fe51 	bl	8000548 <__aeabi_f2d>
 80018a6:	a366      	add	r3, pc, #408	@ (adr r3, 8001a40 <ball_sensor+0x248>)
 80018a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ac:	f7fe fea4 	bl	80005f8 <__aeabi_dmul>
 80018b0:	4602      	mov	r2, r0
 80018b2:	460b      	mov	r3, r1
 80018b4:	4614      	mov	r4, r2
 80018b6:	461d      	mov	r5, r3
 80018b8:	486e      	ldr	r0, [pc, #440]	@ (8001a74 <ball_sensor+0x27c>)
 80018ba:	f001 fcf7 	bl	80032ac <HAL_ADC_GetValue>
 80018be:	4603      	mov	r3, r0
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe fe1f 	bl	8000504 <__aeabi_ui2d>
 80018c6:	a360      	add	r3, pc, #384	@ (adr r3, 8001a48 <ball_sensor+0x250>)
 80018c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018cc:	f7fe fe94 	bl	80005f8 <__aeabi_dmul>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	4610      	mov	r0, r2
 80018d6:	4619      	mov	r1, r3
 80018d8:	f04f 0200 	mov.w	r2, #0
 80018dc:	4b66      	ldr	r3, [pc, #408]	@ (8001a78 <ball_sensor+0x280>)
 80018de:	f7fe ffb5 	bl	800084c <__aeabi_ddiv>
 80018e2:	4602      	mov	r2, r0
 80018e4:	460b      	mov	r3, r1
 80018e6:	4610      	mov	r0, r2
 80018e8:	4619      	mov	r1, r3
 80018ea:	a359      	add	r3, pc, #356	@ (adr r3, 8001a50 <ball_sensor+0x258>)
 80018ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f0:	f7fe fe82 	bl	80005f8 <__aeabi_dmul>
 80018f4:	4602      	mov	r2, r0
 80018f6:	460b      	mov	r3, r1
 80018f8:	4620      	mov	r0, r4
 80018fa:	4629      	mov	r1, r5
 80018fc:	f7fe fcc6 	bl	800028c <__adddf3>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4610      	mov	r0, r2
 8001906:	4619      	mov	r1, r3
 8001908:	f7ff f96e 	bl	8000be8 <__aeabi_d2f>
 800190c:	4603      	mov	r3, r0
 800190e:	4a58      	ldr	r2, [pc, #352]	@ (8001a70 <ball_sensor+0x278>)
 8001910:	6013      	str	r3, [r2, #0]
      voltage_msg.voltage = battery_voltage;
 8001912:	4b57      	ldr	r3, [pc, #348]	@ (8001a70 <ball_sensor+0x278>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	4a59      	ldr	r2, [pc, #356]	@ (8001a7c <ball_sensor+0x284>)
 8001918:	6013      	str	r3, [r2, #0]
      can_send(0x214, voltage_msg);
 800191a:	4b58      	ldr	r3, [pc, #352]	@ (8001a7c <ball_sensor+0x284>)
 800191c:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001920:	f44f 7005 	mov.w	r0, #532	@ 0x214
 8001924:	f7ff fbe4 	bl	80010f0 <can_send>
      break;
 8001928:	e083      	b.n	8001a32 <ball_sensor+0x23a>

    case 2:

      HAL_GPIO_WritePin(PHOTO_0_GPIO_Port, PHOTO_0_Pin, GPIO_PIN_RESET);
 800192a:	2200      	movs	r2, #0
 800192c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001930:	484a      	ldr	r0, [pc, #296]	@ (8001a5c <ball_sensor+0x264>)
 8001932:	f003 fd35 	bl	80053a0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(PHOTO_1_GPIO_Port, PHOTO_1_Pin, GPIO_PIN_RESET);
 8001936:	2200      	movs	r2, #0
 8001938:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800193c:	4847      	ldr	r0, [pc, #284]	@ (8001a5c <ball_sensor+0x264>)
 800193e:	f003 fd2f 	bl	80053a0 <HAL_GPIO_WritePin>

      adc_raw[2] = HAL_ADC_GetValue(&hadc2);
 8001942:	4847      	ldr	r0, [pc, #284]	@ (8001a60 <ball_sensor+0x268>)
 8001944:	f001 fcb2 	bl	80032ac <HAL_ADC_GetValue>
 8001948:	4603      	mov	r3, r0
 800194a:	461a      	mov	r2, r3
 800194c:	4b45      	ldr	r3, [pc, #276]	@ (8001a64 <ball_sensor+0x26c>)
 800194e:	609a      	str	r2, [r3, #8]

      ball_detect[0] = adc_raw[0] - adc_raw[1];
 8001950:	4b44      	ldr	r3, [pc, #272]	@ (8001a64 <ball_sensor+0x26c>)
 8001952:	681a      	ldr	r2, [r3, #0]
 8001954:	4b43      	ldr	r3, [pc, #268]	@ (8001a64 <ball_sensor+0x26c>)
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	4a49      	ldr	r2, [pc, #292]	@ (8001a80 <ball_sensor+0x288>)
 800195c:	6013      	str	r3, [r2, #0]
      ball_detect[1] = adc_raw[0] - adc_raw[2];
 800195e:	4b41      	ldr	r3, [pc, #260]	@ (8001a64 <ball_sensor+0x26c>)
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	4b40      	ldr	r3, [pc, #256]	@ (8001a64 <ball_sensor+0x26c>)
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	4a45      	ldr	r2, [pc, #276]	@ (8001a80 <ball_sensor+0x288>)
 800196a:	6053      	str	r3, [r2, #4]

      if (HAL_GPIO_ReadPin(SW_2_GPIO_Port, SW_2_Pin) == GPIO_PIN_RESET) {
 800196c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001970:	483a      	ldr	r0, [pc, #232]	@ (8001a5c <ball_sensor+0x264>)
 8001972:	f003 fcfd 	bl	8005370 <HAL_GPIO_ReadPin>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d105      	bne.n	8001988 <ball_sensor+0x190>
        ball_detect[0] = 0;
 800197c:	4b40      	ldr	r3, [pc, #256]	@ (8001a80 <ball_sensor+0x288>)
 800197e:	2200      	movs	r2, #0
 8001980:	601a      	str	r2, [r3, #0]
        ball_detect[1] = 0;
 8001982:	4b3f      	ldr	r3, [pc, #252]	@ (8001a80 <ball_sensor+0x288>)
 8001984:	2200      	movs	r2, #0
 8001986:	605a      	str	r2, [r3, #4]
      }

      //
      if (ball_detect[1] < BALL_DETECTOR_THRESH) {
 8001988:	4b3d      	ldr	r3, [pc, #244]	@ (8001a80 <ball_sensor+0x288>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001990:	da08      	bge.n	80019a4 <ball_sensor+0x1ac>
        ball_detected[0] = true;
 8001992:	2301      	movs	r3, #1
 8001994:	713b      	strb	r3, [r7, #4]
        HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8001996:	2201      	movs	r2, #1
 8001998:	2140      	movs	r1, #64	@ 0x40
 800199a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800199e:	f003 fcff 	bl	80053a0 <HAL_GPIO_WritePin>
 80019a2:	e007      	b.n	80019b4 <ball_sensor+0x1bc>
      } else {
        ball_detected[0] = false;
 80019a4:	2300      	movs	r3, #0
 80019a6:	713b      	strb	r3, [r7, #4]
        HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 80019a8:	2200      	movs	r2, #0
 80019aa:	2140      	movs	r1, #64	@ 0x40
 80019ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019b0:	f003 fcf6 	bl	80053a0 <HAL_GPIO_WritePin>
      }
      if (ball_detect[0] < BALL_DETECTOR_THRESH) {
 80019b4:	4b32      	ldr	r3, [pc, #200]	@ (8001a80 <ball_sensor+0x288>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80019bc:	da08      	bge.n	80019d0 <ball_sensor+0x1d8>
        ball_detected[1] = true;
 80019be:	2301      	movs	r3, #1
 80019c0:	717b      	strb	r3, [r7, #5]
        HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 80019c2:	2201      	movs	r2, #1
 80019c4:	2180      	movs	r1, #128	@ 0x80
 80019c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019ca:	f003 fce9 	bl	80053a0 <HAL_GPIO_WritePin>
 80019ce:	e007      	b.n	80019e0 <ball_sensor+0x1e8>
      } else {
        ball_detected[1] = false;
 80019d0:	2300      	movs	r3, #0
 80019d2:	717b      	strb	r3, [r7, #5]
        HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 80019d4:	2200      	movs	r2, #0
 80019d6:	2180      	movs	r1, #128	@ 0x80
 80019d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019dc:	f003 fce0 	bl	80053a0 <HAL_GPIO_WritePin>
      }

      if (ball_detected[0]) {
 80019e0:	793b      	ldrb	r3, [r7, #4]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d006      	beq.n	80019f4 <ball_sensor+0x1fc>
        ball_msg.data[0] = 1;
 80019e6:	4b27      	ldr	r3, [pc, #156]	@ (8001a84 <ball_sensor+0x28c>)
 80019e8:	2201      	movs	r2, #1
 80019ea:	701a      	strb	r2, [r3, #0]
        ball_msg.data[1] = 0;
 80019ec:	4b25      	ldr	r3, [pc, #148]	@ (8001a84 <ball_sensor+0x28c>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	705a      	strb	r2, [r3, #1]
 80019f2:	e00f      	b.n	8001a14 <ball_sensor+0x21c>
      } else if (ball_detected[1]) {
 80019f4:	797b      	ldrb	r3, [r7, #5]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d006      	beq.n	8001a08 <ball_sensor+0x210>
        ball_msg.data[0] = 1;
 80019fa:	4b22      	ldr	r3, [pc, #136]	@ (8001a84 <ball_sensor+0x28c>)
 80019fc:	2201      	movs	r2, #1
 80019fe:	701a      	strb	r2, [r3, #0]
        ball_msg.data[1] = 5;
 8001a00:	4b20      	ldr	r3, [pc, #128]	@ (8001a84 <ball_sensor+0x28c>)
 8001a02:	2205      	movs	r2, #5
 8001a04:	705a      	strb	r2, [r3, #1]
 8001a06:	e005      	b.n	8001a14 <ball_sensor+0x21c>
      } else {
        ball_msg.data[0] = 0;
 8001a08:	4b1e      	ldr	r3, [pc, #120]	@ (8001a84 <ball_sensor+0x28c>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	701a      	strb	r2, [r3, #0]
        ball_msg.data[1] = 0;
 8001a0e:	4b1d      	ldr	r3, [pc, #116]	@ (8001a84 <ball_sensor+0x28c>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	705a      	strb	r2, [r3, #1]
      }

      can_send(0x240, ball_msg);
 8001a14:	4b1b      	ldr	r3, [pc, #108]	@ (8001a84 <ball_sensor+0x28c>)
 8001a16:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001a1a:	f44f 7010 	mov.w	r0, #576	@ 0x240
 8001a1e:	f7ff fb67 	bl	80010f0 <can_send>

      ball_detect_process = 0;
 8001a22:	4b0d      	ldr	r3, [pc, #52]	@ (8001a58 <ball_sensor+0x260>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
      break;
 8001a28:	e003      	b.n	8001a32 <ball_sensor+0x23a>

    default:
      ball_detect_process = 0;
 8001a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a58 <ball_sensor+0x260>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]
      break;
 8001a30:	bf00      	nop
  }
}
 8001a32:	bf00      	nop
 8001a34:	3708      	adds	r7, #8
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bdb0      	pop	{r4, r5, r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	f3af 8000 	nop.w
 8001a40:	cccccccd 	.word	0xcccccccd
 8001a44:	3feccccc 	.word	0x3feccccc
 8001a48:	66666666 	.word	0x66666666
 8001a4c:	40422666 	.word	0x40422666
 8001a50:	9999999a 	.word	0x9999999a
 8001a54:	3fb99999 	.word	0x3fb99999
 8001a58:	200003d4 	.word	0x200003d4
 8001a5c:	48000400 	.word	0x48000400
 8001a60:	20000248 	.word	0x20000248
 8001a64:	200003d8 	.word	0x200003d8
 8001a68:	20000318 	.word	0x20000318
 8001a6c:	200003e4 	.word	0x200003e4
 8001a70:	200003c4 	.word	0x200003c4
 8001a74:	200001f8 	.word	0x200001f8
 8001a78:	40b00000 	.word	0x40b00000
 8001a7c:	200003ec 	.word	0x200003ec
 8001a80:	200003cc 	.word	0x200003cc
 8001a84:	200003f4 	.word	0x200003f4

08001a88 <HAL_TIM_PeriodElapsedCallback>:

// 2kHz cycle
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim)
{
 8001a88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a8c:	b09b      	sub	sp, #108	@ 0x6c
 8001a8e:	af10      	add	r7, sp, #64	@ 0x40
 8001a90:	6278      	str	r0, [r7, #36]	@ 0x24
  static uint32_t print_interval = 0;
  ball_sensor();
 8001a92:	f7ff feb1 	bl	80017f8 <ball_sensor>

  print_interval++;
 8001a96:	4b8d      	ldr	r3, [pc, #564]	@ (8001ccc <HAL_TIM_PeriodElapsedCallback+0x244>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	3301      	adds	r3, #1
 8001a9c:	4a8b      	ldr	r2, [pc, #556]	@ (8001ccc <HAL_TIM_PeriodElapsedCallback+0x244>)
 8001a9e:	6013      	str	r3, [r2, #0]
  if (print_interval >= 200) {
 8001aa0:	4b8a      	ldr	r3, [pc, #552]	@ (8001ccc <HAL_TIM_PeriodElapsedCallback+0x244>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	2bc7      	cmp	r3, #199	@ 0xc7
 8001aa6:	f240 810b 	bls.w	8001cc0 <HAL_TIM_PeriodElapsedCallback+0x238>
    print_interval = 0;
 8001aaa:	4b88      	ldr	r3, [pc, #544]	@ (8001ccc <HAL_TIM_PeriodElapsedCallback+0x244>)
 8001aac:	2200      	movs	r2, #0
 8001aae:	601a      	str	r2, [r3, #0]
    printf(
 8001ab0:	4b87      	ldr	r3, [pc, #540]	@ (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7fe fd47 	bl	8000548 <__aeabi_f2d>
 8001aba:	4680      	mov	r8, r0
 8001abc:	4689      	mov	r9, r1
      "\e[0mbatt %4.1f spd %4d Mbx %ld can rx %3ld uart rx %4ld %4ld dribbler %6.3f servo %6.3f timeout %4d %4d ball %+5ld %+5ld %d%d \n", battery_voltage, tlm_msg.speed,
 8001abe:	4b85      	ldr	r3, [pc, #532]	@ (8001cd4 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8001ac0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    printf(
 8001ac4:	623b      	str	r3, [r7, #32]
 8001ac6:	4884      	ldr	r0, [pc, #528]	@ (8001cd8 <HAL_TIM_PeriodElapsedCallback+0x250>)
 8001ac8:	f002 fbef 	bl	80042aa <HAL_CAN_GetTxMailboxesFreeLevel>
 8001acc:	61f8      	str	r0, [r7, #28]
 8001ace:	4b83      	ldr	r3, [pc, #524]	@ (8001cdc <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	61ba      	str	r2, [r7, #24]
 8001ad4:	4b82      	ldr	r3, [pc, #520]	@ (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001ad6:	6819      	ldr	r1, [r3, #0]
 8001ad8:	6179      	str	r1, [r7, #20]
 8001ada:	4b82      	ldr	r3, [pc, #520]	@ (8001ce4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001adc:	681c      	ldr	r4, [r3, #0]
 8001ade:	613c      	str	r4, [r7, #16]
 8001ae0:	4b81      	ldr	r3, [pc, #516]	@ (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7fe fd2f 	bl	8000548 <__aeabi_f2d>
 8001aea:	4604      	mov	r4, r0
 8001aec:	460d      	mov	r5, r1
 8001aee:	4b7f      	ldr	r3, [pc, #508]	@ (8001cec <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7fe fd28 	bl	8000548 <__aeabi_f2d>
 8001af8:	4b7d      	ldr	r3, [pc, #500]	@ (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001afa:	681e      	ldr	r6, [r3, #0]
 8001afc:	60fe      	str	r6, [r7, #12]
 8001afe:	4b7d      	ldr	r3, [pc, #500]	@ (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	60bb      	str	r3, [r7, #8]
 8001b04:	4b7c      	ldr	r3, [pc, #496]	@ (8001cf8 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	607a      	str	r2, [r7, #4]
 8001b0a:	4b7b      	ldr	r3, [pc, #492]	@ (8001cf8 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001b0c:	685e      	ldr	r6, [r3, #4]
 8001b0e:	4b7b      	ldr	r3, [pc, #492]	@ (8001cfc <HAL_TIM_PeriodElapsedCallback+0x274>)
 8001b10:	781b      	ldrb	r3, [r3, #0]
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	461a      	mov	r2, r3
 8001b16:	4b7a      	ldr	r3, [pc, #488]	@ (8001d00 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	b2db      	uxtb	r3, r3
 8001b1c:	930f      	str	r3, [sp, #60]	@ 0x3c
 8001b1e:	920e      	str	r2, [sp, #56]	@ 0x38
 8001b20:	960d      	str	r6, [sp, #52]	@ 0x34
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	920c      	str	r2, [sp, #48]	@ 0x30
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001b2a:	68fe      	ldr	r6, [r7, #12]
 8001b2c:	960a      	str	r6, [sp, #40]	@ 0x28
 8001b2e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8001b32:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8001b36:	693c      	ldr	r4, [r7, #16]
 8001b38:	9404      	str	r4, [sp, #16]
 8001b3a:	6979      	ldr	r1, [r7, #20]
 8001b3c:	9103      	str	r1, [sp, #12]
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	9202      	str	r2, [sp, #8]
 8001b42:	69fa      	ldr	r2, [r7, #28]
 8001b44:	9201      	str	r2, [sp, #4]
 8001b46:	6a3b      	ldr	r3, [r7, #32]
 8001b48:	9300      	str	r3, [sp, #0]
 8001b4a:	4642      	mov	r2, r8
 8001b4c:	464b      	mov	r3, r9
 8001b4e:	486d      	ldr	r0, [pc, #436]	@ (8001d04 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8001b50:	f009 f83a 	bl	800abc8 <iprintf>
      HAL_CAN_GetTxMailboxesFreeLevel(&hcan), can_rx_cnt, uart_rx_cnt, uart3_rx_cnt, dribbler_speed, serv_angle, dribbler_timeout_cnt, servo_timeout_cnt, ball_detect[0], ball_detect[1], uart3_rx_flag,
      uart_rx_flag);

    if (HAL_GPIO_ReadPin(SW_3_GPIO_Port, SW_3_Pin) == GPIO_PIN_RESET) {
 8001b54:	2108      	movs	r1, #8
 8001b56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b5a:	f003 fc09 	bl	8005370 <HAL_GPIO_ReadPin>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d10e      	bne.n	8001b82 <HAL_TIM_PeriodElapsedCallback+0xfa>
      lcdPrint(&hi2c1, battery_voltage, can_rx_cnt, ball_detect[0], ball_detect[1]);
 8001b64:	4b5a      	ldr	r3, [pc, #360]	@ (8001cd0 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8001b66:	edd3 7a00 	vldr	s15, [r3]
 8001b6a:	4b5c      	ldr	r3, [pc, #368]	@ (8001cdc <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4619      	mov	r1, r3
 8001b70:	4b61      	ldr	r3, [pc, #388]	@ (8001cf8 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	4b60      	ldr	r3, [pc, #384]	@ (8001cf8 <HAL_TIM_PeriodElapsedCallback+0x270>)
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	eeb0 0a67 	vmov.f32	s0, s15
 8001b7c:	4862      	ldr	r0, [pc, #392]	@ (8001d08 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8001b7e:	f7ff fc71 	bl	8001464 <lcdPrint>
    }

    // TEL (LED0,PA3)
    if (uart3_rx_cnt > 0) {
 8001b82:	4b58      	ldr	r3, [pc, #352]	@ (8001ce4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d006      	beq.n	8001b98 <HAL_TIM_PeriodElapsedCallback+0x110>
      HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b90:	485e      	ldr	r0, [pc, #376]	@ (8001d0c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001b92:	f003 fc05 	bl	80053a0 <HAL_GPIO_WritePin>
 8001b96:	e005      	b.n	8001ba4 <HAL_TIM_PeriodElapsedCallback+0x11c>
    } else {
      HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001b9e:	485b      	ldr	r0, [pc, #364]	@ (8001d0c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001ba0:	f003 fbfe 	bl	80053a0 <HAL_GPIO_WritePin>
    }

    // RX (can rx,LED2,PA5)
    if (can_rx_cnt > 0) {
 8001ba4:	4b4d      	ldr	r3, [pc, #308]	@ (8001cdc <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d006      	beq.n	8001bba <HAL_TIM_PeriodElapsedCallback+0x132>
      HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 8001bac:	2201      	movs	r2, #1
 8001bae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001bb2:	4856      	ldr	r0, [pc, #344]	@ (8001d0c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001bb4:	f003 fbf4 	bl	80053a0 <HAL_GPIO_WritePin>
 8001bb8:	e005      	b.n	8001bc6 <HAL_TIM_PeriodElapsedCallback+0x13e>
    } else {
      HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET);
 8001bba:	2200      	movs	r2, #0
 8001bbc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001bc0:	4852      	ldr	r0, [pc, #328]	@ (8001d0c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001bc2:	f003 fbed 	bl	80053a0 <HAL_GPIO_WritePin>
    }

    if (dribbler_speed != 0) {
 8001bc6:	4b48      	ldr	r3, [pc, #288]	@ (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001bc8:	edd3 7a00 	vldr	s15, [r3]
 8001bcc:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bd4:	d006      	beq.n	8001be4 <HAL_TIM_PeriodElapsedCallback+0x15c>
      HAL_GPIO_WritePin(LED_0_GPIO_Port, LED_0_Pin, GPIO_PIN_SET);
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bdc:	484b      	ldr	r0, [pc, #300]	@ (8001d0c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001bde:	f003 fbdf 	bl	80053a0 <HAL_GPIO_WritePin>
 8001be2:	e005      	b.n	8001bf0 <HAL_TIM_PeriodElapsedCallback+0x168>
    } else {
      HAL_GPIO_WritePin(LED_0_GPIO_Port, LED_0_Pin, GPIO_PIN_RESET);
 8001be4:	2200      	movs	r2, #0
 8001be6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bea:	4848      	ldr	r0, [pc, #288]	@ (8001d0c <HAL_TIM_PeriodElapsedCallback+0x284>)
 8001bec:	f003 fbd8 	bl	80053a0 <HAL_GPIO_WritePin>
    }

    can_rx_cnt = 0;
 8001bf0:	4b3a      	ldr	r3, [pc, #232]	@ (8001cdc <HAL_TIM_PeriodElapsedCallback+0x254>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
    uart_rx_cnt = 0;
 8001bf6:	4b3a      	ldr	r3, [pc, #232]	@ (8001ce0 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	601a      	str	r2, [r3, #0]
    uart3_rx_cnt = 0;
 8001bfc:	4b39      	ldr	r3, [pc, #228]	@ (8001ce4 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]

    if (HAL_GPIO_ReadPin(SW_0_GPIO_Port, SW_0_Pin) == GPIO_PIN_SET) {
 8001c02:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001c06:	4842      	ldr	r0, [pc, #264]	@ (8001d10 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8001c08:	f003 fbb2 	bl	8005370 <HAL_GPIO_ReadPin>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d112      	bne.n	8001c38 <HAL_TIM_PeriodElapsedCallback+0x1b0>
      htim3.Instance->CCR3 = 1500 + 600 * dribbler_speed;  // esc
 8001c12:	4b35      	ldr	r3, [pc, #212]	@ (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001c14:	edd3 7a00 	vldr	s15, [r3]
 8001c18:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001d14 <HAL_TIM_PeriodElapsedCallback+0x28c>
 8001c1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c20:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 8001d18 <HAL_TIM_PeriodElapsedCallback+0x290>
 8001c24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c28:	4b3c      	ldr	r3, [pc, #240]	@ (8001d1c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c30:	ee17 2a90 	vmov	r2, s15
 8001c34:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001c36:	e004      	b.n	8001c42 <HAL_TIM_PeriodElapsedCallback+0x1ba>
    } else {
      htim3.Instance->CCR3 = 1500 + USER_SW_ESC_PULSE_WITDH;  // esc
 8001c38:	4b38      	ldr	r3, [pc, #224]	@ (8001d1c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f44f 62e1 	mov.w	r2, #1800	@ 0x708
 8001c40:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    if (HAL_GPIO_ReadPin(SW_1_GPIO_Port, SW_1_Pin) == GPIO_PIN_SET) {
 8001c42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001c4a:	f003 fb91 	bl	8005370 <HAL_GPIO_ReadPin>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d116      	bne.n	8001c82 <HAL_TIM_PeriodElapsedCallback+0x1fa>
      htim3.Instance->CCR4 = 1500 - 600 * serv_angle + SERVO_CENTOR_OFFSET;  // servo
 8001c54:	4b25      	ldr	r3, [pc, #148]	@ (8001cec <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001c56:	edd3 7a00 	vldr	s15, [r3]
 8001c5a:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8001d14 <HAL_TIM_PeriodElapsedCallback+0x28c>
 8001c5e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001c62:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001d18 <HAL_TIM_PeriodElapsedCallback+0x290>
 8001c66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c6a:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001d20 <HAL_TIM_PeriodElapsedCallback+0x298>
 8001c6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c72:	4b2a      	ldr	r3, [pc, #168]	@ (8001d1c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c7a:	ee17 2a90 	vmov	r2, s15
 8001c7e:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c80:	e004      	b.n	8001c8c <HAL_TIM_PeriodElapsedCallback+0x204>
    } else {
      htim3.Instance->CCR4 = 1500 - USER_SW_SERVO_PULSE_WITDH + SERVO_CENTOR_OFFSET;  // servo
 8001c82:	4b26      	ldr	r3, [pc, #152]	@ (8001d1c <HAL_TIM_PeriodElapsedCallback+0x294>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f240 424c 	movw	r2, #1100	@ 0x44c
 8001c8a:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    dribbler_timeout_cnt++;
 8001c8c:	4b18      	ldr	r3, [pc, #96]	@ (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	3301      	adds	r3, #1
 8001c92:	4a17      	ldr	r2, [pc, #92]	@ (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001c94:	6013      	str	r3, [r2, #0]
    servo_timeout_cnt++;
 8001c96:	4b17      	ldr	r3, [pc, #92]	@ (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	3301      	adds	r3, #1
 8001c9c:	4a15      	ldr	r2, [pc, #84]	@ (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001c9e:	6013      	str	r3, [r2, #0]
    if (dribbler_timeout_cnt > 50) {
 8001ca0:	4b13      	ldr	r3, [pc, #76]	@ (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2b32      	cmp	r3, #50	@ 0x32
 8001ca6:	dd03      	ble.n	8001cb0 <HAL_TIM_PeriodElapsedCallback+0x228>
      dribbler_speed = 0;
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x260>)
 8001caa:	f04f 0200 	mov.w	r2, #0
 8001cae:	601a      	str	r2, [r3, #0]
    }
    if (servo_timeout_cnt > 50) {
 8001cb0:	4b10      	ldr	r3, [pc, #64]	@ (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2b32      	cmp	r3, #50	@ 0x32
 8001cb6:	dd03      	ble.n	8001cc0 <HAL_TIM_PeriodElapsedCallback+0x238>
      serv_angle = 0;
 8001cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cec <HAL_TIM_PeriodElapsedCallback+0x264>)
 8001cba:	f04f 0200 	mov.w	r2, #0
 8001cbe:	601a      	str	r2, [r3, #0]
    }
  }
}
 8001cc0:	bf00      	nop
 8001cc2:	372c      	adds	r7, #44	@ 0x2c
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001cca:	bf00      	nop
 8001ccc:	200003fc 	.word	0x200003fc
 8001cd0:	200003c4 	.word	0x200003c4
 8001cd4:	20000318 	.word	0x20000318
 8001cd8:	2000029c 	.word	0x2000029c
 8001cdc:	200003c8 	.word	0x200003c8
 8001ce0:	200003ac 	.word	0x200003ac
 8001ce4:	200003b0 	.word	0x200003b0
 8001ce8:	200003b8 	.word	0x200003b8
 8001cec:	200003b4 	.word	0x200003b4
 8001cf0:	200003c0 	.word	0x200003c0
 8001cf4:	200003bc 	.word	0x200003bc
 8001cf8:	200003cc 	.word	0x200003cc
 8001cfc:	200003a9 	.word	0x200003a9
 8001d00:	200003a8 	.word	0x200003a8
 8001d04:	0800e4cc 	.word	0x0800e4cc
 8001d08:	200002c4 	.word	0x200002c4
 8001d0c:	48000800 	.word	0x48000800
 8001d10:	48000400 	.word	0x48000400
 8001d14:	44160000 	.word	0x44160000
 8001d18:	44bb8000 	.word	0x44bb8000
 8001d1c:	2000080c 	.word	0x2000080c
 8001d20:	42c80000 	.word	0x42c80000

08001d24 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d28:	f000 ff40 	bl	8002bac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d2c:	f000 f880 	bl	8001e30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d30:	f7ff fa1e 	bl	8001170 <MX_GPIO_Init>
  MX_DMA_Init();
 8001d34:	f7ff f9fe 	bl	8001134 <MX_DMA_Init>
  MX_CAN_Init();
 8001d38:	f7ff f928 	bl	8000f8c <MX_CAN_Init>
  MX_USART1_UART_Init();
 8001d3c:	f000 fdd8 	bl	80028f0 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001d40:	f000 fe06 	bl	8002950 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8001d44:	f000 fcca 	bl	80026dc <MX_TIM3_Init>
  MX_ADC2_Init();
 8001d48:	f7ff f844 	bl	8000dd4 <MX_ADC2_Init>
  MX_ADC1_Init();
 8001d4c:	f7fe ffd2 	bl	8000cf4 <MX_ADC1_Init>
  MX_TIM17_Init();
 8001d50:	f000 fd2a 	bl	80027a8 <MX_TIM17_Init>
  MX_I2C1_Init();
 8001d54:	f7ff faac 	bl	80012b0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  printf("start sub board !! %s %s\n", __DATE__, __TIME__);
 8001d58:	4a26      	ldr	r2, [pc, #152]	@ (8001df4 <main+0xd0>)
 8001d5a:	4927      	ldr	r1, [pc, #156]	@ (8001df8 <main+0xd4>)
 8001d5c:	4827      	ldr	r0, [pc, #156]	@ (8001dfc <main+0xd8>)
 8001d5e:	f008 ff33 	bl	800abc8 <iprintf>
  HAL_UART_Receive_IT(&huart3, uart3_rx_buf, 1);
 8001d62:	2201      	movs	r2, #1
 8001d64:	4926      	ldr	r1, [pc, #152]	@ (8001e00 <main+0xdc>)
 8001d66:	4827      	ldr	r0, [pc, #156]	@ (8001e04 <main+0xe0>)
 8001d68:	f006 fce4 	bl	8008734 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart1, uart_rx_buf, 1);
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	4926      	ldr	r1, [pc, #152]	@ (8001e08 <main+0xe4>)
 8001d70:	4826      	ldr	r0, [pc, #152]	@ (8001e0c <main+0xe8>)
 8001d72:	f006 fcdf 	bl	8008734 <HAL_UART_Receive_IT>

  lcdInit(&hi2c1);
 8001d76:	4826      	ldr	r0, [pc, #152]	@ (8001e10 <main+0xec>)
 8001d78:	f7ff fb1e 	bl	80013b8 <lcdInit>

  CAN_Filter_Init();
 8001d7c:	f7ff f988 	bl	8001090 <CAN_Filter_Init>
  HAL_CAN_Start(&hcan);
 8001d80:	4824      	ldr	r0, [pc, #144]	@ (8001e14 <main+0xf0>)
 8001d82:	f002 f97e 	bl	8004082 <HAL_CAN_Start>

  HAL_TIM_Base_Start_IT(&htim17);
 8001d86:	4824      	ldr	r0, [pc, #144]	@ (8001e18 <main+0xf4>)
 8001d88:	f005 fc3e 	bl	8007608 <HAL_TIM_Base_Start_IT>

  HAL_TIM_PWM_Init(&htim3);
 8001d8c:	4823      	ldr	r0, [pc, #140]	@ (8001e1c <main+0xf8>)
 8001d8e:	f005 fca5 	bl	80076dc <HAL_TIM_PWM_Init>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001d92:	2108      	movs	r1, #8
 8001d94:	4821      	ldr	r0, [pc, #132]	@ (8001e1c <main+0xf8>)
 8001d96:	f005 fcf9 	bl	800778c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001d9a:	210c      	movs	r1, #12
 8001d9c:	481f      	ldr	r0, [pc, #124]	@ (8001e1c <main+0xf8>)
 8001d9e:	f005 fcf5 	bl	800778c <HAL_TIM_PWM_Start>
  htim3.Instance->CCR3 = 0;
 8001da2:	4b1e      	ldr	r3, [pc, #120]	@ (8001e1c <main+0xf8>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2200      	movs	r2, #0
 8001da8:	63da      	str	r2, [r3, #60]	@ 0x3c
  htim3.Instance->CCR4 = 0;
 8001daa:	4b1c      	ldr	r3, [pc, #112]	@ (8001e1c <main+0xf8>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2200      	movs	r2, #0
 8001db0:	641a      	str	r2, [r3, #64]	@ 0x40
  servo_timeout_cnt = 0;
 8001db2:	4b1b      	ldr	r3, [pc, #108]	@ (8001e20 <main+0xfc>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
  dribbler_timeout_cnt = 0;
 8001db8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e24 <main+0x100>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	601a      	str	r2, [r3, #0]

  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK) {
 8001dbe:	2100      	movs	r1, #0
 8001dc0:	4819      	ldr	r0, [pc, #100]	@ (8001e28 <main+0x104>)
 8001dc2:	f001 fa80 	bl	80032c6 <HAL_ADCEx_Calibration_Start>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <main+0xac>
    /* Calibration Error */
    Error_Handler();
 8001dcc:	f000 f893 	bl	8001ef6 <Error_Handler>
  }
  if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED) != HAL_OK) {
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	4816      	ldr	r0, [pc, #88]	@ (8001e2c <main+0x108>)
 8001dd4:	f001 fa77 	bl	80032c6 <HAL_ADCEx_Calibration_Start>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <main+0xbe>
    /* Calibration Error */
    Error_Handler();
 8001dde:	f000 f88a 	bl	8001ef6 <Error_Handler>
  }

  HAL_ADC_Start(&hadc1);
 8001de2:	4811      	ldr	r0, [pc, #68]	@ (8001e28 <main+0x104>)
 8001de4:	f001 f94c 	bl	8003080 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 8001de8:	4810      	ldr	r0, [pc, #64]	@ (8001e2c <main+0x108>)
 8001dea:	f001 f949 	bl	8003080 <HAL_ADC_Start>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8001dee:	bf00      	nop
 8001df0:	e7fd      	b.n	8001dee <main+0xca>
 8001df2:	bf00      	nop
 8001df4:	0800e54c 	.word	0x0800e54c
 8001df8:	0800e558 	.word	0x0800e558
 8001dfc:	0800e564 	.word	0x0800e564
 8001e00:	20000338 	.word	0x20000338
 8001e04:	2000092c 	.word	0x2000092c
 8001e08:	2000032c 	.word	0x2000032c
 8001e0c:	200008a4 	.word	0x200008a4
 8001e10:	200002c4 	.word	0x200002c4
 8001e14:	2000029c 	.word	0x2000029c
 8001e18:	20000858 	.word	0x20000858
 8001e1c:	2000080c 	.word	0x2000080c
 8001e20:	200003bc 	.word	0x200003bc
 8001e24:	200003c0 	.word	0x200003c0
 8001e28:	200001f8 	.word	0x200001f8
 8001e2c:	20000248 	.word	0x20000248

08001e30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b09e      	sub	sp, #120	@ 0x78
 8001e34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e36:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001e3a:	2228      	movs	r2, #40	@ 0x28
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f008 ff37 	bl	800acb2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e44:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001e48:	2200      	movs	r2, #0
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	605a      	str	r2, [r3, #4]
 8001e4e:	609a      	str	r2, [r3, #8]
 8001e50:	60da      	str	r2, [r3, #12]
 8001e52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e54:	463b      	mov	r3, r7
 8001e56:	223c      	movs	r2, #60	@ 0x3c
 8001e58:	2100      	movs	r1, #0
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f008 ff29 	bl	800acb2 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_HSE;
 8001e60:	2303      	movs	r3, #3
 8001e62:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e64:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e68:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001e72:	2310      	movs	r3, #16
 8001e74:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e76:	2302      	movs	r3, #2
 8001e78:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e7a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e7e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001e80:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001e84:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001e86:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f003 ff40 	bl	8005d10 <HAL_RCC_OscConfig>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <SystemClock_Config+0x6a>
    Error_Handler();
 8001e96:	f000 f82e 	bl	8001ef6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e9a:	230f      	movs	r3, #15
 8001e9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ea6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001eaa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001eac:	2300      	movs	r3, #0
 8001eae:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001eb0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001eb4:	2102      	movs	r1, #2
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f004 ff68 	bl	8006d8c <HAL_RCC_ClockConfig>
 8001ebc:	4603      	mov	r3, r0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d001      	beq.n	8001ec6 <SystemClock_Config+0x96>
    Error_Handler();
 8001ec2:	f000 f818 	bl	8001ef6 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_USART3 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_ADC12;
 8001ec6:	23a5      	movs	r3, #165	@ 0xa5
 8001ec8:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8001ed2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ed6:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001edc:	463b      	mov	r3, r7
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f005 f98a 	bl	80071f8 <HAL_RCCEx_PeriphCLKConfig>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <SystemClock_Config+0xbe>
    Error_Handler();
 8001eea:	f000 f804 	bl	8001ef6 <Error_Handler>
  }
}
 8001eee:	bf00      	nop
 8001ef0:	3778      	adds	r7, #120	@ 0x78
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001efa:	b672      	cpsid	i
}
 8001efc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1) {
 8001efe:	bf00      	nop
 8001f00:	e7fd      	b.n	8001efe <Error_Handler+0x8>

08001f02 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static uint8_t ssd1306_WriteCommand(I2C_HandleTypeDef *hi2c, uint8_t command)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b086      	sub	sp, #24
 8001f06:	af04      	add	r7, sp, #16
 8001f08:	6078      	str	r0, [r7, #4]
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	70fb      	strb	r3, [r7, #3]
    return HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x00, 1, &command, 1, 10);
 8001f0e:	230a      	movs	r3, #10
 8001f10:	9302      	str	r3, [sp, #8]
 8001f12:	2301      	movs	r3, #1
 8001f14:	9301      	str	r3, [sp, #4]
 8001f16:	1cfb      	adds	r3, r7, #3
 8001f18:	9300      	str	r3, [sp, #0]
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	2178      	movs	r1, #120	@ 0x78
 8001f20:	6878      	ldr	r0, [r7, #4]
 8001f22:	f003 fae5 	bl	80054f0 <HAL_I2C_Mem_Write>
 8001f26:	4603      	mov	r3, r0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3708      	adds	r7, #8
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}

08001f30 <ssd1306_Init>:

//
//  Initialize the oled screen
//
uint8_t ssd1306_Init(I2C_HandleTypeDef *hi2c)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b084      	sub	sp, #16
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
    // Wait for the screen to boot
    HAL_Delay(100);
 8001f38:	2064      	movs	r0, #100	@ 0x64
 8001f3a:	f000 fe9d 	bl	8002c78 <HAL_Delay>
    int status = 0;
 8001f3e:	2300      	movs	r3, #0
 8001f40:	60fb      	str	r3, [r7, #12]

    // Init LCD
    status += ssd1306_WriteCommand(hi2c, 0xAE);   // Display off
 8001f42:	21ae      	movs	r1, #174	@ 0xae
 8001f44:	6878      	ldr	r0, [r7, #4]
 8001f46:	f7ff ffdc 	bl	8001f02 <ssd1306_WriteCommand>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	461a      	mov	r2, r3
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	4413      	add	r3, r2
 8001f52:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // Set Memory Addressing Mode
 8001f54:	2120      	movs	r1, #32
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7ff ffd3 	bl	8001f02 <ssd1306_WriteCommand>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	461a      	mov	r2, r3
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	4413      	add	r3, r2
 8001f64:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // 00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8001f66:	2110      	movs	r1, #16
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	f7ff ffca 	bl	8001f02 <ssd1306_WriteCommand>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	461a      	mov	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	4413      	add	r3, r2
 8001f76:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xB0);   // Set Page Start Address for Page Addressing Mode,0-7
 8001f78:	21b0      	movs	r1, #176	@ 0xb0
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f7ff ffc1 	bl	8001f02 <ssd1306_WriteCommand>
 8001f80:	4603      	mov	r3, r0
 8001f82:	461a      	mov	r2, r3
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	4413      	add	r3, r2
 8001f88:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xC8);   // Set COM Output Scan Direction
 8001f8a:	21c8      	movs	r1, #200	@ 0xc8
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f7ff ffb8 	bl	8001f02 <ssd1306_WriteCommand>
 8001f92:	4603      	mov	r3, r0
 8001f94:	461a      	mov	r2, r3
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	4413      	add	r3, r2
 8001f9a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // Set low column address
 8001f9c:	2100      	movs	r1, #0
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f7ff ffaf 	bl	8001f02 <ssd1306_WriteCommand>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	4413      	add	r3, r2
 8001fac:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x10);   // Set high column address
 8001fae:	2110      	movs	r1, #16
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f7ff ffa6 	bl	8001f02 <ssd1306_WriteCommand>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	461a      	mov	r2, r3
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	4413      	add	r3, r2
 8001fbe:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x40);   // Set start line address
 8001fc0:	2140      	movs	r1, #64	@ 0x40
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f7ff ff9d 	bl	8001f02 <ssd1306_WriteCommand>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	461a      	mov	r2, r3
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	4413      	add	r3, r2
 8001fd0:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x81);   // set contrast control register
 8001fd2:	2181      	movs	r1, #129	@ 0x81
 8001fd4:	6878      	ldr	r0, [r7, #4]
 8001fd6:	f7ff ff94 	bl	8001f02 <ssd1306_WriteCommand>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	461a      	mov	r2, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	4413      	add	r3, r2
 8001fe2:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xFF);
 8001fe4:	21ff      	movs	r1, #255	@ 0xff
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f7ff ff8b 	bl	8001f02 <ssd1306_WriteCommand>
 8001fec:	4603      	mov	r3, r0
 8001fee:	461a      	mov	r2, r3
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	4413      	add	r3, r2
 8001ff4:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA1);   // Set segment re-map 0 to 127
 8001ff6:	21a1      	movs	r1, #161	@ 0xa1
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f7ff ff82 	bl	8001f02 <ssd1306_WriteCommand>
 8001ffe:	4603      	mov	r3, r0
 8002000:	461a      	mov	r2, r3
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	4413      	add	r3, r2
 8002006:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xA6);   // Set normal display
 8002008:	21a6      	movs	r1, #166	@ 0xa6
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7ff ff79 	bl	8001f02 <ssd1306_WriteCommand>
 8002010:	4603      	mov	r3, r0
 8002012:	461a      	mov	r2, r3
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	4413      	add	r3, r2
 8002018:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA8);   // Set multiplex ratio(1 to 64)
 800201a:	21a8      	movs	r1, #168	@ 0xa8
 800201c:	6878      	ldr	r0, [r7, #4]
 800201e:	f7ff ff70 	bl	8001f02 <ssd1306_WriteCommand>
 8002022:	4603      	mov	r3, r0
 8002024:	461a      	mov	r2, r3
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	4413      	add	r3, r2
 800202a:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_HEIGHT - 1);
 800202c:	213f      	movs	r1, #63	@ 0x3f
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f7ff ff67 	bl	8001f02 <ssd1306_WriteCommand>
 8002034:	4603      	mov	r3, r0
 8002036:	461a      	mov	r2, r3
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	4413      	add	r3, r2
 800203c:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xA4);   // 0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800203e:	21a4      	movs	r1, #164	@ 0xa4
 8002040:	6878      	ldr	r0, [r7, #4]
 8002042:	f7ff ff5e 	bl	8001f02 <ssd1306_WriteCommand>
 8002046:	4603      	mov	r3, r0
 8002048:	461a      	mov	r2, r3
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	4413      	add	r3, r2
 800204e:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD3);   // Set display offset
 8002050:	21d3      	movs	r1, #211	@ 0xd3
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f7ff ff55 	bl	8001f02 <ssd1306_WriteCommand>
 8002058:	4603      	mov	r3, r0
 800205a:	461a      	mov	r2, r3
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	4413      	add	r3, r2
 8002060:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x00);   // No offset
 8002062:	2100      	movs	r1, #0
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f7ff ff4c 	bl	8001f02 <ssd1306_WriteCommand>
 800206a:	4603      	mov	r3, r0
 800206c:	461a      	mov	r2, r3
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	4413      	add	r3, r2
 8002072:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD5);   // Set display clock divide ratio/oscillator frequency
 8002074:	21d5      	movs	r1, #213	@ 0xd5
 8002076:	6878      	ldr	r0, [r7, #4]
 8002078:	f7ff ff43 	bl	8001f02 <ssd1306_WriteCommand>
 800207c:	4603      	mov	r3, r0
 800207e:	461a      	mov	r2, r3
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	4413      	add	r3, r2
 8002084:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xF0);   // Set divide ratio
 8002086:	21f0      	movs	r1, #240	@ 0xf0
 8002088:	6878      	ldr	r0, [r7, #4]
 800208a:	f7ff ff3a 	bl	8001f02 <ssd1306_WriteCommand>
 800208e:	4603      	mov	r3, r0
 8002090:	461a      	mov	r2, r3
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	4413      	add	r3, r2
 8002096:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xD9);   // Set pre-charge period
 8002098:	21d9      	movs	r1, #217	@ 0xd9
 800209a:	6878      	ldr	r0, [r7, #4]
 800209c:	f7ff ff31 	bl	8001f02 <ssd1306_WriteCommand>
 80020a0:	4603      	mov	r3, r0
 80020a2:	461a      	mov	r2, r3
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	4413      	add	r3, r2
 80020a8:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x22);
 80020aa:	2122      	movs	r1, #34	@ 0x22
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f7ff ff28 	bl	8001f02 <ssd1306_WriteCommand>
 80020b2:	4603      	mov	r3, r0
 80020b4:	461a      	mov	r2, r3
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	4413      	add	r3, r2
 80020ba:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDA);   // Set com pins hardware configuration
 80020bc:	21da      	movs	r1, #218	@ 0xda
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f7ff ff1f 	bl	8001f02 <ssd1306_WriteCommand>
 80020c4:	4603      	mov	r3, r0
 80020c6:	461a      	mov	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	4413      	add	r3, r2
 80020cc:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, SSD1306_COM_LR_REMAP << 5 | SSD1306_COM_ALTERNATIVE_PIN_CONFIG << 4 | 0x02);   
 80020ce:	2112      	movs	r1, #18
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f7ff ff16 	bl	8001f02 <ssd1306_WriteCommand>
 80020d6:	4603      	mov	r3, r0
 80020d8:	461a      	mov	r2, r3
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	4413      	add	r3, r2
 80020de:	60fb      	str	r3, [r7, #12]

    status += ssd1306_WriteCommand(hi2c, 0xDB);   // Set vcomh
 80020e0:	21db      	movs	r1, #219	@ 0xdb
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f7ff ff0d 	bl	8001f02 <ssd1306_WriteCommand>
 80020e8:	4603      	mov	r3, r0
 80020ea:	461a      	mov	r2, r3
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	4413      	add	r3, r2
 80020f0:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x20);   // 0x20,0.77xVcc
 80020f2:	2120      	movs	r1, #32
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f7ff ff04 	bl	8001f02 <ssd1306_WriteCommand>
 80020fa:	4603      	mov	r3, r0
 80020fc:	461a      	mov	r2, r3
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	4413      	add	r3, r2
 8002102:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x8D);   // Set DC-DC enable
 8002104:	218d      	movs	r1, #141	@ 0x8d
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f7ff fefb 	bl	8001f02 <ssd1306_WriteCommand>
 800210c:	4603      	mov	r3, r0
 800210e:	461a      	mov	r2, r3
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	4413      	add	r3, r2
 8002114:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0x14);   //
 8002116:	2114      	movs	r1, #20
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f7ff fef2 	bl	8001f02 <ssd1306_WriteCommand>
 800211e:	4603      	mov	r3, r0
 8002120:	461a      	mov	r2, r3
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	4413      	add	r3, r2
 8002126:	60fb      	str	r3, [r7, #12]
    status += ssd1306_WriteCommand(hi2c, 0xAF);   // Turn on SSD1306 panel
 8002128:	21af      	movs	r1, #175	@ 0xaf
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f7ff fee9 	bl	8001f02 <ssd1306_WriteCommand>
 8002130:	4603      	mov	r3, r0
 8002132:	461a      	mov	r2, r3
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	4413      	add	r3, r2
 8002138:	60fb      	str	r3, [r7, #12]

    if (status != 0) {
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <ssd1306_Init+0x214>
        return 1;
 8002140:	2301      	movs	r3, #1
 8002142:	e00f      	b.n	8002164 <ssd1306_Init+0x234>
    }

    // Clear screen
    ssd1306_Fill(Black);
 8002144:	2000      	movs	r0, #0
 8002146:	f000 f813 	bl	8002170 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen(hi2c);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f000 f834 	bl	80021b8 <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002150:	4b06      	ldr	r3, [pc, #24]	@ (800216c <ssd1306_Init+0x23c>)
 8002152:	2200      	movs	r2, #0
 8002154:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002156:	4b05      	ldr	r3, [pc, #20]	@ (800216c <ssd1306_Init+0x23c>)
 8002158:	2200      	movs	r2, #0
 800215a:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 800215c:	4b03      	ldr	r3, [pc, #12]	@ (800216c <ssd1306_Init+0x23c>)
 800215e:	2201      	movs	r2, #1
 8002160:	715a      	strb	r2, [r3, #5]

    return 0;
 8002162:	2300      	movs	r3, #0
}
 8002164:	4618      	mov	r0, r3
 8002166:	3710      	adds	r7, #16
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20000800 	.word	0x20000800

08002170 <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color)
{
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	4603      	mov	r3, r0
 8002178:	71fb      	strb	r3, [r7, #7]
    // Fill screenbuffer with a constant value (color)
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 800217a:	2300      	movs	r3, #0
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	e00d      	b.n	800219c <ssd1306_Fill+0x2c>
    {
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002180:	79fb      	ldrb	r3, [r7, #7]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <ssd1306_Fill+0x1a>
 8002186:	2100      	movs	r1, #0
 8002188:	e000      	b.n	800218c <ssd1306_Fill+0x1c>
 800218a:	21ff      	movs	r1, #255	@ 0xff
 800218c:	4a09      	ldr	r2, [pc, #36]	@ (80021b4 <ssd1306_Fill+0x44>)
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	4413      	add	r3, r2
 8002192:	460a      	mov	r2, r1
 8002194:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	3301      	adds	r3, #1
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80021a2:	d3ed      	bcc.n	8002180 <ssd1306_Fill+0x10>
    }
}
 80021a4:	bf00      	nop
 80021a6:	bf00      	nop
 80021a8:	3714      	adds	r7, #20
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	20000400 	.word	0x20000400

080021b8 <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(I2C_HandleTypeDef *hi2c)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b088      	sub	sp, #32
 80021bc:	af04      	add	r7, sp, #16
 80021be:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for (i = 0; i < 8; i++) {
 80021c0:	2300      	movs	r3, #0
 80021c2:	73fb      	strb	r3, [r7, #15]
 80021c4:	e020      	b.n	8002208 <ssd1306_UpdateScreen+0x50>
        ssd1306_WriteCommand(hi2c, 0xB0 + i);
 80021c6:	7bfb      	ldrb	r3, [r7, #15]
 80021c8:	3b50      	subs	r3, #80	@ 0x50
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	4619      	mov	r1, r3
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f7ff fe97 	bl	8001f02 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x00);
 80021d4:	2100      	movs	r1, #0
 80021d6:	6878      	ldr	r0, [r7, #4]
 80021d8:	f7ff fe93 	bl	8001f02 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(hi2c, 0x10);
 80021dc:	2110      	movs	r1, #16
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f7ff fe8f 	bl	8001f02 <ssd1306_WriteCommand>

        HAL_I2C_Mem_Write(hi2c, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 80021e4:	7bfb      	ldrb	r3, [r7, #15]
 80021e6:	01db      	lsls	r3, r3, #7
 80021e8:	4a0b      	ldr	r2, [pc, #44]	@ (8002218 <ssd1306_UpdateScreen+0x60>)
 80021ea:	4413      	add	r3, r2
 80021ec:	2264      	movs	r2, #100	@ 0x64
 80021ee:	9202      	str	r2, [sp, #8]
 80021f0:	2280      	movs	r2, #128	@ 0x80
 80021f2:	9201      	str	r2, [sp, #4]
 80021f4:	9300      	str	r3, [sp, #0]
 80021f6:	2301      	movs	r3, #1
 80021f8:	2240      	movs	r2, #64	@ 0x40
 80021fa:	2178      	movs	r1, #120	@ 0x78
 80021fc:	6878      	ldr	r0, [r7, #4]
 80021fe:	f003 f977 	bl	80054f0 <HAL_I2C_Mem_Write>
    for (i = 0; i < 8; i++) {
 8002202:	7bfb      	ldrb	r3, [r7, #15]
 8002204:	3301      	adds	r3, #1
 8002206:	73fb      	strb	r3, [r7, #15]
 8002208:	7bfb      	ldrb	r3, [r7, #15]
 800220a:	2b07      	cmp	r3, #7
 800220c:	d9db      	bls.n	80021c6 <ssd1306_UpdateScreen+0xe>
    }
}
 800220e:	bf00      	nop
 8002210:	bf00      	nop
 8002212:	3710      	adds	r7, #16
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}
 8002218:	20000400 	.word	0x20000400

0800221c <ssd1306_DrawPixel>:
//  X => X Coordinate
//  Y => Y Coordinate
//  color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	4603      	mov	r3, r0
 8002224:	71fb      	strb	r3, [r7, #7]
 8002226:	460b      	mov	r3, r1
 8002228:	71bb      	strb	r3, [r7, #6]
 800222a:	4613      	mov	r3, r2
 800222c:	717b      	strb	r3, [r7, #5]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT)
 800222e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002232:	2b00      	cmp	r3, #0
 8002234:	db48      	blt.n	80022c8 <ssd1306_DrawPixel+0xac>
 8002236:	79bb      	ldrb	r3, [r7, #6]
 8002238:	2b3f      	cmp	r3, #63	@ 0x3f
 800223a:	d845      	bhi.n	80022c8 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if (SSD1306.Inverted)
 800223c:	4b25      	ldr	r3, [pc, #148]	@ (80022d4 <ssd1306_DrawPixel+0xb8>)
 800223e:	791b      	ldrb	r3, [r3, #4]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d006      	beq.n	8002252 <ssd1306_DrawPixel+0x36>
    {
        color = (SSD1306_COLOR)!color;
 8002244:	797b      	ldrb	r3, [r7, #5]
 8002246:	2b00      	cmp	r3, #0
 8002248:	bf0c      	ite	eq
 800224a:	2301      	moveq	r3, #1
 800224c:	2300      	movne	r3, #0
 800224e:	b2db      	uxtb	r3, r3
 8002250:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the correct color
    if (color == White)
 8002252:	797b      	ldrb	r3, [r7, #5]
 8002254:	2b01      	cmp	r3, #1
 8002256:	d11a      	bne.n	800228e <ssd1306_DrawPixel+0x72>
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002258:	79fa      	ldrb	r2, [r7, #7]
 800225a:	79bb      	ldrb	r3, [r7, #6]
 800225c:	08db      	lsrs	r3, r3, #3
 800225e:	b2d8      	uxtb	r0, r3
 8002260:	4603      	mov	r3, r0
 8002262:	01db      	lsls	r3, r3, #7
 8002264:	4413      	add	r3, r2
 8002266:	4a1c      	ldr	r2, [pc, #112]	@ (80022d8 <ssd1306_DrawPixel+0xbc>)
 8002268:	5cd3      	ldrb	r3, [r2, r3]
 800226a:	b25a      	sxtb	r2, r3
 800226c:	79bb      	ldrb	r3, [r7, #6]
 800226e:	f003 0307 	and.w	r3, r3, #7
 8002272:	2101      	movs	r1, #1
 8002274:	fa01 f303 	lsl.w	r3, r1, r3
 8002278:	b25b      	sxtb	r3, r3
 800227a:	4313      	orrs	r3, r2
 800227c:	b259      	sxtb	r1, r3
 800227e:	79fa      	ldrb	r2, [r7, #7]
 8002280:	4603      	mov	r3, r0
 8002282:	01db      	lsls	r3, r3, #7
 8002284:	4413      	add	r3, r2
 8002286:	b2c9      	uxtb	r1, r1
 8002288:	4a13      	ldr	r2, [pc, #76]	@ (80022d8 <ssd1306_DrawPixel+0xbc>)
 800228a:	54d1      	strb	r1, [r2, r3]
 800228c:	e01d      	b.n	80022ca <ssd1306_DrawPixel+0xae>
    }
    else
    {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800228e:	79fa      	ldrb	r2, [r7, #7]
 8002290:	79bb      	ldrb	r3, [r7, #6]
 8002292:	08db      	lsrs	r3, r3, #3
 8002294:	b2d8      	uxtb	r0, r3
 8002296:	4603      	mov	r3, r0
 8002298:	01db      	lsls	r3, r3, #7
 800229a:	4413      	add	r3, r2
 800229c:	4a0e      	ldr	r2, [pc, #56]	@ (80022d8 <ssd1306_DrawPixel+0xbc>)
 800229e:	5cd3      	ldrb	r3, [r2, r3]
 80022a0:	b25a      	sxtb	r2, r3
 80022a2:	79bb      	ldrb	r3, [r7, #6]
 80022a4:	f003 0307 	and.w	r3, r3, #7
 80022a8:	2101      	movs	r1, #1
 80022aa:	fa01 f303 	lsl.w	r3, r1, r3
 80022ae:	b25b      	sxtb	r3, r3
 80022b0:	43db      	mvns	r3, r3
 80022b2:	b25b      	sxtb	r3, r3
 80022b4:	4013      	ands	r3, r2
 80022b6:	b259      	sxtb	r1, r3
 80022b8:	79fa      	ldrb	r2, [r7, #7]
 80022ba:	4603      	mov	r3, r0
 80022bc:	01db      	lsls	r3, r3, #7
 80022be:	4413      	add	r3, r2
 80022c0:	b2c9      	uxtb	r1, r1
 80022c2:	4a05      	ldr	r2, [pc, #20]	@ (80022d8 <ssd1306_DrawPixel+0xbc>)
 80022c4:	54d1      	strb	r1, [r2, r3]
 80022c6:	e000      	b.n	80022ca <ssd1306_DrawPixel+0xae>
        return;
 80022c8:	bf00      	nop
    }
}
 80022ca:	370c      	adds	r7, #12
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr
 80022d4:	20000800 	.word	0x20000800
 80022d8:	20000400 	.word	0x20000400

080022dc <ssd1306_WriteChar>:
//  ch      => Character to write
//  Font    => Font to use
//  color   => Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 80022dc:	b590      	push	{r4, r7, lr}
 80022de:	b089      	sub	sp, #36	@ 0x24
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	4604      	mov	r4, r0
 80022e4:	1d38      	adds	r0, r7, #4
 80022e6:	e880 0006 	stmia.w	r0, {r1, r2}
 80022ea:	461a      	mov	r2, r3
 80022ec:	4623      	mov	r3, r4
 80022ee:	73fb      	strb	r3, [r7, #15]
 80022f0:	4613      	mov	r3, r2
 80022f2:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check remaining space on current line
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 80022f4:	4b38      	ldr	r3, [pc, #224]	@ (80023d8 <ssd1306_WriteChar+0xfc>)
 80022f6:	881b      	ldrh	r3, [r3, #0]
 80022f8:	461a      	mov	r2, r3
 80022fa:	793b      	ldrb	r3, [r7, #4]
 80022fc:	4413      	add	r3, r2
 80022fe:	2b7f      	cmp	r3, #127	@ 0x7f
 8002300:	dc06      	bgt.n	8002310 <ssd1306_WriteChar+0x34>
        SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 8002302:	4b35      	ldr	r3, [pc, #212]	@ (80023d8 <ssd1306_WriteChar+0xfc>)
 8002304:	885b      	ldrh	r3, [r3, #2]
 8002306:	461a      	mov	r2, r3
 8002308:	797b      	ldrb	r3, [r7, #5]
 800230a:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 800230c:	2b3f      	cmp	r3, #63	@ 0x3f
 800230e:	dd01      	ble.n	8002314 <ssd1306_WriteChar+0x38>
    {
        // Not enough space on current line
        return 0;
 8002310:	2300      	movs	r3, #0
 8002312:	e05c      	b.n	80023ce <ssd1306_WriteChar+0xf2>
    }

    // Translate font to screenbuffer
    for (i = 0; i < Font.FontHeight; i++)
 8002314:	2300      	movs	r3, #0
 8002316:	61fb      	str	r3, [r7, #28]
 8002318:	e04c      	b.n	80023b4 <ssd1306_WriteChar+0xd8>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 800231a:	68ba      	ldr	r2, [r7, #8]
 800231c:	7bfb      	ldrb	r3, [r7, #15]
 800231e:	3b20      	subs	r3, #32
 8002320:	7979      	ldrb	r1, [r7, #5]
 8002322:	fb01 f303 	mul.w	r3, r1, r3
 8002326:	4619      	mov	r1, r3
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	440b      	add	r3, r1
 800232c:	005b      	lsls	r3, r3, #1
 800232e:	4413      	add	r3, r2
 8002330:	881b      	ldrh	r3, [r3, #0]
 8002332:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++)
 8002334:	2300      	movs	r3, #0
 8002336:	61bb      	str	r3, [r7, #24]
 8002338:	e034      	b.n	80023a4 <ssd1306_WriteChar+0xc8>
        {
            if ((b << j) & 0x8000)
 800233a:	697a      	ldr	r2, [r7, #20]
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	fa02 f303 	lsl.w	r3, r2, r3
 8002342:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d012      	beq.n	8002370 <ssd1306_WriteChar+0x94>
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800234a:	4b23      	ldr	r3, [pc, #140]	@ (80023d8 <ssd1306_WriteChar+0xfc>)
 800234c:	881b      	ldrh	r3, [r3, #0]
 800234e:	b2da      	uxtb	r2, r3
 8002350:	69bb      	ldr	r3, [r7, #24]
 8002352:	b2db      	uxtb	r3, r3
 8002354:	4413      	add	r3, r2
 8002356:	b2d8      	uxtb	r0, r3
 8002358:	4b1f      	ldr	r3, [pc, #124]	@ (80023d8 <ssd1306_WriteChar+0xfc>)
 800235a:	885b      	ldrh	r3, [r3, #2]
 800235c:	b2da      	uxtb	r2, r3
 800235e:	69fb      	ldr	r3, [r7, #28]
 8002360:	b2db      	uxtb	r3, r3
 8002362:	4413      	add	r3, r2
 8002364:	b2db      	uxtb	r3, r3
 8002366:	7bba      	ldrb	r2, [r7, #14]
 8002368:	4619      	mov	r1, r3
 800236a:	f7ff ff57 	bl	800221c <ssd1306_DrawPixel>
 800236e:	e016      	b.n	800239e <ssd1306_WriteChar+0xc2>
            }
            else
            {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002370:	4b19      	ldr	r3, [pc, #100]	@ (80023d8 <ssd1306_WriteChar+0xfc>)
 8002372:	881b      	ldrh	r3, [r3, #0]
 8002374:	b2da      	uxtb	r2, r3
 8002376:	69bb      	ldr	r3, [r7, #24]
 8002378:	b2db      	uxtb	r3, r3
 800237a:	4413      	add	r3, r2
 800237c:	b2d8      	uxtb	r0, r3
 800237e:	4b16      	ldr	r3, [pc, #88]	@ (80023d8 <ssd1306_WriteChar+0xfc>)
 8002380:	885b      	ldrh	r3, [r3, #2]
 8002382:	b2da      	uxtb	r2, r3
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	b2db      	uxtb	r3, r3
 8002388:	4413      	add	r3, r2
 800238a:	b2d9      	uxtb	r1, r3
 800238c:	7bbb      	ldrb	r3, [r7, #14]
 800238e:	2b00      	cmp	r3, #0
 8002390:	bf0c      	ite	eq
 8002392:	2301      	moveq	r3, #1
 8002394:	2300      	movne	r3, #0
 8002396:	b2db      	uxtb	r3, r3
 8002398:	461a      	mov	r2, r3
 800239a:	f7ff ff3f 	bl	800221c <ssd1306_DrawPixel>
        for (j = 0; j < Font.FontWidth; j++)
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	3301      	adds	r3, #1
 80023a2:	61bb      	str	r3, [r7, #24]
 80023a4:	793b      	ldrb	r3, [r7, #4]
 80023a6:	461a      	mov	r2, r3
 80023a8:	69bb      	ldr	r3, [r7, #24]
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d3c5      	bcc.n	800233a <ssd1306_WriteChar+0x5e>
    for (i = 0; i < Font.FontHeight; i++)
 80023ae:	69fb      	ldr	r3, [r7, #28]
 80023b0:	3301      	adds	r3, #1
 80023b2:	61fb      	str	r3, [r7, #28]
 80023b4:	797b      	ldrb	r3, [r7, #5]
 80023b6:	461a      	mov	r2, r3
 80023b8:	69fb      	ldr	r3, [r7, #28]
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d3ad      	bcc.n	800231a <ssd1306_WriteChar+0x3e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 80023be:	4b06      	ldr	r3, [pc, #24]	@ (80023d8 <ssd1306_WriteChar+0xfc>)
 80023c0:	881b      	ldrh	r3, [r3, #0]
 80023c2:	793a      	ldrb	r2, [r7, #4]
 80023c4:	4413      	add	r3, r2
 80023c6:	b29a      	uxth	r2, r3
 80023c8:	4b03      	ldr	r3, [pc, #12]	@ (80023d8 <ssd1306_WriteChar+0xfc>)
 80023ca:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 80023cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3724      	adds	r7, #36	@ 0x24
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd90      	pop	{r4, r7, pc}
 80023d6:	bf00      	nop
 80023d8:	20000800 	.word	0x20000800

080023dc <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(const char* str, FontDef Font, SSD1306_COLOR color)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	60f8      	str	r0, [r7, #12]
 80023e4:	1d38      	adds	r0, r7, #4
 80023e6:	e880 0006 	stmia.w	r0, {r1, r2}
 80023ea:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str)
 80023ec:	e012      	b.n	8002414 <ssd1306_WriteString+0x38>
    {
        if (ssd1306_WriteChar(*str, Font, color) != *str)
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	7818      	ldrb	r0, [r3, #0]
 80023f2:	78fb      	ldrb	r3, [r7, #3]
 80023f4:	1d3a      	adds	r2, r7, #4
 80023f6:	ca06      	ldmia	r2, {r1, r2}
 80023f8:	f7ff ff70 	bl	80022dc <ssd1306_WriteChar>
 80023fc:	4603      	mov	r3, r0
 80023fe:	461a      	mov	r2, r3
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	429a      	cmp	r2, r3
 8002406:	d002      	beq.n	800240e <ssd1306_WriteString+0x32>
        {
            // Char could not be written
            return *str;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	e008      	b.n	8002420 <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	3301      	adds	r3, #1
 8002412:	60fb      	str	r3, [r7, #12]
    while (*str)
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d1e8      	bne.n	80023ee <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	781b      	ldrb	r3, [r3, #0]
}
 8002420:	4618      	mov	r0, r3
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <ssd1306_SetCursor>:

//
//  Set cursor position
//
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	4603      	mov	r3, r0
 8002430:	460a      	mov	r2, r1
 8002432:	71fb      	strb	r3, [r7, #7]
 8002434:	4613      	mov	r3, r2
 8002436:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002438:	79fb      	ldrb	r3, [r7, #7]
 800243a:	b29a      	uxth	r2, r3
 800243c:	4b05      	ldr	r3, [pc, #20]	@ (8002454 <ssd1306_SetCursor+0x2c>)
 800243e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002440:	79bb      	ldrb	r3, [r7, #6]
 8002442:	b29a      	uxth	r2, r3
 8002444:	4b03      	ldr	r3, [pc, #12]	@ (8002454 <ssd1306_SetCursor+0x2c>)
 8002446:	805a      	strh	r2, [r3, #2]
}
 8002448:	bf00      	nop
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr
 8002454:	20000800 	.word	0x20000800

08002458 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800245e:	4b0f      	ldr	r3, [pc, #60]	@ (800249c <HAL_MspInit+0x44>)
 8002460:	699b      	ldr	r3, [r3, #24]
 8002462:	4a0e      	ldr	r2, [pc, #56]	@ (800249c <HAL_MspInit+0x44>)
 8002464:	f043 0301 	orr.w	r3, r3, #1
 8002468:	6193      	str	r3, [r2, #24]
 800246a:	4b0c      	ldr	r3, [pc, #48]	@ (800249c <HAL_MspInit+0x44>)
 800246c:	699b      	ldr	r3, [r3, #24]
 800246e:	f003 0301 	and.w	r3, r3, #1
 8002472:	607b      	str	r3, [r7, #4]
 8002474:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002476:	4b09      	ldr	r3, [pc, #36]	@ (800249c <HAL_MspInit+0x44>)
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	4a08      	ldr	r2, [pc, #32]	@ (800249c <HAL_MspInit+0x44>)
 800247c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002480:	61d3      	str	r3, [r2, #28]
 8002482:	4b06      	ldr	r3, [pc, #24]	@ (800249c <HAL_MspInit+0x44>)
 8002484:	69db      	ldr	r3, [r3, #28]
 8002486:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800248a:	603b      	str	r3, [r7, #0]
 800248c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	40021000 	.word	0x40021000

080024a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024a4:	bf00      	nop
 80024a6:	e7fd      	b.n	80024a4 <NMI_Handler+0x4>

080024a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024ac:	bf00      	nop
 80024ae:	e7fd      	b.n	80024ac <HardFault_Handler+0x4>

080024b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024b4:	bf00      	nop
 80024b6:	e7fd      	b.n	80024b4 <MemManage_Handler+0x4>

080024b8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024bc:	bf00      	nop
 80024be:	e7fd      	b.n	80024bc <BusFault_Handler+0x4>

080024c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024c0:	b480      	push	{r7}
 80024c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024c4:	bf00      	nop
 80024c6:	e7fd      	b.n	80024c4 <UsageFault_Handler+0x4>

080024c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024c8:	b480      	push	{r7}
 80024ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024cc:	bf00      	nop
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr

080024d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024d6:	b480      	push	{r7}
 80024d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024da:	bf00      	nop
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr

080024e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024e8:	bf00      	nop
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr

080024f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024f6:	f000 fb9f 	bl	8002c38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
	...

08002500 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002504:	4802      	ldr	r0, [pc, #8]	@ (8002510 <DMA1_Channel4_IRQHandler+0x10>)
 8002506:	f002 fcab 	bl	8004e60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	200009b4 	.word	0x200009b4

08002514 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002518:	4802      	ldr	r0, [pc, #8]	@ (8002524 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 800251a:	f002 f843 	bl	80045a4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 800251e:	bf00      	nop
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	2000029c 	.word	0x2000029c

08002528 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger, commutation and TIM17 interrupts.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 800252c:	4802      	ldr	r0, [pc, #8]	@ (8002538 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 800252e:	f005 fa2d 	bl	800798c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000858 	.word	0x20000858

0800253c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002540:	4802      	ldr	r0, [pc, #8]	@ (800254c <USART1_IRQHandler+0x10>)
 8002542:	f006 f9b7 	bl	80088b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	200008a4 	.word	0x200008a4

08002550 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002554:	4802      	ldr	r0, [pc, #8]	@ (8002560 <USART3_IRQHandler+0x10>)
 8002556:	f006 f9ad 	bl	80088b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	2000092c 	.word	0x2000092c

08002564 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
	return 1;
 8002568:	2301      	movs	r3, #1
}
 800256a:	4618      	mov	r0, r3
 800256c:	46bd      	mov	sp, r7
 800256e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002572:	4770      	bx	lr

08002574 <_kill>:

int _kill(int pid, int sig)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800257e:	f008 fbeb 	bl	800ad58 <__errno>
 8002582:	4603      	mov	r3, r0
 8002584:	2216      	movs	r2, #22
 8002586:	601a      	str	r2, [r3, #0]
	return -1;
 8002588:	f04f 33ff 	mov.w	r3, #4294967295
}
 800258c:	4618      	mov	r0, r3
 800258e:	3708      	adds	r7, #8
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <_exit>:

void _exit (int status)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b082      	sub	sp, #8
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800259c:	f04f 31ff 	mov.w	r1, #4294967295
 80025a0:	6878      	ldr	r0, [r7, #4]
 80025a2:	f7ff ffe7 	bl	8002574 <_kill>
	while (1) {}		/* Make sure we hang here */
 80025a6:	bf00      	nop
 80025a8:	e7fd      	b.n	80025a6 <_exit+0x12>

080025aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025aa:	b580      	push	{r7, lr}
 80025ac:	b086      	sub	sp, #24
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	60f8      	str	r0, [r7, #12]
 80025b2:	60b9      	str	r1, [r7, #8]
 80025b4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025b6:	2300      	movs	r3, #0
 80025b8:	617b      	str	r3, [r7, #20]
 80025ba:	e00a      	b.n	80025d2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025bc:	f3af 8000 	nop.w
 80025c0:	4601      	mov	r1, r0
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	1c5a      	adds	r2, r3, #1
 80025c6:	60ba      	str	r2, [r7, #8]
 80025c8:	b2ca      	uxtb	r2, r1
 80025ca:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	3301      	adds	r3, #1
 80025d0:	617b      	str	r3, [r7, #20]
 80025d2:	697a      	ldr	r2, [r7, #20]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	dbf0      	blt.n	80025bc <_read+0x12>
	}

return len;
 80025da:	687b      	ldr	r3, [r7, #4]
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3718      	adds	r7, #24
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}

080025e4 <_close>:
	}
	return len;
}

int _close(int file)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
	return -1;
 80025ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b083      	sub	sp, #12
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800260c:	605a      	str	r2, [r3, #4]
	return 0;
 800260e:	2300      	movs	r3, #0
}
 8002610:	4618      	mov	r0, r3
 8002612:	370c      	adds	r7, #12
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr

0800261c <_isatty>:

int _isatty(int file)
{
 800261c:	b480      	push	{r7}
 800261e:	b083      	sub	sp, #12
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
	return 1;
 8002624:	2301      	movs	r3, #1
}
 8002626:	4618      	mov	r0, r3
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002632:	b480      	push	{r7}
 8002634:	b085      	sub	sp, #20
 8002636:	af00      	add	r7, sp, #0
 8002638:	60f8      	str	r0, [r7, #12]
 800263a:	60b9      	str	r1, [r7, #8]
 800263c:	607a      	str	r2, [r7, #4]
	return 0;
 800263e:	2300      	movs	r3, #0
}
 8002640:	4618      	mov	r0, r3
 8002642:	3714      	adds	r7, #20
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr

0800264c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002654:	4a14      	ldr	r2, [pc, #80]	@ (80026a8 <_sbrk+0x5c>)
 8002656:	4b15      	ldr	r3, [pc, #84]	@ (80026ac <_sbrk+0x60>)
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002660:	4b13      	ldr	r3, [pc, #76]	@ (80026b0 <_sbrk+0x64>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d102      	bne.n	800266e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002668:	4b11      	ldr	r3, [pc, #68]	@ (80026b0 <_sbrk+0x64>)
 800266a:	4a12      	ldr	r2, [pc, #72]	@ (80026b4 <_sbrk+0x68>)
 800266c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800266e:	4b10      	ldr	r3, [pc, #64]	@ (80026b0 <_sbrk+0x64>)
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4413      	add	r3, r2
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	429a      	cmp	r2, r3
 800267a:	d207      	bcs.n	800268c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800267c:	f008 fb6c 	bl	800ad58 <__errno>
 8002680:	4603      	mov	r3, r0
 8002682:	220c      	movs	r2, #12
 8002684:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002686:	f04f 33ff 	mov.w	r3, #4294967295
 800268a:	e009      	b.n	80026a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800268c:	4b08      	ldr	r3, [pc, #32]	@ (80026b0 <_sbrk+0x64>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002692:	4b07      	ldr	r3, [pc, #28]	@ (80026b0 <_sbrk+0x64>)
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4413      	add	r3, r2
 800269a:	4a05      	ldr	r2, [pc, #20]	@ (80026b0 <_sbrk+0x64>)
 800269c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800269e:	68fb      	ldr	r3, [r7, #12]
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3718      	adds	r7, #24
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	20008000 	.word	0x20008000
 80026ac:	00000400 	.word	0x00000400
 80026b0:	20000808 	.word	0x20000808
 80026b4:	20000b48 	.word	0x20000b48

080026b8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026bc:	4b06      	ldr	r3, [pc, #24]	@ (80026d8 <SystemInit+0x20>)
 80026be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026c2:	4a05      	ldr	r2, [pc, #20]	@ (80026d8 <SystemInit+0x20>)
 80026c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026cc:	bf00      	nop
 80026ce:	46bd      	mov	sp, r7
 80026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	e000ed00 	.word	0xe000ed00

080026dc <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim17;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b08a      	sub	sp, #40	@ 0x28
 80026e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026e2:	f107 031c 	add.w	r3, r7, #28
 80026e6:	2200      	movs	r2, #0
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	605a      	str	r2, [r3, #4]
 80026ec:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026ee:	463b      	mov	r3, r7
 80026f0:	2200      	movs	r2, #0
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	605a      	str	r2, [r3, #4]
 80026f6:	609a      	str	r2, [r3, #8]
 80026f8:	60da      	str	r2, [r3, #12]
 80026fa:	611a      	str	r2, [r3, #16]
 80026fc:	615a      	str	r2, [r3, #20]
 80026fe:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002700:	4b27      	ldr	r3, [pc, #156]	@ (80027a0 <MX_TIM3_Init+0xc4>)
 8002702:	4a28      	ldr	r2, [pc, #160]	@ (80027a4 <MX_TIM3_Init+0xc8>)
 8002704:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72;
 8002706:	4b26      	ldr	r3, [pc, #152]	@ (80027a0 <MX_TIM3_Init+0xc4>)
 8002708:	2248      	movs	r2, #72	@ 0x48
 800270a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800270c:	4b24      	ldr	r3, [pc, #144]	@ (80027a0 <MX_TIM3_Init+0xc4>)
 800270e:	2200      	movs	r2, #0
 8002710:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000;
 8002712:	4b23      	ldr	r3, [pc, #140]	@ (80027a0 <MX_TIM3_Init+0xc4>)
 8002714:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8002718:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800271a:	4b21      	ldr	r3, [pc, #132]	@ (80027a0 <MX_TIM3_Init+0xc4>)
 800271c:	2200      	movs	r2, #0
 800271e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002720:	4b1f      	ldr	r3, [pc, #124]	@ (80027a0 <MX_TIM3_Init+0xc4>)
 8002722:	2200      	movs	r2, #0
 8002724:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002726:	481e      	ldr	r0, [pc, #120]	@ (80027a0 <MX_TIM3_Init+0xc4>)
 8002728:	f004 ffd8 	bl	80076dc <HAL_TIM_PWM_Init>
 800272c:	4603      	mov	r3, r0
 800272e:	2b00      	cmp	r3, #0
 8002730:	d001      	beq.n	8002736 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 8002732:	f7ff fbe0 	bl	8001ef6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002736:	2300      	movs	r3, #0
 8002738:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800273a:	2300      	movs	r3, #0
 800273c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800273e:	f107 031c 	add.w	r3, r7, #28
 8002742:	4619      	mov	r1, r3
 8002744:	4816      	ldr	r0, [pc, #88]	@ (80027a0 <MX_TIM3_Init+0xc4>)
 8002746:	f005 ff09 	bl	800855c <HAL_TIMEx_MasterConfigSynchronization>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 8002750:	f7ff fbd1 	bl	8001ef6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002754:	2360      	movs	r3, #96	@ 0x60
 8002756:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 15000;
 8002758:	f643 2398 	movw	r3, #15000	@ 0x3a98
 800275c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800275e:	2300      	movs	r3, #0
 8002760:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002762:	2300      	movs	r3, #0
 8002764:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002766:	463b      	mov	r3, r7
 8002768:	2208      	movs	r2, #8
 800276a:	4619      	mov	r1, r3
 800276c:	480c      	ldr	r0, [pc, #48]	@ (80027a0 <MX_TIM3_Init+0xc4>)
 800276e:	f005 fa2d 	bl	8007bcc <HAL_TIM_PWM_ConfigChannel>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <MX_TIM3_Init+0xa0>
  {
    Error_Handler();
 8002778:	f7ff fbbd 	bl	8001ef6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800277c:	463b      	mov	r3, r7
 800277e:	220c      	movs	r2, #12
 8002780:	4619      	mov	r1, r3
 8002782:	4807      	ldr	r0, [pc, #28]	@ (80027a0 <MX_TIM3_Init+0xc4>)
 8002784:	f005 fa22 	bl	8007bcc <HAL_TIM_PWM_ConfigChannel>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d001      	beq.n	8002792 <MX_TIM3_Init+0xb6>
  {
    Error_Handler();
 800278e:	f7ff fbb2 	bl	8001ef6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002792:	4803      	ldr	r0, [pc, #12]	@ (80027a0 <MX_TIM3_Init+0xc4>)
 8002794:	f000 f874 	bl	8002880 <HAL_TIM_MspPostInit>

}
 8002798:	bf00      	nop
 800279a:	3728      	adds	r7, #40	@ 0x28
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	2000080c 	.word	0x2000080c
 80027a4:	40000400 	.word	0x40000400

080027a8 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80027ac:	4b0f      	ldr	r3, [pc, #60]	@ (80027ec <MX_TIM17_Init+0x44>)
 80027ae:	4a10      	ldr	r2, [pc, #64]	@ (80027f0 <MX_TIM17_Init+0x48>)
 80027b0:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 72;
 80027b2:	4b0e      	ldr	r3, [pc, #56]	@ (80027ec <MX_TIM17_Init+0x44>)
 80027b4:	2248      	movs	r2, #72	@ 0x48
 80027b6:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027b8:	4b0c      	ldr	r3, [pc, #48]	@ (80027ec <MX_TIM17_Init+0x44>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 500;
 80027be:	4b0b      	ldr	r3, [pc, #44]	@ (80027ec <MX_TIM17_Init+0x44>)
 80027c0:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80027c4:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027c6:	4b09      	ldr	r3, [pc, #36]	@ (80027ec <MX_TIM17_Init+0x44>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 80027cc:	4b07      	ldr	r3, [pc, #28]	@ (80027ec <MX_TIM17_Init+0x44>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027d2:	4b06      	ldr	r3, [pc, #24]	@ (80027ec <MX_TIM17_Init+0x44>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 80027d8:	4804      	ldr	r0, [pc, #16]	@ (80027ec <MX_TIM17_Init+0x44>)
 80027da:	f004 febd 	bl	8007558 <HAL_TIM_Base_Init>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 80027e4:	f7ff fb87 	bl	8001ef6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 80027e8:	bf00      	nop
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	20000858 	.word	0x20000858
 80027f0:	40014800 	.word	0x40014800

080027f4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a0a      	ldr	r2, [pc, #40]	@ (800282c <HAL_TIM_PWM_MspInit+0x38>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d10b      	bne.n	800281e <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002806:	4b0a      	ldr	r3, [pc, #40]	@ (8002830 <HAL_TIM_PWM_MspInit+0x3c>)
 8002808:	69db      	ldr	r3, [r3, #28]
 800280a:	4a09      	ldr	r2, [pc, #36]	@ (8002830 <HAL_TIM_PWM_MspInit+0x3c>)
 800280c:	f043 0302 	orr.w	r3, r3, #2
 8002810:	61d3      	str	r3, [r2, #28]
 8002812:	4b07      	ldr	r3, [pc, #28]	@ (8002830 <HAL_TIM_PWM_MspInit+0x3c>)
 8002814:	69db      	ldr	r3, [r3, #28]
 8002816:	f003 0302 	and.w	r3, r3, #2
 800281a:	60fb      	str	r3, [r7, #12]
 800281c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800281e:	bf00      	nop
 8002820:	3714      	adds	r7, #20
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	40000400 	.word	0x40000400
 8002830:	40021000 	.word	0x40021000

08002834 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b084      	sub	sp, #16
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM17)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a0d      	ldr	r2, [pc, #52]	@ (8002878 <HAL_TIM_Base_MspInit+0x44>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d113      	bne.n	800286e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* TIM17 clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002846:	4b0d      	ldr	r3, [pc, #52]	@ (800287c <HAL_TIM_Base_MspInit+0x48>)
 8002848:	699b      	ldr	r3, [r3, #24]
 800284a:	4a0c      	ldr	r2, [pc, #48]	@ (800287c <HAL_TIM_Base_MspInit+0x48>)
 800284c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002850:	6193      	str	r3, [r2, #24]
 8002852:	4b0a      	ldr	r3, [pc, #40]	@ (800287c <HAL_TIM_Base_MspInit+0x48>)
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	68fb      	ldr	r3, [r7, #12]

    /* TIM17 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 0, 0);
 800285e:	2200      	movs	r2, #0
 8002860:	2100      	movs	r1, #0
 8002862:	201a      	movs	r0, #26
 8002864:	f002 f9a9 	bl	8004bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002868:	201a      	movs	r0, #26
 800286a:	f002 f9c2 	bl	8004bf2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 800286e:	bf00      	nop
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	40014800 	.word	0x40014800
 800287c:	40021000 	.word	0x40021000

08002880 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b088      	sub	sp, #32
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002888:	f107 030c 	add.w	r3, r7, #12
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]
 8002896:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a11      	ldr	r2, [pc, #68]	@ (80028e4 <HAL_TIM_MspPostInit+0x64>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d11b      	bne.n	80028da <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028a2:	4b11      	ldr	r3, [pc, #68]	@ (80028e8 <HAL_TIM_MspPostInit+0x68>)
 80028a4:	695b      	ldr	r3, [r3, #20]
 80028a6:	4a10      	ldr	r2, [pc, #64]	@ (80028e8 <HAL_TIM_MspPostInit+0x68>)
 80028a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028ac:	6153      	str	r3, [r2, #20]
 80028ae:	4b0e      	ldr	r3, [pc, #56]	@ (80028e8 <HAL_TIM_MspPostInit+0x68>)
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028b6:	60bb      	str	r3, [r7, #8]
 80028b8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80028ba:	2303      	movs	r3, #3
 80028bc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028be:	2302      	movs	r3, #2
 80028c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c2:	2300      	movs	r3, #0
 80028c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c6:	2300      	movs	r3, #0
 80028c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028ca:	2302      	movs	r3, #2
 80028cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ce:	f107 030c 	add.w	r3, r7, #12
 80028d2:	4619      	mov	r1, r3
 80028d4:	4805      	ldr	r0, [pc, #20]	@ (80028ec <HAL_TIM_MspPostInit+0x6c>)
 80028d6:	f002 fbd1 	bl	800507c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80028da:	bf00      	nop
 80028dc:	3720      	adds	r7, #32
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40000400 	.word	0x40000400
 80028e8:	40021000 	.word	0x40021000
 80028ec:	48000400 	.word	0x48000400

080028f0 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028f4:	4b13      	ldr	r3, [pc, #76]	@ (8002944 <MX_USART1_UART_Init+0x54>)
 80028f6:	4a14      	ldr	r2, [pc, #80]	@ (8002948 <MX_USART1_UART_Init+0x58>)
 80028f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 2000000;
 80028fa:	4b12      	ldr	r3, [pc, #72]	@ (8002944 <MX_USART1_UART_Init+0x54>)
 80028fc:	4a13      	ldr	r2, [pc, #76]	@ (800294c <MX_USART1_UART_Init+0x5c>)
 80028fe:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002900:	4b10      	ldr	r3, [pc, #64]	@ (8002944 <MX_USART1_UART_Init+0x54>)
 8002902:	2200      	movs	r2, #0
 8002904:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002906:	4b0f      	ldr	r3, [pc, #60]	@ (8002944 <MX_USART1_UART_Init+0x54>)
 8002908:	2200      	movs	r2, #0
 800290a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800290c:	4b0d      	ldr	r3, [pc, #52]	@ (8002944 <MX_USART1_UART_Init+0x54>)
 800290e:	2200      	movs	r2, #0
 8002910:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002912:	4b0c      	ldr	r3, [pc, #48]	@ (8002944 <MX_USART1_UART_Init+0x54>)
 8002914:	220c      	movs	r2, #12
 8002916:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002918:	4b0a      	ldr	r3, [pc, #40]	@ (8002944 <MX_USART1_UART_Init+0x54>)
 800291a:	2200      	movs	r2, #0
 800291c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800291e:	4b09      	ldr	r3, [pc, #36]	@ (8002944 <MX_USART1_UART_Init+0x54>)
 8002920:	2200      	movs	r2, #0
 8002922:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002924:	4b07      	ldr	r3, [pc, #28]	@ (8002944 <MX_USART1_UART_Init+0x54>)
 8002926:	2200      	movs	r2, #0
 8002928:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800292a:	4b06      	ldr	r3, [pc, #24]	@ (8002944 <MX_USART1_UART_Init+0x54>)
 800292c:	2200      	movs	r2, #0
 800292e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002930:	4804      	ldr	r0, [pc, #16]	@ (8002944 <MX_USART1_UART_Init+0x54>)
 8002932:	f005 feb1 	bl	8008698 <HAL_UART_Init>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d001      	beq.n	8002940 <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 800293c:	f7ff fadb 	bl	8001ef6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002940:	bf00      	nop
 8002942:	bd80      	pop	{r7, pc}
 8002944:	200008a4 	.word	0x200008a4
 8002948:	40013800 	.word	0x40013800
 800294c:	001e8480 	.word	0x001e8480

08002950 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002954:	4b14      	ldr	r3, [pc, #80]	@ (80029a8 <MX_USART3_UART_Init+0x58>)
 8002956:	4a15      	ldr	r2, [pc, #84]	@ (80029ac <MX_USART3_UART_Init+0x5c>)
 8002958:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800295a:	4b13      	ldr	r3, [pc, #76]	@ (80029a8 <MX_USART3_UART_Init+0x58>)
 800295c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002960:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002962:	4b11      	ldr	r3, [pc, #68]	@ (80029a8 <MX_USART3_UART_Init+0x58>)
 8002964:	2200      	movs	r2, #0
 8002966:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002968:	4b0f      	ldr	r3, [pc, #60]	@ (80029a8 <MX_USART3_UART_Init+0x58>)
 800296a:	2200      	movs	r2, #0
 800296c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800296e:	4b0e      	ldr	r3, [pc, #56]	@ (80029a8 <MX_USART3_UART_Init+0x58>)
 8002970:	2200      	movs	r2, #0
 8002972:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002974:	4b0c      	ldr	r3, [pc, #48]	@ (80029a8 <MX_USART3_UART_Init+0x58>)
 8002976:	220c      	movs	r2, #12
 8002978:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800297a:	4b0b      	ldr	r3, [pc, #44]	@ (80029a8 <MX_USART3_UART_Init+0x58>)
 800297c:	2200      	movs	r2, #0
 800297e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002980:	4b09      	ldr	r3, [pc, #36]	@ (80029a8 <MX_USART3_UART_Init+0x58>)
 8002982:	2200      	movs	r2, #0
 8002984:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002986:	4b08      	ldr	r3, [pc, #32]	@ (80029a8 <MX_USART3_UART_Init+0x58>)
 8002988:	2200      	movs	r2, #0
 800298a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800298c:	4b06      	ldr	r3, [pc, #24]	@ (80029a8 <MX_USART3_UART_Init+0x58>)
 800298e:	2200      	movs	r2, #0
 8002990:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002992:	4805      	ldr	r0, [pc, #20]	@ (80029a8 <MX_USART3_UART_Init+0x58>)
 8002994:	f005 fe80 	bl	8008698 <HAL_UART_Init>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800299e:	f7ff faaa 	bl	8001ef6 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80029a2:	bf00      	nop
 80029a4:	bd80      	pop	{r7, pc}
 80029a6:	bf00      	nop
 80029a8:	2000092c 	.word	0x2000092c
 80029ac:	40004800 	.word	0x40004800

080029b0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b08c      	sub	sp, #48	@ 0x30
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b8:	f107 031c 	add.w	r3, r7, #28
 80029bc:	2200      	movs	r2, #0
 80029be:	601a      	str	r2, [r3, #0]
 80029c0:	605a      	str	r2, [r3, #4]
 80029c2:	609a      	str	r2, [r3, #8]
 80029c4:	60da      	str	r2, [r3, #12]
 80029c6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	4a5c      	ldr	r2, [pc, #368]	@ (8002b40 <HAL_UART_MspInit+0x190>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d16a      	bne.n	8002aa8 <HAL_UART_MspInit+0xf8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029d2:	4b5c      	ldr	r3, [pc, #368]	@ (8002b44 <HAL_UART_MspInit+0x194>)
 80029d4:	699b      	ldr	r3, [r3, #24]
 80029d6:	4a5b      	ldr	r2, [pc, #364]	@ (8002b44 <HAL_UART_MspInit+0x194>)
 80029d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029dc:	6193      	str	r3, [r2, #24]
 80029de:	4b59      	ldr	r3, [pc, #356]	@ (8002b44 <HAL_UART_MspInit+0x194>)
 80029e0:	699b      	ldr	r3, [r3, #24]
 80029e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80029e6:	61bb      	str	r3, [r7, #24]
 80029e8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ea:	4b56      	ldr	r3, [pc, #344]	@ (8002b44 <HAL_UART_MspInit+0x194>)
 80029ec:	695b      	ldr	r3, [r3, #20]
 80029ee:	4a55      	ldr	r2, [pc, #340]	@ (8002b44 <HAL_UART_MspInit+0x194>)
 80029f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029f4:	6153      	str	r3, [r2, #20]
 80029f6:	4b53      	ldr	r3, [pc, #332]	@ (8002b44 <HAL_UART_MspInit+0x194>)
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029fe:	617b      	str	r3, [r7, #20]
 8002a00:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002a02:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a08:	2302      	movs	r3, #2
 8002a0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a10:	2303      	movs	r3, #3
 8002a12:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a14:	2307      	movs	r3, #7
 8002a16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a18:	f107 031c 	add.w	r3, r7, #28
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a22:	f002 fb2b 	bl	800507c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002a26:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a30:	2301      	movs	r3, #1
 8002a32:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a34:	2303      	movs	r3, #3
 8002a36:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a38:	2307      	movs	r3, #7
 8002a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a3c:	f107 031c 	add.w	r3, r7, #28
 8002a40:	4619      	mov	r1, r3
 8002a42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a46:	f002 fb19 	bl	800507c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8002a4a:	4b3f      	ldr	r3, [pc, #252]	@ (8002b48 <HAL_UART_MspInit+0x198>)
 8002a4c:	4a3f      	ldr	r2, [pc, #252]	@ (8002b4c <HAL_UART_MspInit+0x19c>)
 8002a4e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a50:	4b3d      	ldr	r3, [pc, #244]	@ (8002b48 <HAL_UART_MspInit+0x198>)
 8002a52:	2210      	movs	r2, #16
 8002a54:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a56:	4b3c      	ldr	r3, [pc, #240]	@ (8002b48 <HAL_UART_MspInit+0x198>)
 8002a58:	2200      	movs	r2, #0
 8002a5a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a5c:	4b3a      	ldr	r3, [pc, #232]	@ (8002b48 <HAL_UART_MspInit+0x198>)
 8002a5e:	2280      	movs	r2, #128	@ 0x80
 8002a60:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a62:	4b39      	ldr	r3, [pc, #228]	@ (8002b48 <HAL_UART_MspInit+0x198>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a68:	4b37      	ldr	r3, [pc, #220]	@ (8002b48 <HAL_UART_MspInit+0x198>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002a6e:	4b36      	ldr	r3, [pc, #216]	@ (8002b48 <HAL_UART_MspInit+0x198>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a74:	4b34      	ldr	r3, [pc, #208]	@ (8002b48 <HAL_UART_MspInit+0x198>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002a7a:	4833      	ldr	r0, [pc, #204]	@ (8002b48 <HAL_UART_MspInit+0x198>)
 8002a7c:	f002 f8d3 	bl	8004c26 <HAL_DMA_Init>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <HAL_UART_MspInit+0xda>
    {
      Error_Handler();
 8002a86:	f7ff fa36 	bl	8001ef6 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a2e      	ldr	r2, [pc, #184]	@ (8002b48 <HAL_UART_MspInit+0x198>)
 8002a8e:	671a      	str	r2, [r3, #112]	@ 0x70
 8002a90:	4a2d      	ldr	r2, [pc, #180]	@ (8002b48 <HAL_UART_MspInit+0x198>)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002a96:	2200      	movs	r2, #0
 8002a98:	2100      	movs	r1, #0
 8002a9a:	2025      	movs	r0, #37	@ 0x25
 8002a9c:	f002 f88d 	bl	8004bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002aa0:	2025      	movs	r0, #37	@ 0x25
 8002aa2:	f002 f8a6 	bl	8004bf2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002aa6:	e046      	b.n	8002b36 <HAL_UART_MspInit+0x186>
  else if(uartHandle->Instance==USART3)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a28      	ldr	r2, [pc, #160]	@ (8002b50 <HAL_UART_MspInit+0x1a0>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d141      	bne.n	8002b36 <HAL_UART_MspInit+0x186>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002ab2:	4b24      	ldr	r3, [pc, #144]	@ (8002b44 <HAL_UART_MspInit+0x194>)
 8002ab4:	69db      	ldr	r3, [r3, #28]
 8002ab6:	4a23      	ldr	r2, [pc, #140]	@ (8002b44 <HAL_UART_MspInit+0x194>)
 8002ab8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002abc:	61d3      	str	r3, [r2, #28]
 8002abe:	4b21      	ldr	r3, [pc, #132]	@ (8002b44 <HAL_UART_MspInit+0x194>)
 8002ac0:	69db      	ldr	r3, [r3, #28]
 8002ac2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ac6:	613b      	str	r3, [r7, #16]
 8002ac8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aca:	4b1e      	ldr	r3, [pc, #120]	@ (8002b44 <HAL_UART_MspInit+0x194>)
 8002acc:	695b      	ldr	r3, [r3, #20]
 8002ace:	4a1d      	ldr	r2, [pc, #116]	@ (8002b44 <HAL_UART_MspInit+0x194>)
 8002ad0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ad4:	6153      	str	r3, [r2, #20]
 8002ad6:	4b1b      	ldr	r3, [pc, #108]	@ (8002b44 <HAL_UART_MspInit+0x194>)
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ade:	60fb      	str	r3, [r7, #12]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ae2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002ae6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ae8:	2302      	movs	r3, #2
 8002aea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aec:	2300      	movs	r3, #0
 8002aee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002af0:	2303      	movs	r3, #3
 8002af2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002af4:	2307      	movs	r3, #7
 8002af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002af8:	f107 031c 	add.w	r3, r7, #28
 8002afc:	4619      	mov	r1, r3
 8002afe:	4815      	ldr	r0, [pc, #84]	@ (8002b54 <HAL_UART_MspInit+0x1a4>)
 8002b00:	f002 fabc 	bl	800507c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002b04:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b08:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b0e:	2301      	movs	r3, #1
 8002b10:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b12:	2303      	movs	r3, #3
 8002b14:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002b16:	2307      	movs	r3, #7
 8002b18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b1a:	f107 031c 	add.w	r3, r7, #28
 8002b1e:	4619      	mov	r1, r3
 8002b20:	480c      	ldr	r0, [pc, #48]	@ (8002b54 <HAL_UART_MspInit+0x1a4>)
 8002b22:	f002 faab 	bl	800507c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002b26:	2200      	movs	r2, #0
 8002b28:	2100      	movs	r1, #0
 8002b2a:	2027      	movs	r0, #39	@ 0x27
 8002b2c:	f002 f845 	bl	8004bba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002b30:	2027      	movs	r0, #39	@ 0x27
 8002b32:	f002 f85e 	bl	8004bf2 <HAL_NVIC_EnableIRQ>
}
 8002b36:	bf00      	nop
 8002b38:	3730      	adds	r7, #48	@ 0x30
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40013800 	.word	0x40013800
 8002b44:	40021000 	.word	0x40021000
 8002b48:	200009b4 	.word	0x200009b4
 8002b4c:	40020044 	.word	0x40020044
 8002b50:	40004800 	.word	0x40004800
 8002b54:	48000400 	.word	0x48000400

08002b58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002b58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b90 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b5c:	480d      	ldr	r0, [pc, #52]	@ (8002b94 <LoopForever+0x6>)
  ldr r1, =_edata
 8002b5e:	490e      	ldr	r1, [pc, #56]	@ (8002b98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b60:	4a0e      	ldr	r2, [pc, #56]	@ (8002b9c <LoopForever+0xe>)
  movs r3, #0
 8002b62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b64:	e002      	b.n	8002b6c <LoopCopyDataInit>

08002b66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b6a:	3304      	adds	r3, #4

08002b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b70:	d3f9      	bcc.n	8002b66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b72:	4a0b      	ldr	r2, [pc, #44]	@ (8002ba0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b74:	4c0b      	ldr	r4, [pc, #44]	@ (8002ba4 <LoopForever+0x16>)
  movs r3, #0
 8002b76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b78:	e001      	b.n	8002b7e <LoopFillZerobss>

08002b7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b7c:	3204      	adds	r2, #4

08002b7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b80:	d3fb      	bcc.n	8002b7a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002b82:	f7ff fd99 	bl	80026b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b86:	f008 f8ed 	bl	800ad64 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002b8a:	f7ff f8cb 	bl	8001d24 <main>

08002b8e <LoopForever>:

LoopForever:
    b LoopForever
 8002b8e:	e7fe      	b.n	8002b8e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002b90:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002b94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b98:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002b9c:	0800f750 	.word	0x0800f750
  ldr r2, =_sbss
 8002ba0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002ba4:	20000b48 	.word	0x20000b48

08002ba8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ba8:	e7fe      	b.n	8002ba8 <ADC1_2_IRQHandler>
	...

08002bac <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bb0:	4b08      	ldr	r3, [pc, #32]	@ (8002bd4 <HAL_Init+0x28>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a07      	ldr	r2, [pc, #28]	@ (8002bd4 <HAL_Init+0x28>)
 8002bb6:	f043 0310 	orr.w	r3, r3, #16
 8002bba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bbc:	2003      	movs	r0, #3
 8002bbe:	f001 fff1 	bl	8004ba4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bc2:	200f      	movs	r0, #15
 8002bc4:	f000 f808 	bl	8002bd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bc8:	f7ff fc46 	bl	8002458 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	40022000 	.word	0x40022000

08002bd8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002be0:	4b12      	ldr	r3, [pc, #72]	@ (8002c2c <HAL_InitTick+0x54>)
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	4b12      	ldr	r3, [pc, #72]	@ (8002c30 <HAL_InitTick+0x58>)
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	4619      	mov	r1, r3
 8002bea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002bee:	fbb3 f3f1 	udiv	r3, r3, r1
 8002bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f002 f809 	bl	8004c0e <HAL_SYSTICK_Config>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e00e      	b.n	8002c24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2b0f      	cmp	r3, #15
 8002c0a:	d80a      	bhi.n	8002c22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	6879      	ldr	r1, [r7, #4]
 8002c10:	f04f 30ff 	mov.w	r0, #4294967295
 8002c14:	f001 ffd1 	bl	8004bba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c18:	4a06      	ldr	r2, [pc, #24]	@ (8002c34 <HAL_InitTick+0x5c>)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	e000      	b.n	8002c24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	3708      	adds	r7, #8
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	20000008 	.word	0x20000008
 8002c30:	20000010 	.word	0x20000010
 8002c34:	2000000c 	.word	0x2000000c

08002c38 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c3c:	4b06      	ldr	r3, [pc, #24]	@ (8002c58 <HAL_IncTick+0x20>)
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	461a      	mov	r2, r3
 8002c42:	4b06      	ldr	r3, [pc, #24]	@ (8002c5c <HAL_IncTick+0x24>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4413      	add	r3, r2
 8002c48:	4a04      	ldr	r2, [pc, #16]	@ (8002c5c <HAL_IncTick+0x24>)
 8002c4a:	6013      	str	r3, [r2, #0]
}
 8002c4c:	bf00      	nop
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	20000010 	.word	0x20000010
 8002c5c:	200009f8 	.word	0x200009f8

08002c60 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c60:	b480      	push	{r7}
 8002c62:	af00      	add	r7, sp, #0
  return uwTick;  
 8002c64:	4b03      	ldr	r3, [pc, #12]	@ (8002c74 <HAL_GetTick+0x14>)
 8002c66:	681b      	ldr	r3, [r3, #0]
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c70:	4770      	bx	lr
 8002c72:	bf00      	nop
 8002c74:	200009f8 	.word	0x200009f8

08002c78 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c80:	f7ff ffee 	bl	8002c60 <HAL_GetTick>
 8002c84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c90:	d005      	beq.n	8002c9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c92:	4b0a      	ldr	r3, [pc, #40]	@ (8002cbc <HAL_Delay+0x44>)
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	461a      	mov	r2, r3
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	4413      	add	r3, r2
 8002c9c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8002c9e:	bf00      	nop
 8002ca0:	f7ff ffde 	bl	8002c60 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	68fa      	ldr	r2, [r7, #12]
 8002cac:	429a      	cmp	r2, r3
 8002cae:	d8f7      	bhi.n	8002ca0 <HAL_Delay+0x28>
  {
  }
}
 8002cb0:	bf00      	nop
 8002cb2:	bf00      	nop
 8002cb4:	3710      	adds	r7, #16
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	20000010 	.word	0x20000010

08002cc0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b09a      	sub	sp, #104	@ 0x68
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d101      	bne.n	8002ce0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e1c9      	b.n	8003074 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	691b      	ldr	r3, [r3, #16]
 8002ce4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cea:	f003 0310 	and.w	r3, r3, #16
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d176      	bne.n	8002de0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d152      	bne.n	8002da0 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	2200      	movs	r2, #0
 8002d0a:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d14:	6878      	ldr	r0, [r7, #4]
 8002d16:	f7fe f8bb 	bl	8000e90 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d13b      	bne.n	8002da0 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002d28:	6878      	ldr	r0, [r7, #4]
 8002d2a:	f000 ff7f 	bl	8003c2c <ADC_Disable>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d38:	f003 0310 	and.w	r3, r3, #16
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d12f      	bne.n	8002da0 <HAL_ADC_Init+0xe0>
 8002d40:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d12b      	bne.n	8002da0 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d50:	f023 0302 	bic.w	r3, r3, #2
 8002d54:	f043 0202 	orr.w	r2, r3, #2
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	689a      	ldr	r2, [r3, #8]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002d6a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	689a      	ldr	r2, [r3, #8]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002d7a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d7c:	4b86      	ldr	r3, [pc, #536]	@ (8002f98 <HAL_ADC_Init+0x2d8>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a86      	ldr	r2, [pc, #536]	@ (8002f9c <HAL_ADC_Init+0x2dc>)
 8002d82:	fba2 2303 	umull	r2, r3, r2, r3
 8002d86:	0c9a      	lsrs	r2, r3, #18
 8002d88:	4613      	mov	r3, r2
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	4413      	add	r3, r2
 8002d8e:	005b      	lsls	r3, r3, #1
 8002d90:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d92:	e002      	b.n	8002d9a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8002d94:	68bb      	ldr	r3, [r7, #8]
 8002d96:	3b01      	subs	r3, #1
 8002d98:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d1f9      	bne.n	8002d94 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	689b      	ldr	r3, [r3, #8]
 8002da6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d007      	beq.n	8002dbe <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002db8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002dbc:	d110      	bne.n	8002de0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dc2:	f023 0312 	bic.w	r3, r3, #18
 8002dc6:	f043 0210 	orr.w	r2, r3, #16
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dd2:	f043 0201 	orr.w	r2, r3, #1
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de4:	f003 0310 	and.w	r3, r3, #16
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	f040 8136 	bne.w	800305a <HAL_ADC_Init+0x39a>
 8002dee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	f040 8131 	bne.w	800305a <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	f040 8129 	bne.w	800305a <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002e10:	f043 0202 	orr.w	r2, r3, #2
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e20:	d004      	beq.n	8002e2c <HAL_ADC_Init+0x16c>
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a5e      	ldr	r2, [pc, #376]	@ (8002fa0 <HAL_ADC_Init+0x2e0>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d101      	bne.n	8002e30 <HAL_ADC_Init+0x170>
 8002e2c:	4b5d      	ldr	r3, [pc, #372]	@ (8002fa4 <HAL_ADC_Init+0x2e4>)
 8002e2e:	e000      	b.n	8002e32 <HAL_ADC_Init+0x172>
 8002e30:	4b5d      	ldr	r3, [pc, #372]	@ (8002fa8 <HAL_ADC_Init+0x2e8>)
 8002e32:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002e3c:	d102      	bne.n	8002e44 <HAL_ADC_Init+0x184>
 8002e3e:	4b58      	ldr	r3, [pc, #352]	@ (8002fa0 <HAL_ADC_Init+0x2e0>)
 8002e40:	60fb      	str	r3, [r7, #12]
 8002e42:	e01a      	b.n	8002e7a <HAL_ADC_Init+0x1ba>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a55      	ldr	r2, [pc, #340]	@ (8002fa0 <HAL_ADC_Init+0x2e0>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d103      	bne.n	8002e56 <HAL_ADC_Init+0x196>
 8002e4e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002e52:	60fb      	str	r3, [r7, #12]
 8002e54:	e011      	b.n	8002e7a <HAL_ADC_Init+0x1ba>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a54      	ldr	r2, [pc, #336]	@ (8002fac <HAL_ADC_Init+0x2ec>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d102      	bne.n	8002e66 <HAL_ADC_Init+0x1a6>
 8002e60:	4b53      	ldr	r3, [pc, #332]	@ (8002fb0 <HAL_ADC_Init+0x2f0>)
 8002e62:	60fb      	str	r3, [r7, #12]
 8002e64:	e009      	b.n	8002e7a <HAL_ADC_Init+0x1ba>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a51      	ldr	r2, [pc, #324]	@ (8002fb0 <HAL_ADC_Init+0x2f0>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	d102      	bne.n	8002e76 <HAL_ADC_Init+0x1b6>
 8002e70:	4b4e      	ldr	r3, [pc, #312]	@ (8002fac <HAL_ADC_Init+0x2ec>)
 8002e72:	60fb      	str	r3, [r7, #12]
 8002e74:	e001      	b.n	8002e7a <HAL_ADC_Init+0x1ba>
 8002e76:	2300      	movs	r3, #0
 8002e78:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	f003 0303 	and.w	r3, r3, #3
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d108      	bne.n	8002e9a <HAL_ADC_Init+0x1da>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d101      	bne.n	8002e9a <HAL_ADC_Init+0x1da>
 8002e96:	2301      	movs	r3, #1
 8002e98:	e000      	b.n	8002e9c <HAL_ADC_Init+0x1dc>
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d11c      	bne.n	8002eda <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002ea0:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d010      	beq.n	8002ec8 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f003 0303 	and.w	r3, r3, #3
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d107      	bne.n	8002ec2 <HAL_ADC_Init+0x202>
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0301 	and.w	r3, r3, #1
 8002eba:	2b01      	cmp	r3, #1
 8002ebc:	d101      	bne.n	8002ec2 <HAL_ADC_Init+0x202>
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e000      	b.n	8002ec4 <HAL_ADC_Init+0x204>
 8002ec2:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d108      	bne.n	8002eda <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002ec8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	431a      	orrs	r2, r3
 8002ed6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ed8:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	7e5b      	ldrb	r3, [r3, #25]
 8002ede:	035b      	lsls	r3, r3, #13
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002ee4:	2a01      	cmp	r2, #1
 8002ee6:	d002      	beq.n	8002eee <HAL_ADC_Init+0x22e>
 8002ee8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002eec:	e000      	b.n	8002ef0 <HAL_ADC_Init+0x230>
 8002eee:	2200      	movs	r2, #0
 8002ef0:	431a      	orrs	r2, r3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	431a      	orrs	r2, r3
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	4313      	orrs	r3, r2
 8002efe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002f00:	4313      	orrs	r3, r2
 8002f02:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d11b      	bne.n	8002f46 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	7e5b      	ldrb	r3, [r3, #25]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d109      	bne.n	8002f2a <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f1a:	3b01      	subs	r3, #1
 8002f1c:	045a      	lsls	r2, r3, #17
 8002f1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f20:	4313      	orrs	r3, r2
 8002f22:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f26:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f28:	e00d      	b.n	8002f46 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002f32:	f043 0220 	orr.w	r2, r3, #32
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3e:	f043 0201 	orr.w	r2, r3, #1
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d03a      	beq.n	8002fc4 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a16      	ldr	r2, [pc, #88]	@ (8002fac <HAL_ADC_Init+0x2ec>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d004      	beq.n	8002f62 <HAL_ADC_Init+0x2a2>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a14      	ldr	r2, [pc, #80]	@ (8002fb0 <HAL_ADC_Init+0x2f0>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d128      	bne.n	8002fb4 <HAL_ADC_Init+0x2f4>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f66:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8002f6a:	d012      	beq.n	8002f92 <HAL_ADC_Init+0x2d2>
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f74:	d00a      	beq.n	8002f8c <HAL_ADC_Init+0x2cc>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7a:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8002f7e:	d002      	beq.n	8002f86 <HAL_ADC_Init+0x2c6>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f84:	e018      	b.n	8002fb8 <HAL_ADC_Init+0x2f8>
 8002f86:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f8a:	e015      	b.n	8002fb8 <HAL_ADC_Init+0x2f8>
 8002f8c:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8002f90:	e012      	b.n	8002fb8 <HAL_ADC_Init+0x2f8>
 8002f92:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002f96:	e00f      	b.n	8002fb8 <HAL_ADC_Init+0x2f8>
 8002f98:	20000008 	.word	0x20000008
 8002f9c:	431bde83 	.word	0x431bde83
 8002fa0:	50000100 	.word	0x50000100
 8002fa4:	50000300 	.word	0x50000300
 8002fa8:	50000700 	.word	0x50000700
 8002fac:	50000400 	.word	0x50000400
 8002fb0:	50000500 	.word	0x50000500
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f003 030c 	and.w	r3, r3, #12
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d114      	bne.n	8002ffc <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	687a      	ldr	r2, [r7, #4]
 8002fda:	6812      	ldr	r2, [r2, #0]
 8002fdc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002fe0:	f023 0302 	bic.w	r3, r3, #2
 8002fe4:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	7e1b      	ldrb	r3, [r3, #24]
 8002fea:	039a      	lsls	r2, r3, #14
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	4313      	orrs	r3, r2
 8002ff6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	68da      	ldr	r2, [r3, #12]
 8003002:	4b1e      	ldr	r3, [pc, #120]	@ (800307c <HAL_ADC_Init+0x3bc>)
 8003004:	4013      	ands	r3, r2
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	6812      	ldr	r2, [r2, #0]
 800300a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800300c:	430b      	orrs	r3, r1
 800300e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	691b      	ldr	r3, [r3, #16]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d10c      	bne.n	8003032 <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301e:	f023 010f 	bic.w	r1, r3, #15
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	69db      	ldr	r3, [r3, #28]
 8003026:	1e5a      	subs	r2, r3, #1
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	430a      	orrs	r2, r1
 800302e:	631a      	str	r2, [r3, #48]	@ 0x30
 8003030:	e007      	b.n	8003042 <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f022 020f 	bic.w	r2, r2, #15
 8003040:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800304c:	f023 0303 	bic.w	r3, r3, #3
 8003050:	f043 0201 	orr.w	r2, r3, #1
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	641a      	str	r2, [r3, #64]	@ 0x40
 8003058:	e00a      	b.n	8003070 <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305e:	f023 0312 	bic.w	r3, r3, #18
 8003062:	f043 0210 	orr.w	r2, r3, #16
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800306a:	2301      	movs	r3, #1
 800306c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8003070:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8003074:	4618      	mov	r0, r3
 8003076:	3768      	adds	r7, #104	@ 0x68
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	fff0c007 	.word	0xfff0c007

08003080 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003088:	2300      	movs	r3, #0
 800308a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f003 0304 	and.w	r3, r3, #4
 8003096:	2b00      	cmp	r3, #0
 8003098:	f040 80f9 	bne.w	800328e <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d101      	bne.n	80030aa <HAL_ADC_Start+0x2a>
 80030a6:	2302      	movs	r3, #2
 80030a8:	e0f4      	b.n	8003294 <HAL_ADC_Start+0x214>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f000 fd56 	bl	8003b64 <ADC_Enable>
 80030b8:	4603      	mov	r3, r0
 80030ba:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80030bc:	7bfb      	ldrb	r3, [r7, #15]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	f040 80e0 	bne.w	8003284 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80030cc:	f023 0301 	bic.w	r3, r3, #1
 80030d0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80030e0:	d004      	beq.n	80030ec <HAL_ADC_Start+0x6c>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a6d      	ldr	r2, [pc, #436]	@ (800329c <HAL_ADC_Start+0x21c>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d106      	bne.n	80030fa <HAL_ADC_Start+0x7a>
 80030ec:	4b6c      	ldr	r3, [pc, #432]	@ (80032a0 <HAL_ADC_Start+0x220>)
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	f003 031f 	and.w	r3, r3, #31
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d010      	beq.n	800311a <HAL_ADC_Start+0x9a>
 80030f8:	e005      	b.n	8003106 <HAL_ADC_Start+0x86>
 80030fa:	4b6a      	ldr	r3, [pc, #424]	@ (80032a4 <HAL_ADC_Start+0x224>)
 80030fc:	689b      	ldr	r3, [r3, #8]
 80030fe:	f003 031f 	and.w	r3, r3, #31
 8003102:	2b00      	cmp	r3, #0
 8003104:	d009      	beq.n	800311a <HAL_ADC_Start+0x9a>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800310e:	d004      	beq.n	800311a <HAL_ADC_Start+0x9a>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a64      	ldr	r2, [pc, #400]	@ (80032a8 <HAL_ADC_Start+0x228>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d115      	bne.n	8003146 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d036      	beq.n	80031a2 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003138:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800313c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003144:	e02d      	b.n	80031a2 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800314a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800315a:	d004      	beq.n	8003166 <HAL_ADC_Start+0xe6>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a4e      	ldr	r2, [pc, #312]	@ (800329c <HAL_ADC_Start+0x21c>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d10a      	bne.n	800317c <HAL_ADC_Start+0xfc>
 8003166:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800316a:	68db      	ldr	r3, [r3, #12]
 800316c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003170:	2b00      	cmp	r3, #0
 8003172:	bf14      	ite	ne
 8003174:	2301      	movne	r3, #1
 8003176:	2300      	moveq	r3, #0
 8003178:	b2db      	uxtb	r3, r3
 800317a:	e008      	b.n	800318e <HAL_ADC_Start+0x10e>
 800317c:	4b4a      	ldr	r3, [pc, #296]	@ (80032a8 <HAL_ADC_Start+0x228>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003184:	2b00      	cmp	r3, #0
 8003186:	bf14      	ite	ne
 8003188:	2301      	movne	r3, #1
 800318a:	2300      	moveq	r3, #0
 800318c:	b2db      	uxtb	r3, r3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d007      	beq.n	80031a2 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003196:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800319a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031ae:	d106      	bne.n	80031be <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031b4:	f023 0206 	bic.w	r2, r3, #6
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	645a      	str	r2, [r3, #68]	@ 0x44
 80031bc:	e002      	b.n	80031c4 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	221c      	movs	r2, #28
 80031d2:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031dc:	d004      	beq.n	80031e8 <HAL_ADC_Start+0x168>
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a2e      	ldr	r2, [pc, #184]	@ (800329c <HAL_ADC_Start+0x21c>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d106      	bne.n	80031f6 <HAL_ADC_Start+0x176>
 80031e8:	4b2d      	ldr	r3, [pc, #180]	@ (80032a0 <HAL_ADC_Start+0x220>)
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	f003 031f 	and.w	r3, r3, #31
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d03e      	beq.n	8003272 <HAL_ADC_Start+0x1f2>
 80031f4:	e005      	b.n	8003202 <HAL_ADC_Start+0x182>
 80031f6:	4b2b      	ldr	r3, [pc, #172]	@ (80032a4 <HAL_ADC_Start+0x224>)
 80031f8:	689b      	ldr	r3, [r3, #8]
 80031fa:	f003 031f 	and.w	r3, r3, #31
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d037      	beq.n	8003272 <HAL_ADC_Start+0x1f2>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800320a:	d004      	beq.n	8003216 <HAL_ADC_Start+0x196>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a22      	ldr	r2, [pc, #136]	@ (800329c <HAL_ADC_Start+0x21c>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d106      	bne.n	8003224 <HAL_ADC_Start+0x1a4>
 8003216:	4b22      	ldr	r3, [pc, #136]	@ (80032a0 <HAL_ADC_Start+0x220>)
 8003218:	689b      	ldr	r3, [r3, #8]
 800321a:	f003 031f 	and.w	r3, r3, #31
 800321e:	2b05      	cmp	r3, #5
 8003220:	d027      	beq.n	8003272 <HAL_ADC_Start+0x1f2>
 8003222:	e005      	b.n	8003230 <HAL_ADC_Start+0x1b0>
 8003224:	4b1f      	ldr	r3, [pc, #124]	@ (80032a4 <HAL_ADC_Start+0x224>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f003 031f 	and.w	r3, r3, #31
 800322c:	2b05      	cmp	r3, #5
 800322e:	d020      	beq.n	8003272 <HAL_ADC_Start+0x1f2>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003238:	d004      	beq.n	8003244 <HAL_ADC_Start+0x1c4>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a17      	ldr	r2, [pc, #92]	@ (800329c <HAL_ADC_Start+0x21c>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d106      	bne.n	8003252 <HAL_ADC_Start+0x1d2>
 8003244:	4b16      	ldr	r3, [pc, #88]	@ (80032a0 <HAL_ADC_Start+0x220>)
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f003 031f 	and.w	r3, r3, #31
 800324c:	2b09      	cmp	r3, #9
 800324e:	d010      	beq.n	8003272 <HAL_ADC_Start+0x1f2>
 8003250:	e005      	b.n	800325e <HAL_ADC_Start+0x1de>
 8003252:	4b14      	ldr	r3, [pc, #80]	@ (80032a4 <HAL_ADC_Start+0x224>)
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	f003 031f 	and.w	r3, r3, #31
 800325a:	2b09      	cmp	r3, #9
 800325c:	d009      	beq.n	8003272 <HAL_ADC_Start+0x1f2>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003266:	d004      	beq.n	8003272 <HAL_ADC_Start+0x1f2>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	4a0e      	ldr	r2, [pc, #56]	@ (80032a8 <HAL_ADC_Start+0x228>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d10f      	bne.n	8003292 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	689a      	ldr	r2, [r3, #8]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f042 0204 	orr.w	r2, r2, #4
 8003280:	609a      	str	r2, [r3, #8]
 8003282:	e006      	b.n	8003292 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800328c:	e001      	b.n	8003292 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800328e:	2302      	movs	r3, #2
 8003290:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003292:	7bfb      	ldrb	r3, [r7, #15]
}
 8003294:	4618      	mov	r0, r3
 8003296:	3710      	adds	r7, #16
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	50000100 	.word	0x50000100
 80032a0:	50000300 	.word	0x50000300
 80032a4:	50000700 	.word	0x50000700
 80032a8:	50000400 	.word	0x50000400

080032ac <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	370c      	adds	r7, #12
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr

080032c6 <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 80032c6:	b580      	push	{r7, lr}
 80032c8:	b084      	sub	sp, #16
 80032ca:	af00      	add	r7, sp, #0
 80032cc:	6078      	str	r0, [r7, #4]
 80032ce:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032d0:	2300      	movs	r3, #0
 80032d2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d101      	bne.n	80032e2 <HAL_ADCEx_Calibration_Start+0x1c>
 80032de:	2302      	movs	r3, #2
 80032e0:	e05f      	b.n	80033a2 <HAL_ADCEx_Calibration_Start+0xdc>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2201      	movs	r2, #1
 80032e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 fc9e 	bl	8003c2c <ADC_Disable>
 80032f0:	4603      	mov	r3, r0
 80032f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80032f4:	7bfb      	ldrb	r3, [r7, #15]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d14e      	bne.n	8003398 <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2201      	movs	r2, #1
 80032fe:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689a      	ldr	r2, [r3, #8]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 800330e:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	2b01      	cmp	r3, #1
 8003314:	d107      	bne.n	8003326 <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	689a      	ldr	r2, [r3, #8]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8003324:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	689a      	ldr	r2, [r3, #8]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003334:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8003336:	f7ff fc93 	bl	8002c60 <HAL_GetTick>
 800333a:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800333c:	e01c      	b.n	8003378 <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800333e:	f7ff fc8f 	bl	8002c60 <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	2b0a      	cmp	r3, #10
 800334a:	d915      	bls.n	8003378 <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003356:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800335a:	d10d      	bne.n	8003378 <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003360:	f023 0312 	bic.w	r3, r3, #18
 8003364:	f043 0210 	orr.w	r2, r3, #16
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003374:	2301      	movs	r3, #1
 8003376:	e014      	b.n	80033a2 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003382:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003386:	d0da      	beq.n	800333e <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338c:	f023 0303 	bic.w	r3, r3, #3
 8003390:	f043 0201 	orr.w	r2, r3, #1
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80033a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3710      	adds	r7, #16
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
	...

080033ac <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b09b      	sub	sp, #108	@ 0x6c
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033b6:	2300      	movs	r3, #0
 80033b8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80033bc:	2300      	movs	r3, #0
 80033be:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d101      	bne.n	80033ce <HAL_ADC_ConfigChannel+0x22>
 80033ca:	2302      	movs	r3, #2
 80033cc:	e2c8      	b.n	8003960 <HAL_ADC_ConfigChannel+0x5b4>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	689b      	ldr	r3, [r3, #8]
 80033dc:	f003 0304 	and.w	r3, r3, #4
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	f040 82ac 	bne.w	800393e <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	2b04      	cmp	r3, #4
 80033ec:	d81c      	bhi.n	8003428 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685a      	ldr	r2, [r3, #4]
 80033f8:	4613      	mov	r3, r2
 80033fa:	005b      	lsls	r3, r3, #1
 80033fc:	4413      	add	r3, r2
 80033fe:	005b      	lsls	r3, r3, #1
 8003400:	461a      	mov	r2, r3
 8003402:	231f      	movs	r3, #31
 8003404:	4093      	lsls	r3, r2
 8003406:	43db      	mvns	r3, r3
 8003408:	4019      	ands	r1, r3
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	6818      	ldr	r0, [r3, #0]
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	685a      	ldr	r2, [r3, #4]
 8003412:	4613      	mov	r3, r2
 8003414:	005b      	lsls	r3, r3, #1
 8003416:	4413      	add	r3, r2
 8003418:	005b      	lsls	r3, r3, #1
 800341a:	fa00 f203 	lsl.w	r2, r0, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	430a      	orrs	r2, r1
 8003424:	631a      	str	r2, [r3, #48]	@ 0x30
 8003426:	e063      	b.n	80034f0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	2b09      	cmp	r3, #9
 800342e:	d81e      	bhi.n	800346e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	685a      	ldr	r2, [r3, #4]
 800343a:	4613      	mov	r3, r2
 800343c:	005b      	lsls	r3, r3, #1
 800343e:	4413      	add	r3, r2
 8003440:	005b      	lsls	r3, r3, #1
 8003442:	3b1e      	subs	r3, #30
 8003444:	221f      	movs	r2, #31
 8003446:	fa02 f303 	lsl.w	r3, r2, r3
 800344a:	43db      	mvns	r3, r3
 800344c:	4019      	ands	r1, r3
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	6818      	ldr	r0, [r3, #0]
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	685a      	ldr	r2, [r3, #4]
 8003456:	4613      	mov	r3, r2
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	4413      	add	r3, r2
 800345c:	005b      	lsls	r3, r3, #1
 800345e:	3b1e      	subs	r3, #30
 8003460:	fa00 f203 	lsl.w	r2, r0, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	430a      	orrs	r2, r1
 800346a:	635a      	str	r2, [r3, #52]	@ 0x34
 800346c:	e040      	b.n	80034f0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	2b0e      	cmp	r3, #14
 8003474:	d81e      	bhi.n	80034b4 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685a      	ldr	r2, [r3, #4]
 8003480:	4613      	mov	r3, r2
 8003482:	005b      	lsls	r3, r3, #1
 8003484:	4413      	add	r3, r2
 8003486:	005b      	lsls	r3, r3, #1
 8003488:	3b3c      	subs	r3, #60	@ 0x3c
 800348a:	221f      	movs	r2, #31
 800348c:	fa02 f303 	lsl.w	r3, r2, r3
 8003490:	43db      	mvns	r3, r3
 8003492:	4019      	ands	r1, r3
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	6818      	ldr	r0, [r3, #0]
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685a      	ldr	r2, [r3, #4]
 800349c:	4613      	mov	r3, r2
 800349e:	005b      	lsls	r3, r3, #1
 80034a0:	4413      	add	r3, r2
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	3b3c      	subs	r3, #60	@ 0x3c
 80034a6:	fa00 f203 	lsl.w	r2, r0, r3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	430a      	orrs	r2, r1
 80034b0:	639a      	str	r2, [r3, #56]	@ 0x38
 80034b2:	e01d      	b.n	80034f0 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	685a      	ldr	r2, [r3, #4]
 80034be:	4613      	mov	r3, r2
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	4413      	add	r3, r2
 80034c4:	005b      	lsls	r3, r3, #1
 80034c6:	3b5a      	subs	r3, #90	@ 0x5a
 80034c8:	221f      	movs	r2, #31
 80034ca:	fa02 f303 	lsl.w	r3, r2, r3
 80034ce:	43db      	mvns	r3, r3
 80034d0:	4019      	ands	r1, r3
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	6818      	ldr	r0, [r3, #0]
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	685a      	ldr	r2, [r3, #4]
 80034da:	4613      	mov	r3, r2
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	4413      	add	r3, r2
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	3b5a      	subs	r3, #90	@ 0x5a
 80034e4:	fa00 f203 	lsl.w	r2, r0, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	430a      	orrs	r2, r1
 80034ee:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f003 030c 	and.w	r3, r3, #12
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	f040 80e5 	bne.w	80036ca <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2b09      	cmp	r3, #9
 8003506:	d91c      	bls.n	8003542 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	6999      	ldr	r1, [r3, #24]
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	4613      	mov	r3, r2
 8003514:	005b      	lsls	r3, r3, #1
 8003516:	4413      	add	r3, r2
 8003518:	3b1e      	subs	r3, #30
 800351a:	2207      	movs	r2, #7
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	43db      	mvns	r3, r3
 8003522:	4019      	ands	r1, r3
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	6898      	ldr	r0, [r3, #8]
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	4613      	mov	r3, r2
 800352e:	005b      	lsls	r3, r3, #1
 8003530:	4413      	add	r3, r2
 8003532:	3b1e      	subs	r3, #30
 8003534:	fa00 f203 	lsl.w	r2, r0, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	430a      	orrs	r2, r1
 800353e:	619a      	str	r2, [r3, #24]
 8003540:	e019      	b.n	8003576 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	6959      	ldr	r1, [r3, #20]
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	4613      	mov	r3, r2
 800354e:	005b      	lsls	r3, r3, #1
 8003550:	4413      	add	r3, r2
 8003552:	2207      	movs	r2, #7
 8003554:	fa02 f303 	lsl.w	r3, r2, r3
 8003558:	43db      	mvns	r3, r3
 800355a:	4019      	ands	r1, r3
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	6898      	ldr	r0, [r3, #8]
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	4613      	mov	r3, r2
 8003566:	005b      	lsls	r3, r3, #1
 8003568:	4413      	add	r3, r2
 800356a:	fa00 f203 	lsl.w	r2, r0, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	430a      	orrs	r2, r1
 8003574:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	695a      	ldr	r2, [r3, #20]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	68db      	ldr	r3, [r3, #12]
 8003580:	08db      	lsrs	r3, r3, #3
 8003582:	f003 0303 	and.w	r3, r3, #3
 8003586:	005b      	lsls	r3, r3, #1
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	3b01      	subs	r3, #1
 8003594:	2b03      	cmp	r3, #3
 8003596:	d84f      	bhi.n	8003638 <HAL_ADC_ConfigChannel+0x28c>
 8003598:	a201      	add	r2, pc, #4	@ (adr r2, 80035a0 <HAL_ADC_ConfigChannel+0x1f4>)
 800359a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800359e:	bf00      	nop
 80035a0:	080035b1 	.word	0x080035b1
 80035a4:	080035d3 	.word	0x080035d3
 80035a8:	080035f5 	.word	0x080035f5
 80035ac:	08003617 	.word	0x08003617
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80035b6:	4b99      	ldr	r3, [pc, #612]	@ (800381c <HAL_ADC_ConfigChannel+0x470>)
 80035b8:	4013      	ands	r3, r2
 80035ba:	683a      	ldr	r2, [r7, #0]
 80035bc:	6812      	ldr	r2, [r2, #0]
 80035be:	0691      	lsls	r1, r2, #26
 80035c0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80035c2:	430a      	orrs	r2, r1
 80035c4:	431a      	orrs	r2, r3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80035ce:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80035d0:	e07b      	b.n	80036ca <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80035d8:	4b90      	ldr	r3, [pc, #576]	@ (800381c <HAL_ADC_ConfigChannel+0x470>)
 80035da:	4013      	ands	r3, r2
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	6812      	ldr	r2, [r2, #0]
 80035e0:	0691      	lsls	r1, r2, #26
 80035e2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80035e4:	430a      	orrs	r2, r1
 80035e6:	431a      	orrs	r2, r3
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80035f0:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80035f2:	e06a      	b.n	80036ca <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80035fa:	4b88      	ldr	r3, [pc, #544]	@ (800381c <HAL_ADC_ConfigChannel+0x470>)
 80035fc:	4013      	ands	r3, r2
 80035fe:	683a      	ldr	r2, [r7, #0]
 8003600:	6812      	ldr	r2, [r2, #0]
 8003602:	0691      	lsls	r1, r2, #26
 8003604:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003606:	430a      	orrs	r2, r1
 8003608:	431a      	orrs	r2, r3
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003612:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003614:	e059      	b.n	80036ca <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800361c:	4b7f      	ldr	r3, [pc, #508]	@ (800381c <HAL_ADC_ConfigChannel+0x470>)
 800361e:	4013      	ands	r3, r2
 8003620:	683a      	ldr	r2, [r7, #0]
 8003622:	6812      	ldr	r2, [r2, #0]
 8003624:	0691      	lsls	r1, r2, #26
 8003626:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003628:	430a      	orrs	r2, r1
 800362a:	431a      	orrs	r2, r3
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8003634:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003636:	e048      	b.n	80036ca <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800363e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	069b      	lsls	r3, r3, #26
 8003648:	429a      	cmp	r2, r3
 800364a:	d107      	bne.n	800365c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800365a:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003662:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	069b      	lsls	r3, r3, #26
 800366c:	429a      	cmp	r2, r3
 800366e:	d107      	bne.n	8003680 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800367e:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003686:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	069b      	lsls	r3, r3, #26
 8003690:	429a      	cmp	r2, r3
 8003692:	d107      	bne.n	80036a4 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80036a2:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80036aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	069b      	lsls	r3, r3, #26
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d107      	bne.n	80036c8 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80036c6:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 80036c8:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	f003 0303 	and.w	r3, r3, #3
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d108      	bne.n	80036ea <HAL_ADC_ConfigChannel+0x33e>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0301 	and.w	r3, r3, #1
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d101      	bne.n	80036ea <HAL_ADC_ConfigChannel+0x33e>
 80036e6:	2301      	movs	r3, #1
 80036e8:	e000      	b.n	80036ec <HAL_ADC_ConfigChannel+0x340>
 80036ea:	2300      	movs	r3, #0
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	f040 8131 	bne.w	8003954 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d00f      	beq.n	800371a <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	2201      	movs	r2, #1
 8003708:	fa02 f303 	lsl.w	r3, r2, r3
 800370c:	43da      	mvns	r2, r3
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	400a      	ands	r2, r1
 8003714:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8003718:	e049      	b.n	80037ae <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	2201      	movs	r2, #1
 8003728:	409a      	lsls	r2, r3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	430a      	orrs	r2, r1
 8003730:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2b09      	cmp	r3, #9
 800373a:	d91c      	bls.n	8003776 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	6999      	ldr	r1, [r3, #24]
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	4613      	mov	r3, r2
 8003748:	005b      	lsls	r3, r3, #1
 800374a:	4413      	add	r3, r2
 800374c:	3b1b      	subs	r3, #27
 800374e:	2207      	movs	r2, #7
 8003750:	fa02 f303 	lsl.w	r3, r2, r3
 8003754:	43db      	mvns	r3, r3
 8003756:	4019      	ands	r1, r3
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	6898      	ldr	r0, [r3, #8]
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	4613      	mov	r3, r2
 8003762:	005b      	lsls	r3, r3, #1
 8003764:	4413      	add	r3, r2
 8003766:	3b1b      	subs	r3, #27
 8003768:	fa00 f203 	lsl.w	r2, r0, r3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	430a      	orrs	r2, r1
 8003772:	619a      	str	r2, [r3, #24]
 8003774:	e01b      	b.n	80037ae <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6959      	ldr	r1, [r3, #20]
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	1c5a      	adds	r2, r3, #1
 8003782:	4613      	mov	r3, r2
 8003784:	005b      	lsls	r3, r3, #1
 8003786:	4413      	add	r3, r2
 8003788:	2207      	movs	r2, #7
 800378a:	fa02 f303 	lsl.w	r3, r2, r3
 800378e:	43db      	mvns	r3, r3
 8003790:	4019      	ands	r1, r3
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	6898      	ldr	r0, [r3, #8]
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	1c5a      	adds	r2, r3, #1
 800379c:	4613      	mov	r3, r2
 800379e:	005b      	lsls	r3, r3, #1
 80037a0:	4413      	add	r3, r2
 80037a2:	fa00 f203 	lsl.w	r2, r0, r3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	430a      	orrs	r2, r1
 80037ac:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80037b6:	d004      	beq.n	80037c2 <HAL_ADC_ConfigChannel+0x416>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a18      	ldr	r2, [pc, #96]	@ (8003820 <HAL_ADC_ConfigChannel+0x474>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d101      	bne.n	80037c6 <HAL_ADC_ConfigChannel+0x41a>
 80037c2:	4b18      	ldr	r3, [pc, #96]	@ (8003824 <HAL_ADC_ConfigChannel+0x478>)
 80037c4:	e000      	b.n	80037c8 <HAL_ADC_ConfigChannel+0x41c>
 80037c6:	4b18      	ldr	r3, [pc, #96]	@ (8003828 <HAL_ADC_ConfigChannel+0x47c>)
 80037c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	2b10      	cmp	r3, #16
 80037d0:	d105      	bne.n	80037de <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80037d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d015      	beq.n	800380a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80037e2:	2b11      	cmp	r3, #17
 80037e4:	d105      	bne.n	80037f2 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80037e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80037e8:	689b      	ldr	r3, [r3, #8]
 80037ea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d00b      	beq.n	800380a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80037f6:	2b12      	cmp	r3, #18
 80037f8:	f040 80ac 	bne.w	8003954 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80037fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8003804:	2b00      	cmp	r3, #0
 8003806:	f040 80a5 	bne.w	8003954 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003812:	d10b      	bne.n	800382c <HAL_ADC_ConfigChannel+0x480>
 8003814:	4b02      	ldr	r3, [pc, #8]	@ (8003820 <HAL_ADC_ConfigChannel+0x474>)
 8003816:	60fb      	str	r3, [r7, #12]
 8003818:	e023      	b.n	8003862 <HAL_ADC_ConfigChannel+0x4b6>
 800381a:	bf00      	nop
 800381c:	83fff000 	.word	0x83fff000
 8003820:	50000100 	.word	0x50000100
 8003824:	50000300 	.word	0x50000300
 8003828:	50000700 	.word	0x50000700
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a4e      	ldr	r2, [pc, #312]	@ (800396c <HAL_ADC_ConfigChannel+0x5c0>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d103      	bne.n	800383e <HAL_ADC_ConfigChannel+0x492>
 8003836:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800383a:	60fb      	str	r3, [r7, #12]
 800383c:	e011      	b.n	8003862 <HAL_ADC_ConfigChannel+0x4b6>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4a4b      	ldr	r2, [pc, #300]	@ (8003970 <HAL_ADC_ConfigChannel+0x5c4>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d102      	bne.n	800384e <HAL_ADC_ConfigChannel+0x4a2>
 8003848:	4b4a      	ldr	r3, [pc, #296]	@ (8003974 <HAL_ADC_ConfigChannel+0x5c8>)
 800384a:	60fb      	str	r3, [r7, #12]
 800384c:	e009      	b.n	8003862 <HAL_ADC_ConfigChannel+0x4b6>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a48      	ldr	r2, [pc, #288]	@ (8003974 <HAL_ADC_ConfigChannel+0x5c8>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d102      	bne.n	800385e <HAL_ADC_ConfigChannel+0x4b2>
 8003858:	4b45      	ldr	r3, [pc, #276]	@ (8003970 <HAL_ADC_ConfigChannel+0x5c4>)
 800385a:	60fb      	str	r3, [r7, #12]
 800385c:	e001      	b.n	8003862 <HAL_ADC_ConfigChannel+0x4b6>
 800385e:	2300      	movs	r3, #0
 8003860:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f003 0303 	and.w	r3, r3, #3
 800386c:	2b01      	cmp	r3, #1
 800386e:	d108      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x4d6>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0301 	and.w	r3, r3, #1
 800387a:	2b01      	cmp	r3, #1
 800387c:	d101      	bne.n	8003882 <HAL_ADC_ConfigChannel+0x4d6>
 800387e:	2301      	movs	r3, #1
 8003880:	e000      	b.n	8003884 <HAL_ADC_ConfigChannel+0x4d8>
 8003882:	2300      	movs	r3, #0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d150      	bne.n	800392a <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003888:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800388a:	2b00      	cmp	r3, #0
 800388c:	d010      	beq.n	80038b0 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	f003 0303 	and.w	r3, r3, #3
 8003896:	2b01      	cmp	r3, #1
 8003898:	d107      	bne.n	80038aa <HAL_ADC_ConfigChannel+0x4fe>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	2b01      	cmp	r3, #1
 80038a4:	d101      	bne.n	80038aa <HAL_ADC_ConfigChannel+0x4fe>
 80038a6:	2301      	movs	r3, #1
 80038a8:	e000      	b.n	80038ac <HAL_ADC_ConfigChannel+0x500>
 80038aa:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d13c      	bne.n	800392a <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	2b10      	cmp	r3, #16
 80038b6:	d11d      	bne.n	80038f4 <HAL_ADC_ConfigChannel+0x548>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038c0:	d118      	bne.n	80038f4 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80038c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80038ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80038cc:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80038ce:	4b2a      	ldr	r3, [pc, #168]	@ (8003978 <HAL_ADC_ConfigChannel+0x5cc>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a2a      	ldr	r2, [pc, #168]	@ (800397c <HAL_ADC_ConfigChannel+0x5d0>)
 80038d4:	fba2 2303 	umull	r2, r3, r2, r3
 80038d8:	0c9a      	lsrs	r2, r3, #18
 80038da:	4613      	mov	r3, r2
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	4413      	add	r3, r2
 80038e0:	005b      	lsls	r3, r3, #1
 80038e2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80038e4:	e002      	b.n	80038ec <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	3b01      	subs	r3, #1
 80038ea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1f9      	bne.n	80038e6 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80038f2:	e02e      	b.n	8003952 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2b11      	cmp	r3, #17
 80038fa:	d10b      	bne.n	8003914 <HAL_ADC_ConfigChannel+0x568>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003904:	d106      	bne.n	8003914 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8003906:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800390e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003910:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003912:	e01e      	b.n	8003952 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	2b12      	cmp	r3, #18
 800391a:	d11a      	bne.n	8003952 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800391c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8003924:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003926:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003928:	e013      	b.n	8003952 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392e:	f043 0220 	orr.w	r2, r3, #32
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8003936:	2301      	movs	r3, #1
 8003938:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800393c:	e00a      	b.n	8003954 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003942:	f043 0220 	orr.w	r2, r3, #32
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8003950:	e000      	b.n	8003954 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8003952:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800395c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8003960:	4618      	mov	r0, r3
 8003962:	376c      	adds	r7, #108	@ 0x6c
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr
 800396c:	50000100 	.word	0x50000100
 8003970:	50000400 	.word	0x50000400
 8003974:	50000500 	.word	0x50000500
 8003978:	20000008 	.word	0x20000008
 800397c:	431bde83 	.word	0x431bde83

08003980 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003980:	b480      	push	{r7}
 8003982:	b099      	sub	sp, #100	@ 0x64
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800398a:	2300      	movs	r3, #0
 800398c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003998:	d102      	bne.n	80039a0 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800399a:	4b6d      	ldr	r3, [pc, #436]	@ (8003b50 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800399c:	60bb      	str	r3, [r7, #8]
 800399e:	e01a      	b.n	80039d6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	4a6a      	ldr	r2, [pc, #424]	@ (8003b50 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d103      	bne.n	80039b2 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80039aa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80039ae:	60bb      	str	r3, [r7, #8]
 80039b0:	e011      	b.n	80039d6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a67      	ldr	r2, [pc, #412]	@ (8003b54 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d102      	bne.n	80039c2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80039bc:	4b66      	ldr	r3, [pc, #408]	@ (8003b58 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80039be:	60bb      	str	r3, [r7, #8]
 80039c0:	e009      	b.n	80039d6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a64      	ldr	r2, [pc, #400]	@ (8003b58 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d102      	bne.n	80039d2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80039cc:	4b61      	ldr	r3, [pc, #388]	@ (8003b54 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80039ce:	60bb      	str	r3, [r7, #8]
 80039d0:	e001      	b.n	80039d6 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80039d2:	2300      	movs	r3, #0
 80039d4:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d101      	bne.n	80039e0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 80039dc:	2301      	movs	r3, #1
 80039de:	e0b0      	b.n	8003b42 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d101      	bne.n	80039ee <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 80039ea:	2302      	movs	r3, #2
 80039ec:	e0a9      	b.n	8003b42 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2201      	movs	r2, #1
 80039f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f003 0304 	and.w	r3, r3, #4
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	f040 808d 	bne.w	8003b20 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f003 0304 	and.w	r3, r3, #4
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f040 8086 	bne.w	8003b20 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003a1c:	d004      	beq.n	8003a28 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a4b      	ldr	r2, [pc, #300]	@ (8003b50 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d101      	bne.n	8003a2c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003a28:	4b4c      	ldr	r3, [pc, #304]	@ (8003b5c <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8003a2a:	e000      	b.n	8003a2e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003a2c:	4b4c      	ldr	r3, [pc, #304]	@ (8003b60 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8003a2e:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d040      	beq.n	8003aba <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003a38:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	6859      	ldr	r1, [r3, #4]
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003a4a:	035b      	lsls	r3, r3, #13
 8003a4c:	430b      	orrs	r3, r1
 8003a4e:	431a      	orrs	r2, r3
 8003a50:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a52:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	f003 0303 	and.w	r3, r3, #3
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d108      	bne.n	8003a74 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f003 0301 	and.w	r3, r3, #1
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d101      	bne.n	8003a74 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003a70:	2301      	movs	r3, #1
 8003a72:	e000      	b.n	8003a76 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8003a74:	2300      	movs	r3, #0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d15c      	bne.n	8003b34 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f003 0303 	and.w	r3, r3, #3
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d107      	bne.n	8003a96 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d101      	bne.n	8003a96 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8003a92:	2301      	movs	r3, #1
 8003a94:	e000      	b.n	8003a98 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8003a96:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d14b      	bne.n	8003b34 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003a9c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003aa4:	f023 030f 	bic.w	r3, r3, #15
 8003aa8:	683a      	ldr	r2, [r7, #0]
 8003aaa:	6811      	ldr	r1, [r2, #0]
 8003aac:	683a      	ldr	r2, [r7, #0]
 8003aae:	6892      	ldr	r2, [r2, #8]
 8003ab0:	430a      	orrs	r2, r1
 8003ab2:	431a      	orrs	r2, r3
 8003ab4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ab6:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003ab8:	e03c      	b.n	8003b34 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003aba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003ac2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003ac4:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	f003 0303 	and.w	r3, r3, #3
 8003ad0:	2b01      	cmp	r3, #1
 8003ad2:	d108      	bne.n	8003ae6 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0301 	and.w	r3, r3, #1
 8003ade:	2b01      	cmp	r3, #1
 8003ae0:	d101      	bne.n	8003ae6 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e000      	b.n	8003ae8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8003ae6:	2300      	movs	r3, #0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d123      	bne.n	8003b34 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	f003 0303 	and.w	r3, r3, #3
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d107      	bne.n	8003b08 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0301 	and.w	r3, r3, #1
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d101      	bne.n	8003b08 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8003b04:	2301      	movs	r3, #1
 8003b06:	e000      	b.n	8003b0a <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8003b08:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d112      	bne.n	8003b34 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8003b0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003b16:	f023 030f 	bic.w	r3, r3, #15
 8003b1a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b1c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003b1e:	e009      	b.n	8003b34 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b24:	f043 0220 	orr.w	r2, r3, #32
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8003b32:	e000      	b.n	8003b36 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003b34:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003b3e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8003b42:	4618      	mov	r0, r3
 8003b44:	3764      	adds	r7, #100	@ 0x64
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	50000100 	.word	0x50000100
 8003b54:	50000400 	.word	0x50000400
 8003b58:	50000500 	.word	0x50000500
 8003b5c:	50000300 	.word	0x50000300
 8003b60:	50000700 	.word	0x50000700

08003b64 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f003 0303 	and.w	r3, r3, #3
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d108      	bne.n	8003b90 <ADC_Enable+0x2c>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d101      	bne.n	8003b90 <ADC_Enable+0x2c>
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	e000      	b.n	8003b92 <ADC_Enable+0x2e>
 8003b90:	2300      	movs	r3, #0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d143      	bne.n	8003c1e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	689a      	ldr	r2, [r3, #8]
 8003b9c:	4b22      	ldr	r3, [pc, #136]	@ (8003c28 <ADC_Enable+0xc4>)
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d00d      	beq.n	8003bc0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba8:	f043 0210 	orr.w	r2, r3, #16
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bb4:	f043 0201 	orr.w	r2, r3, #1
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e02f      	b.n	8003c20 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689a      	ldr	r2, [r3, #8]
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f042 0201 	orr.w	r2, r2, #1
 8003bce:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003bd0:	f7ff f846 	bl	8002c60 <HAL_GetTick>
 8003bd4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003bd6:	e01b      	b.n	8003c10 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003bd8:	f7ff f842 	bl	8002c60 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b02      	cmp	r3, #2
 8003be4:	d914      	bls.n	8003c10 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0301 	and.w	r3, r3, #1
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d00d      	beq.n	8003c10 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf8:	f043 0210 	orr.w	r2, r3, #16
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c04:	f043 0201 	orr.w	r2, r3, #1
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e007      	b.n	8003c20 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d1dc      	bne.n	8003bd8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003c1e:	2300      	movs	r3, #0
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3710      	adds	r7, #16
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	8000003f 	.word	0x8000003f

08003c2c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003c34:	2300      	movs	r3, #0
 8003c36:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f003 0303 	and.w	r3, r3, #3
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d108      	bne.n	8003c58 <ADC_Disable+0x2c>
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 0301 	and.w	r3, r3, #1
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d101      	bne.n	8003c58 <ADC_Disable+0x2c>
 8003c54:	2301      	movs	r3, #1
 8003c56:	e000      	b.n	8003c5a <ADC_Disable+0x2e>
 8003c58:	2300      	movs	r3, #0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d047      	beq.n	8003cee <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	f003 030d 	and.w	r3, r3, #13
 8003c68:	2b01      	cmp	r3, #1
 8003c6a:	d10f      	bne.n	8003c8c <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	689a      	ldr	r2, [r3, #8]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f042 0202 	orr.w	r2, r2, #2
 8003c7a:	609a      	str	r2, [r3, #8]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2203      	movs	r2, #3
 8003c82:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8003c84:	f7fe ffec 	bl	8002c60 <HAL_GetTick>
 8003c88:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003c8a:	e029      	b.n	8003ce0 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c90:	f043 0210 	orr.w	r2, r3, #16
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c9c:	f043 0201 	orr.w	r2, r3, #1
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e023      	b.n	8003cf0 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003ca8:	f7fe ffda 	bl	8002c60 <HAL_GetTick>
 8003cac:	4602      	mov	r2, r0
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	2b02      	cmp	r3, #2
 8003cb4:	d914      	bls.n	8003ce0 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f003 0301 	and.w	r3, r3, #1
 8003cc0:	2b01      	cmp	r3, #1
 8003cc2:	d10d      	bne.n	8003ce0 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cc8:	f043 0210 	orr.w	r2, r3, #16
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd4:	f043 0201 	orr.w	r2, r3, #1
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e007      	b.n	8003cf0 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f003 0301 	and.w	r3, r3, #1
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d0dc      	beq.n	8003ca8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003cee:	2300      	movs	r3, #0
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	3710      	adds	r7, #16
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d101      	bne.n	8003d0a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	e0ed      	b.n	8003ee6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d102      	bne.n	8003d1c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f7fd f96e 	bl	8000ff8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f042 0201 	orr.w	r2, r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d2c:	f7fe ff98 	bl	8002c60 <HAL_GetTick>
 8003d30:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003d32:	e012      	b.n	8003d5a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003d34:	f7fe ff94 	bl	8002c60 <HAL_GetTick>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	1ad3      	subs	r3, r2, r3
 8003d3e:	2b0a      	cmp	r3, #10
 8003d40:	d90b      	bls.n	8003d5a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d46:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2205      	movs	r2, #5
 8003d52:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e0c5      	b.n	8003ee6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f003 0301 	and.w	r3, r3, #1
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d0e5      	beq.n	8003d34 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f022 0202 	bic.w	r2, r2, #2
 8003d76:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003d78:	f7fe ff72 	bl	8002c60 <HAL_GetTick>
 8003d7c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003d7e:	e012      	b.n	8003da6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003d80:	f7fe ff6e 	bl	8002c60 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	2b0a      	cmp	r3, #10
 8003d8c:	d90b      	bls.n	8003da6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d92:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2205      	movs	r2, #5
 8003d9e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e09f      	b.n	8003ee6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f003 0302 	and.w	r3, r3, #2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d1e5      	bne.n	8003d80 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	7e1b      	ldrb	r3, [r3, #24]
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d108      	bne.n	8003dce <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003dca:	601a      	str	r2, [r3, #0]
 8003dcc:	e007      	b.n	8003dde <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ddc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	7e5b      	ldrb	r3, [r3, #25]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d108      	bne.n	8003df8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003df4:	601a      	str	r2, [r3, #0]
 8003df6:	e007      	b.n	8003e08 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e06:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	7e9b      	ldrb	r3, [r3, #26]
 8003e0c:	2b01      	cmp	r3, #1
 8003e0e:	d108      	bne.n	8003e22 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f042 0220 	orr.w	r2, r2, #32
 8003e1e:	601a      	str	r2, [r3, #0]
 8003e20:	e007      	b.n	8003e32 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f022 0220 	bic.w	r2, r2, #32
 8003e30:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	7edb      	ldrb	r3, [r3, #27]
 8003e36:	2b01      	cmp	r3, #1
 8003e38:	d108      	bne.n	8003e4c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681a      	ldr	r2, [r3, #0]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f022 0210 	bic.w	r2, r2, #16
 8003e48:	601a      	str	r2, [r3, #0]
 8003e4a:	e007      	b.n	8003e5c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	681a      	ldr	r2, [r3, #0]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f042 0210 	orr.w	r2, r2, #16
 8003e5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	7f1b      	ldrb	r3, [r3, #28]
 8003e60:	2b01      	cmp	r3, #1
 8003e62:	d108      	bne.n	8003e76 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681a      	ldr	r2, [r3, #0]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f042 0208 	orr.w	r2, r2, #8
 8003e72:	601a      	str	r2, [r3, #0]
 8003e74:	e007      	b.n	8003e86 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f022 0208 	bic.w	r2, r2, #8
 8003e84:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	7f5b      	ldrb	r3, [r3, #29]
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d108      	bne.n	8003ea0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f042 0204 	orr.w	r2, r2, #4
 8003e9c:	601a      	str	r2, [r3, #0]
 8003e9e:	e007      	b.n	8003eb0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f022 0204 	bic.w	r2, r2, #4
 8003eae:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	689a      	ldr	r2, [r3, #8]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	431a      	orrs	r2, r3
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	431a      	orrs	r2, r3
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	695b      	ldr	r3, [r3, #20]
 8003ec4:	ea42 0103 	orr.w	r1, r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	1e5a      	subs	r2, r3, #1
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	430a      	orrs	r2, r1
 8003ed4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8003ee4:	2300      	movs	r3, #0
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3710      	adds	r7, #16
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}

08003eee <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003eee:	b480      	push	{r7}
 8003ef0:	b087      	sub	sp, #28
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
 8003ef6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f04:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003f06:	7cfb      	ldrb	r3, [r7, #19]
 8003f08:	2b01      	cmp	r3, #1
 8003f0a:	d003      	beq.n	8003f14 <HAL_CAN_ConfigFilter+0x26>
 8003f0c:	7cfb      	ldrb	r3, [r7, #19]
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	f040 80aa 	bne.w	8004068 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003f1a:	f043 0201 	orr.w	r2, r3, #1
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	695b      	ldr	r3, [r3, #20]
 8003f28:	f003 031f 	and.w	r3, r3, #31
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f32:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	43db      	mvns	r3, r3
 8003f3e:	401a      	ands	r2, r3
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	69db      	ldr	r3, [r3, #28]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d123      	bne.n	8003f96 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003f4e:	697b      	ldr	r3, [r7, #20]
 8003f50:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	43db      	mvns	r3, r3
 8003f58:	401a      	ands	r2, r3
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f6c:	683a      	ldr	r2, [r7, #0]
 8003f6e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003f70:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	3248      	adds	r2, #72	@ 0x48
 8003f76:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003f8a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003f8c:	6979      	ldr	r1, [r7, #20]
 8003f8e:	3348      	adds	r3, #72	@ 0x48
 8003f90:	00db      	lsls	r3, r3, #3
 8003f92:	440b      	add	r3, r1
 8003f94:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	69db      	ldr	r3, [r3, #28]
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d122      	bne.n	8003fe4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003f9e:	697b      	ldr	r3, [r7, #20]
 8003fa0:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	431a      	orrs	r2, r3
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003fba:	683a      	ldr	r2, [r7, #0]
 8003fbc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003fbe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003fc0:	697b      	ldr	r3, [r7, #20]
 8003fc2:	3248      	adds	r2, #72	@ 0x48
 8003fc4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003fd8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003fda:	6979      	ldr	r1, [r7, #20]
 8003fdc:	3348      	adds	r3, #72	@ 0x48
 8003fde:	00db      	lsls	r3, r3, #3
 8003fe0:	440b      	add	r3, r1
 8003fe2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	699b      	ldr	r3, [r3, #24]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d109      	bne.n	8004000 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003fec:	697b      	ldr	r3, [r7, #20]
 8003fee:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	43db      	mvns	r3, r3
 8003ff6:	401a      	ands	r2, r3
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8003ffe:	e007      	b.n	8004010 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	431a      	orrs	r2, r3
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d109      	bne.n	800402c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8004018:	697b      	ldr	r3, [r7, #20]
 800401a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	43db      	mvns	r3, r3
 8004022:	401a      	ands	r2, r3
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800402a:	e007      	b.n	800403c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	431a      	orrs	r2, r3
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	6a1b      	ldr	r3, [r3, #32]
 8004040:	2b01      	cmp	r3, #1
 8004042:	d107      	bne.n	8004054 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	431a      	orrs	r2, r3
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800405a:	f023 0201 	bic.w	r2, r3, #1
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8004064:	2300      	movs	r3, #0
 8004066:	e006      	b.n	8004076 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800406c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
  }
}
 8004076:	4618      	mov	r0, r3
 8004078:	371c      	adds	r7, #28
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr

08004082 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004082:	b580      	push	{r7, lr}
 8004084:	b084      	sub	sp, #16
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004090:	b2db      	uxtb	r3, r3
 8004092:	2b01      	cmp	r3, #1
 8004094:	d12e      	bne.n	80040f4 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2202      	movs	r2, #2
 800409a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f022 0201 	bic.w	r2, r2, #1
 80040ac:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80040ae:	f7fe fdd7 	bl	8002c60 <HAL_GetTick>
 80040b2:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80040b4:	e012      	b.n	80040dc <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80040b6:	f7fe fdd3 	bl	8002c60 <HAL_GetTick>
 80040ba:	4602      	mov	r2, r0
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	2b0a      	cmp	r3, #10
 80040c2:	d90b      	bls.n	80040dc <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2205      	movs	r2, #5
 80040d4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e012      	b.n	8004102 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f003 0301 	and.w	r3, r3, #1
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1e5      	bne.n	80040b6 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80040f0:	2300      	movs	r3, #0
 80040f2:	e006      	b.n	8004102 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004100:	2301      	movs	r3, #1
  }
}
 8004102:	4618      	mov	r0, r3
 8004104:	3710      	adds	r7, #16
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}

0800410a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800410a:	b480      	push	{r7}
 800410c:	b089      	sub	sp, #36	@ 0x24
 800410e:	af00      	add	r7, sp, #0
 8004110:	60f8      	str	r0, [r7, #12]
 8004112:	60b9      	str	r1, [r7, #8]
 8004114:	607a      	str	r2, [r7, #4]
 8004116:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800411e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	689b      	ldr	r3, [r3, #8]
 8004126:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8004128:	7ffb      	ldrb	r3, [r7, #31]
 800412a:	2b01      	cmp	r3, #1
 800412c:	d003      	beq.n	8004136 <HAL_CAN_AddTxMessage+0x2c>
 800412e:	7ffb      	ldrb	r3, [r7, #31]
 8004130:	2b02      	cmp	r3, #2
 8004132:	f040 80ad 	bne.w	8004290 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004136:	69bb      	ldr	r3, [r7, #24]
 8004138:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800413c:	2b00      	cmp	r3, #0
 800413e:	d10a      	bne.n	8004156 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8004146:	2b00      	cmp	r3, #0
 8004148:	d105      	bne.n	8004156 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8004150:	2b00      	cmp	r3, #0
 8004152:	f000 8095 	beq.w	8004280 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8004156:	69bb      	ldr	r3, [r7, #24]
 8004158:	0e1b      	lsrs	r3, r3, #24
 800415a:	f003 0303 	and.w	r3, r3, #3
 800415e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004160:	2201      	movs	r2, #1
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	409a      	lsls	r2, r3
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d10d      	bne.n	800418e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8004178:	68bb      	ldr	r3, [r7, #8]
 800417a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800417c:	68f9      	ldr	r1, [r7, #12]
 800417e:	6809      	ldr	r1, [r1, #0]
 8004180:	431a      	orrs	r2, r3
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	3318      	adds	r3, #24
 8004186:	011b      	lsls	r3, r3, #4
 8004188:	440b      	add	r3, r1
 800418a:	601a      	str	r2, [r3, #0]
 800418c:	e00f      	b.n	80041ae <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004198:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800419e:	68f9      	ldr	r1, [r7, #12]
 80041a0:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80041a2:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	3318      	adds	r3, #24
 80041a8:	011b      	lsls	r3, r3, #4
 80041aa:	440b      	add	r3, r1
 80041ac:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6819      	ldr	r1, [r3, #0]
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	691a      	ldr	r2, [r3, #16]
 80041b6:	697b      	ldr	r3, [r7, #20]
 80041b8:	3318      	adds	r3, #24
 80041ba:	011b      	lsls	r3, r3, #4
 80041bc:	440b      	add	r3, r1
 80041be:	3304      	adds	r3, #4
 80041c0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	7d1b      	ldrb	r3, [r3, #20]
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d111      	bne.n	80041ee <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	3318      	adds	r3, #24
 80041d2:	011b      	lsls	r3, r3, #4
 80041d4:	4413      	add	r3, r2
 80041d6:	3304      	adds	r3, #4
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	68fa      	ldr	r2, [r7, #12]
 80041dc:	6811      	ldr	r1, [r2, #0]
 80041de:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	3318      	adds	r3, #24
 80041e6:	011b      	lsls	r3, r3, #4
 80041e8:	440b      	add	r3, r1
 80041ea:	3304      	adds	r3, #4
 80041ec:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	3307      	adds	r3, #7
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	061a      	lsls	r2, r3, #24
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	3306      	adds	r3, #6
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	041b      	lsls	r3, r3, #16
 80041fe:	431a      	orrs	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	3305      	adds	r3, #5
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	021b      	lsls	r3, r3, #8
 8004208:	4313      	orrs	r3, r2
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	3204      	adds	r2, #4
 800420e:	7812      	ldrb	r2, [r2, #0]
 8004210:	4610      	mov	r0, r2
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	6811      	ldr	r1, [r2, #0]
 8004216:	ea43 0200 	orr.w	r2, r3, r0
 800421a:	697b      	ldr	r3, [r7, #20]
 800421c:	011b      	lsls	r3, r3, #4
 800421e:	440b      	add	r3, r1
 8004220:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8004224:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	3303      	adds	r3, #3
 800422a:	781b      	ldrb	r3, [r3, #0]
 800422c:	061a      	lsls	r2, r3, #24
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	3302      	adds	r3, #2
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	041b      	lsls	r3, r3, #16
 8004236:	431a      	orrs	r2, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	3301      	adds	r3, #1
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	021b      	lsls	r3, r3, #8
 8004240:	4313      	orrs	r3, r2
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	7812      	ldrb	r2, [r2, #0]
 8004246:	4610      	mov	r0, r2
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	6811      	ldr	r1, [r2, #0]
 800424c:	ea43 0200 	orr.w	r2, r3, r0
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	011b      	lsls	r3, r3, #4
 8004254:	440b      	add	r3, r1
 8004256:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800425a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	3318      	adds	r3, #24
 8004264:	011b      	lsls	r3, r3, #4
 8004266:	4413      	add	r3, r2
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	68fa      	ldr	r2, [r7, #12]
 800426c:	6811      	ldr	r1, [r2, #0]
 800426e:	f043 0201 	orr.w	r2, r3, #1
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	3318      	adds	r3, #24
 8004276:	011b      	lsls	r3, r3, #4
 8004278:	440b      	add	r3, r1
 800427a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800427c:	2300      	movs	r3, #0
 800427e:	e00e      	b.n	800429e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004284:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e006      	b.n	800429e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004294:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
  }
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3724      	adds	r7, #36	@ 0x24
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr

080042aa <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b085      	sub	sp, #20
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80042b2:	2300      	movs	r3, #0
 80042b4:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042bc:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80042be:	7afb      	ldrb	r3, [r7, #11]
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d002      	beq.n	80042ca <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80042c4:	7afb      	ldrb	r3, [r7, #11]
 80042c6:	2b02      	cmp	r3, #2
 80042c8:	d11d      	bne.n	8004306 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d002      	beq.n	80042de <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	3301      	adds	r3, #1
 80042dc:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d002      	beq.n	80042f2 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	3301      	adds	r3, #1
 80042f0:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	689b      	ldr	r3, [r3, #8]
 80042f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d002      	beq.n	8004306 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	3301      	adds	r3, #1
 8004304:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8004306:	68fb      	ldr	r3, [r7, #12]
}
 8004308:	4618      	mov	r0, r3
 800430a:	3714      	adds	r7, #20
 800430c:	46bd      	mov	sp, r7
 800430e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004312:	4770      	bx	lr

08004314 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8004314:	b480      	push	{r7}
 8004316:	b087      	sub	sp, #28
 8004318:	af00      	add	r7, sp, #0
 800431a:	60f8      	str	r0, [r7, #12]
 800431c:	60b9      	str	r1, [r7, #8]
 800431e:	607a      	str	r2, [r7, #4]
 8004320:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004328:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800432a:	7dfb      	ldrb	r3, [r7, #23]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d003      	beq.n	8004338 <HAL_CAN_GetRxMessage+0x24>
 8004330:	7dfb      	ldrb	r3, [r7, #23]
 8004332:	2b02      	cmp	r3, #2
 8004334:	f040 8103 	bne.w	800453e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d10e      	bne.n	800435c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	f003 0303 	and.w	r3, r3, #3
 8004348:	2b00      	cmp	r3, #0
 800434a:	d116      	bne.n	800437a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004350:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004358:	2301      	movs	r3, #1
 800435a:	e0f7      	b.n	800454c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	691b      	ldr	r3, [r3, #16]
 8004362:	f003 0303 	and.w	r3, r3, #3
 8004366:	2b00      	cmp	r3, #0
 8004368:	d107      	bne.n	800437a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e0e8      	b.n	800454c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	331b      	adds	r3, #27
 8004382:	011b      	lsls	r3, r3, #4
 8004384:	4413      	add	r3, r2
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f003 0204 	and.w	r2, r3, #4
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d10c      	bne.n	80043b2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	331b      	adds	r3, #27
 80043a0:	011b      	lsls	r3, r3, #4
 80043a2:	4413      	add	r3, r2
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	0d5b      	lsrs	r3, r3, #21
 80043a8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	601a      	str	r2, [r3, #0]
 80043b0:	e00b      	b.n	80043ca <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	331b      	adds	r3, #27
 80043ba:	011b      	lsls	r3, r3, #4
 80043bc:	4413      	add	r3, r2
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	08db      	lsrs	r3, r3, #3
 80043c2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	331b      	adds	r3, #27
 80043d2:	011b      	lsls	r3, r3, #4
 80043d4:	4413      	add	r3, r2
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f003 0202 	and.w	r2, r3, #2
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	331b      	adds	r3, #27
 80043e8:	011b      	lsls	r3, r3, #4
 80043ea:	4413      	add	r3, r2
 80043ec:	3304      	adds	r3, #4
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f003 0308 	and.w	r3, r3, #8
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d003      	beq.n	8004400 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2208      	movs	r2, #8
 80043fc:	611a      	str	r2, [r3, #16]
 80043fe:	e00b      	b.n	8004418 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	331b      	adds	r3, #27
 8004408:	011b      	lsls	r3, r3, #4
 800440a:	4413      	add	r3, r2
 800440c:	3304      	adds	r3, #4
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	f003 020f 	and.w	r2, r3, #15
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681a      	ldr	r2, [r3, #0]
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	331b      	adds	r3, #27
 8004420:	011b      	lsls	r3, r3, #4
 8004422:	4413      	add	r3, r2
 8004424:	3304      	adds	r3, #4
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	0a1b      	lsrs	r3, r3, #8
 800442a:	b2da      	uxtb	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	331b      	adds	r3, #27
 8004438:	011b      	lsls	r3, r3, #4
 800443a:	4413      	add	r3, r2
 800443c:	3304      	adds	r3, #4
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	0c1b      	lsrs	r3, r3, #16
 8004442:	b29a      	uxth	r2, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681a      	ldr	r2, [r3, #0]
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	011b      	lsls	r3, r3, #4
 8004450:	4413      	add	r3, r2
 8004452:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	b2da      	uxtb	r2, r3
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	011b      	lsls	r3, r3, #4
 8004466:	4413      	add	r3, r2
 8004468:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	0a1a      	lsrs	r2, r3, #8
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	3301      	adds	r3, #1
 8004474:	b2d2      	uxtb	r2, r2
 8004476:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	011b      	lsls	r3, r3, #4
 8004480:	4413      	add	r3, r2
 8004482:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	0c1a      	lsrs	r2, r3, #16
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	3302      	adds	r3, #2
 800448e:	b2d2      	uxtb	r2, r2
 8004490:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	011b      	lsls	r3, r3, #4
 800449a:	4413      	add	r3, r2
 800449c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	0e1a      	lsrs	r2, r3, #24
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	3303      	adds	r3, #3
 80044a8:	b2d2      	uxtb	r2, r2
 80044aa:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681a      	ldr	r2, [r3, #0]
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	011b      	lsls	r3, r3, #4
 80044b4:	4413      	add	r3, r2
 80044b6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	3304      	adds	r3, #4
 80044c0:	b2d2      	uxtb	r2, r2
 80044c2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	011b      	lsls	r3, r3, #4
 80044cc:	4413      	add	r3, r2
 80044ce:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	0a1a      	lsrs	r2, r3, #8
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	3305      	adds	r3, #5
 80044da:	b2d2      	uxtb	r2, r2
 80044dc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	011b      	lsls	r3, r3, #4
 80044e6:	4413      	add	r3, r2
 80044e8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	0c1a      	lsrs	r2, r3, #16
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	3306      	adds	r3, #6
 80044f4:	b2d2      	uxtb	r2, r2
 80044f6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	011b      	lsls	r3, r3, #4
 8004500:	4413      	add	r3, r2
 8004502:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	0e1a      	lsrs	r2, r3, #24
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	3307      	adds	r3, #7
 800450e:	b2d2      	uxtb	r2, r2
 8004510:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d108      	bne.n	800452a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68da      	ldr	r2, [r3, #12]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f042 0220 	orr.w	r2, r2, #32
 8004526:	60da      	str	r2, [r3, #12]
 8004528:	e007      	b.n	800453a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	691a      	ldr	r2, [r3, #16]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f042 0220 	orr.w	r2, r2, #32
 8004538:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800453a:	2300      	movs	r3, #0
 800453c:	e006      	b.n	800454c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004542:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
  }
}
 800454c:	4618      	mov	r0, r3
 800454e:	371c      	adds	r7, #28
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr

08004558 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004558:	b480      	push	{r7}
 800455a:	b085      	sub	sp, #20
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004568:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800456a:	7bfb      	ldrb	r3, [r7, #15]
 800456c:	2b01      	cmp	r3, #1
 800456e:	d002      	beq.n	8004576 <HAL_CAN_ActivateNotification+0x1e>
 8004570:	7bfb      	ldrb	r3, [r7, #15]
 8004572:	2b02      	cmp	r3, #2
 8004574:	d109      	bne.n	800458a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	6959      	ldr	r1, [r3, #20]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	683a      	ldr	r2, [r7, #0]
 8004582:	430a      	orrs	r2, r1
 8004584:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8004586:	2300      	movs	r3, #0
 8004588:	e006      	b.n	8004598 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800458e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
  }
}
 8004598:	4618      	mov	r0, r3
 800459a:	3714      	adds	r7, #20
 800459c:	46bd      	mov	sp, r7
 800459e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a2:	4770      	bx	lr

080045a4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b08a      	sub	sp, #40	@ 0x28
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80045ac:	2300      	movs	r3, #0
 80045ae:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80045e0:	6a3b      	ldr	r3, [r7, #32]
 80045e2:	f003 0301 	and.w	r3, r3, #1
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d07c      	beq.n	80046e4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80045ea:	69bb      	ldr	r3, [r7, #24]
 80045ec:	f003 0301 	and.w	r3, r3, #1
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d023      	beq.n	800463c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	2201      	movs	r2, #1
 80045fa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80045fc:	69bb      	ldr	r3, [r7, #24]
 80045fe:	f003 0302 	and.w	r3, r3, #2
 8004602:	2b00      	cmp	r3, #0
 8004604:	d003      	beq.n	800460e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f000 f983 	bl	8004912 <HAL_CAN_TxMailbox0CompleteCallback>
 800460c:	e016      	b.n	800463c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	f003 0304 	and.w	r3, r3, #4
 8004614:	2b00      	cmp	r3, #0
 8004616:	d004      	beq.n	8004622 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800461a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800461e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004620:	e00c      	b.n	800463c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	f003 0308 	and.w	r3, r3, #8
 8004628:	2b00      	cmp	r3, #0
 800462a:	d004      	beq.n	8004636 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800462c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800462e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004632:	627b      	str	r3, [r7, #36]	@ 0x24
 8004634:	e002      	b.n	800463c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 f989 	bl	800494e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004642:	2b00      	cmp	r3, #0
 8004644:	d024      	beq.n	8004690 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800464e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004656:	2b00      	cmp	r3, #0
 8004658:	d003      	beq.n	8004662 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 f963 	bl	8004926 <HAL_CAN_TxMailbox1CompleteCallback>
 8004660:	e016      	b.n	8004690 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8004662:	69bb      	ldr	r3, [r7, #24]
 8004664:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004668:	2b00      	cmp	r3, #0
 800466a:	d004      	beq.n	8004676 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800466c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800466e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004672:	627b      	str	r3, [r7, #36]	@ 0x24
 8004674:	e00c      	b.n	8004690 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800467c:	2b00      	cmp	r3, #0
 800467e:	d004      	beq.n	800468a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8004680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004682:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004686:	627b      	str	r3, [r7, #36]	@ 0x24
 8004688:	e002      	b.n	8004690 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f000 f969 	bl	8004962 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d024      	beq.n	80046e4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80046a2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80046a4:	69bb      	ldr	r3, [r7, #24]
 80046a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d003      	beq.n	80046b6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 f943 	bl	800493a <HAL_CAN_TxMailbox2CompleteCallback>
 80046b4:	e016      	b.n	80046e4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80046b6:	69bb      	ldr	r3, [r7, #24]
 80046b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d004      	beq.n	80046ca <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80046c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80046c8:	e00c      	b.n	80046e4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d004      	beq.n	80046de <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80046d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046da:	627b      	str	r3, [r7, #36]	@ 0x24
 80046dc:	e002      	b.n	80046e4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f000 f949 	bl	8004976 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80046e4:	6a3b      	ldr	r3, [r7, #32]
 80046e6:	f003 0308 	and.w	r3, r3, #8
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00c      	beq.n	8004708 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	f003 0310 	and.w	r3, r3, #16
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d007      	beq.n	8004708 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80046f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046fe:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	2210      	movs	r2, #16
 8004706:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004708:	6a3b      	ldr	r3, [r7, #32]
 800470a:	f003 0304 	and.w	r3, r3, #4
 800470e:	2b00      	cmp	r3, #0
 8004710:	d00b      	beq.n	800472a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	f003 0308 	and.w	r3, r3, #8
 8004718:	2b00      	cmp	r3, #0
 800471a:	d006      	beq.n	800472a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2208      	movs	r2, #8
 8004722:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f000 f930 	bl	800498a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800472a:	6a3b      	ldr	r3, [r7, #32]
 800472c:	f003 0302 	and.w	r3, r3, #2
 8004730:	2b00      	cmp	r3, #0
 8004732:	d009      	beq.n	8004748 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	f003 0303 	and.w	r3, r3, #3
 800473e:	2b00      	cmp	r3, #0
 8004740:	d002      	beq.n	8004748 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f7fd f812 	bl	800176c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004748:	6a3b      	ldr	r3, [r7, #32]
 800474a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800474e:	2b00      	cmp	r3, #0
 8004750:	d00c      	beq.n	800476c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	f003 0310 	and.w	r3, r3, #16
 8004758:	2b00      	cmp	r3, #0
 800475a:	d007      	beq.n	800476c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800475c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004762:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2210      	movs	r2, #16
 800476a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800476c:	6a3b      	ldr	r3, [r7, #32]
 800476e:	f003 0320 	and.w	r3, r3, #32
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00b      	beq.n	800478e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	f003 0308 	and.w	r3, r3, #8
 800477c:	2b00      	cmp	r3, #0
 800477e:	d006      	beq.n	800478e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	2208      	movs	r2, #8
 8004786:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 f912 	bl	80049b2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800478e:	6a3b      	ldr	r3, [r7, #32]
 8004790:	f003 0310 	and.w	r3, r3, #16
 8004794:	2b00      	cmp	r3, #0
 8004796:	d009      	beq.n	80047ac <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	f003 0303 	and.w	r3, r3, #3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d002      	beq.n	80047ac <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 f8f9 	bl	800499e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80047ac:	6a3b      	ldr	r3, [r7, #32]
 80047ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d00b      	beq.n	80047ce <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80047b6:	69fb      	ldr	r3, [r7, #28]
 80047b8:	f003 0310 	and.w	r3, r3, #16
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d006      	beq.n	80047ce <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2210      	movs	r2, #16
 80047c6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f000 f8fc 	bl	80049c6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80047ce:	6a3b      	ldr	r3, [r7, #32]
 80047d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d00b      	beq.n	80047f0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	f003 0308 	and.w	r3, r3, #8
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d006      	beq.n	80047f0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2208      	movs	r2, #8
 80047e8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 f8f5 	bl	80049da <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80047f0:	6a3b      	ldr	r3, [r7, #32]
 80047f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d07b      	beq.n	80048f2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80047fa:	69fb      	ldr	r3, [r7, #28]
 80047fc:	f003 0304 	and.w	r3, r3, #4
 8004800:	2b00      	cmp	r3, #0
 8004802:	d072      	beq.n	80048ea <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004804:	6a3b      	ldr	r3, [r7, #32]
 8004806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800480a:	2b00      	cmp	r3, #0
 800480c:	d008      	beq.n	8004820 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004814:	2b00      	cmp	r3, #0
 8004816:	d003      	beq.n	8004820 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481a:	f043 0301 	orr.w	r3, r3, #1
 800481e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004820:	6a3b      	ldr	r3, [r7, #32]
 8004822:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004826:	2b00      	cmp	r3, #0
 8004828:	d008      	beq.n	800483c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004830:	2b00      	cmp	r3, #0
 8004832:	d003      	beq.n	800483c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004836:	f043 0302 	orr.w	r3, r3, #2
 800483a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800483c:	6a3b      	ldr	r3, [r7, #32]
 800483e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004842:	2b00      	cmp	r3, #0
 8004844:	d008      	beq.n	8004858 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800484c:	2b00      	cmp	r3, #0
 800484e:	d003      	beq.n	8004858 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004852:	f043 0304 	orr.w	r3, r3, #4
 8004856:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004858:	6a3b      	ldr	r3, [r7, #32]
 800485a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800485e:	2b00      	cmp	r3, #0
 8004860:	d043      	beq.n	80048ea <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004868:	2b00      	cmp	r3, #0
 800486a:	d03e      	beq.n	80048ea <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004872:	2b60      	cmp	r3, #96	@ 0x60
 8004874:	d02b      	beq.n	80048ce <HAL_CAN_IRQHandler+0x32a>
 8004876:	2b60      	cmp	r3, #96	@ 0x60
 8004878:	d82e      	bhi.n	80048d8 <HAL_CAN_IRQHandler+0x334>
 800487a:	2b50      	cmp	r3, #80	@ 0x50
 800487c:	d022      	beq.n	80048c4 <HAL_CAN_IRQHandler+0x320>
 800487e:	2b50      	cmp	r3, #80	@ 0x50
 8004880:	d82a      	bhi.n	80048d8 <HAL_CAN_IRQHandler+0x334>
 8004882:	2b40      	cmp	r3, #64	@ 0x40
 8004884:	d019      	beq.n	80048ba <HAL_CAN_IRQHandler+0x316>
 8004886:	2b40      	cmp	r3, #64	@ 0x40
 8004888:	d826      	bhi.n	80048d8 <HAL_CAN_IRQHandler+0x334>
 800488a:	2b30      	cmp	r3, #48	@ 0x30
 800488c:	d010      	beq.n	80048b0 <HAL_CAN_IRQHandler+0x30c>
 800488e:	2b30      	cmp	r3, #48	@ 0x30
 8004890:	d822      	bhi.n	80048d8 <HAL_CAN_IRQHandler+0x334>
 8004892:	2b10      	cmp	r3, #16
 8004894:	d002      	beq.n	800489c <HAL_CAN_IRQHandler+0x2f8>
 8004896:	2b20      	cmp	r3, #32
 8004898:	d005      	beq.n	80048a6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800489a:	e01d      	b.n	80048d8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800489c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489e:	f043 0308 	orr.w	r3, r3, #8
 80048a2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80048a4:	e019      	b.n	80048da <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80048a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a8:	f043 0310 	orr.w	r3, r3, #16
 80048ac:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80048ae:	e014      	b.n	80048da <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80048b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b2:	f043 0320 	orr.w	r3, r3, #32
 80048b6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80048b8:	e00f      	b.n	80048da <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80048ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048c0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80048c2:	e00a      	b.n	80048da <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80048c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048ca:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80048cc:	e005      	b.n	80048da <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80048ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048d4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80048d6:	e000      	b.n	80048da <HAL_CAN_IRQHandler+0x336>
            break;
 80048d8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	699a      	ldr	r2, [r3, #24]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80048e8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	2204      	movs	r2, #4
 80048f0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80048f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d008      	beq.n	800490a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80048fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048fe:	431a      	orrs	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f000 f872 	bl	80049ee <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800490a:	bf00      	nop
 800490c:	3728      	adds	r7, #40	@ 0x28
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}

08004912 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004912:	b480      	push	{r7}
 8004914:	b083      	sub	sp, #12
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800491a:	bf00      	nop
 800491c:	370c      	adds	r7, #12
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr

08004926 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004926:	b480      	push	{r7}
 8004928:	b083      	sub	sp, #12
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800492e:	bf00      	nop
 8004930:	370c      	adds	r7, #12
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr

0800493a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800493a:	b480      	push	{r7}
 800493c:	b083      	sub	sp, #12
 800493e:	af00      	add	r7, sp, #0
 8004940:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr

0800494e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800494e:	b480      	push	{r7}
 8004950:	b083      	sub	sp, #12
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004956:	bf00      	nop
 8004958:	370c      	adds	r7, #12
 800495a:	46bd      	mov	sp, r7
 800495c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004960:	4770      	bx	lr

08004962 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004962:	b480      	push	{r7}
 8004964:	b083      	sub	sp, #12
 8004966:	af00      	add	r7, sp, #0
 8004968:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800496a:	bf00      	nop
 800496c:	370c      	adds	r7, #12
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr

08004976 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004976:	b480      	push	{r7}
 8004978:	b083      	sub	sp, #12
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800497e:	bf00      	nop
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004988:	4770      	bx	lr

0800498a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800498a:	b480      	push	{r7}
 800498c:	b083      	sub	sp, #12
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004992:	bf00      	nop
 8004994:	370c      	adds	r7, #12
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr

0800499e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800499e:	b480      	push	{r7}
 80049a0:	b083      	sub	sp, #12
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80049a6:	bf00      	nop
 80049a8:	370c      	adds	r7, #12
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr

080049b2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80049b2:	b480      	push	{r7}
 80049b4:	b083      	sub	sp, #12
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80049ba:	bf00      	nop
 80049bc:	370c      	adds	r7, #12
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr

080049c6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80049c6:	b480      	push	{r7}
 80049c8:	b083      	sub	sp, #12
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80049ce:	bf00      	nop
 80049d0:	370c      	adds	r7, #12
 80049d2:	46bd      	mov	sp, r7
 80049d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d8:	4770      	bx	lr

080049da <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80049da:	b480      	push	{r7}
 80049dc:	b083      	sub	sp, #12
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80049e2:	bf00      	nop
 80049e4:	370c      	adds	r7, #12
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr

080049ee <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80049ee:	b480      	push	{r7}
 80049f0:	b083      	sub	sp, #12
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80049f6:	bf00      	nop
 80049f8:	370c      	adds	r7, #12
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
	...

08004a04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f003 0307 	and.w	r3, r3, #7
 8004a12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a14:	4b0c      	ldr	r3, [pc, #48]	@ (8004a48 <__NVIC_SetPriorityGrouping+0x44>)
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a1a:	68ba      	ldr	r2, [r7, #8]
 8004a1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004a20:	4013      	ands	r3, r2
 8004a22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004a30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a36:	4a04      	ldr	r2, [pc, #16]	@ (8004a48 <__NVIC_SetPriorityGrouping+0x44>)
 8004a38:	68bb      	ldr	r3, [r7, #8]
 8004a3a:	60d3      	str	r3, [r2, #12]
}
 8004a3c:	bf00      	nop
 8004a3e:	3714      	adds	r7, #20
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr
 8004a48:	e000ed00 	.word	0xe000ed00

08004a4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a50:	4b04      	ldr	r3, [pc, #16]	@ (8004a64 <__NVIC_GetPriorityGrouping+0x18>)
 8004a52:	68db      	ldr	r3, [r3, #12]
 8004a54:	0a1b      	lsrs	r3, r3, #8
 8004a56:	f003 0307 	and.w	r3, r3, #7
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr
 8004a64:	e000ed00 	.word	0xe000ed00

08004a68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a68:	b480      	push	{r7}
 8004a6a:	b083      	sub	sp, #12
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	4603      	mov	r3, r0
 8004a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	db0b      	blt.n	8004a92 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004a7a:	79fb      	ldrb	r3, [r7, #7]
 8004a7c:	f003 021f 	and.w	r2, r3, #31
 8004a80:	4907      	ldr	r1, [pc, #28]	@ (8004aa0 <__NVIC_EnableIRQ+0x38>)
 8004a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a86:	095b      	lsrs	r3, r3, #5
 8004a88:	2001      	movs	r0, #1
 8004a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8004a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	e000e100 	.word	0xe000e100

08004aa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	4603      	mov	r3, r0
 8004aac:	6039      	str	r1, [r7, #0]
 8004aae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	db0a      	blt.n	8004ace <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	b2da      	uxtb	r2, r3
 8004abc:	490c      	ldr	r1, [pc, #48]	@ (8004af0 <__NVIC_SetPriority+0x4c>)
 8004abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ac2:	0112      	lsls	r2, r2, #4
 8004ac4:	b2d2      	uxtb	r2, r2
 8004ac6:	440b      	add	r3, r1
 8004ac8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004acc:	e00a      	b.n	8004ae4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	b2da      	uxtb	r2, r3
 8004ad2:	4908      	ldr	r1, [pc, #32]	@ (8004af4 <__NVIC_SetPriority+0x50>)
 8004ad4:	79fb      	ldrb	r3, [r7, #7]
 8004ad6:	f003 030f 	and.w	r3, r3, #15
 8004ada:	3b04      	subs	r3, #4
 8004adc:	0112      	lsls	r2, r2, #4
 8004ade:	b2d2      	uxtb	r2, r2
 8004ae0:	440b      	add	r3, r1
 8004ae2:	761a      	strb	r2, [r3, #24]
}
 8004ae4:	bf00      	nop
 8004ae6:	370c      	adds	r7, #12
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aee:	4770      	bx	lr
 8004af0:	e000e100 	.word	0xe000e100
 8004af4:	e000ed00 	.word	0xe000ed00

08004af8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b089      	sub	sp, #36	@ 0x24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	60f8      	str	r0, [r7, #12]
 8004b00:	60b9      	str	r1, [r7, #8]
 8004b02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f003 0307 	and.w	r3, r3, #7
 8004b0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	f1c3 0307 	rsb	r3, r3, #7
 8004b12:	2b04      	cmp	r3, #4
 8004b14:	bf28      	it	cs
 8004b16:	2304      	movcs	r3, #4
 8004b18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b1a:	69fb      	ldr	r3, [r7, #28]
 8004b1c:	3304      	adds	r3, #4
 8004b1e:	2b06      	cmp	r3, #6
 8004b20:	d902      	bls.n	8004b28 <NVIC_EncodePriority+0x30>
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	3b03      	subs	r3, #3
 8004b26:	e000      	b.n	8004b2a <NVIC_EncodePriority+0x32>
 8004b28:	2300      	movs	r3, #0
 8004b2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8004b30:	69bb      	ldr	r3, [r7, #24]
 8004b32:	fa02 f303 	lsl.w	r3, r2, r3
 8004b36:	43da      	mvns	r2, r3
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	401a      	ands	r2, r3
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b40:	f04f 31ff 	mov.w	r1, #4294967295
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	fa01 f303 	lsl.w	r3, r1, r3
 8004b4a:	43d9      	mvns	r1, r3
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b50:	4313      	orrs	r3, r2
         );
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3724      	adds	r7, #36	@ 0x24
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr
	...

08004b60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b70:	d301      	bcc.n	8004b76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004b72:	2301      	movs	r3, #1
 8004b74:	e00f      	b.n	8004b96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004b76:	4a0a      	ldr	r2, [pc, #40]	@ (8004ba0 <SysTick_Config+0x40>)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b7e:	210f      	movs	r1, #15
 8004b80:	f04f 30ff 	mov.w	r0, #4294967295
 8004b84:	f7ff ff8e 	bl	8004aa4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b88:	4b05      	ldr	r3, [pc, #20]	@ (8004ba0 <SysTick_Config+0x40>)
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b8e:	4b04      	ldr	r3, [pc, #16]	@ (8004ba0 <SysTick_Config+0x40>)
 8004b90:	2207      	movs	r2, #7
 8004b92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b94:	2300      	movs	r3, #0
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3708      	adds	r7, #8
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	e000e010 	.word	0xe000e010

08004ba4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b082      	sub	sp, #8
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f7ff ff29 	bl	8004a04 <__NVIC_SetPriorityGrouping>
}
 8004bb2:	bf00      	nop
 8004bb4:	3708      	adds	r7, #8
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}

08004bba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bba:	b580      	push	{r7, lr}
 8004bbc:	b086      	sub	sp, #24
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	60b9      	str	r1, [r7, #8]
 8004bc4:	607a      	str	r2, [r7, #4]
 8004bc6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004bcc:	f7ff ff3e 	bl	8004a4c <__NVIC_GetPriorityGrouping>
 8004bd0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004bd2:	687a      	ldr	r2, [r7, #4]
 8004bd4:	68b9      	ldr	r1, [r7, #8]
 8004bd6:	6978      	ldr	r0, [r7, #20]
 8004bd8:	f7ff ff8e 	bl	8004af8 <NVIC_EncodePriority>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004be2:	4611      	mov	r1, r2
 8004be4:	4618      	mov	r0, r3
 8004be6:	f7ff ff5d 	bl	8004aa4 <__NVIC_SetPriority>
}
 8004bea:	bf00      	nop
 8004bec:	3718      	adds	r7, #24
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}

08004bf2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bf2:	b580      	push	{r7, lr}
 8004bf4:	b082      	sub	sp, #8
 8004bf6:	af00      	add	r7, sp, #0
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004bfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c00:	4618      	mov	r0, r3
 8004c02:	f7ff ff31 	bl	8004a68 <__NVIC_EnableIRQ>
}
 8004c06:	bf00      	nop
 8004c08:	3708      	adds	r7, #8
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}

08004c0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c0e:	b580      	push	{r7, lr}
 8004c10:	b082      	sub	sp, #8
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f7ff ffa2 	bl	8004b60 <SysTick_Config>
 8004c1c:	4603      	mov	r3, r0
}
 8004c1e:	4618      	mov	r0, r3
 8004c20:	3708      	adds	r7, #8
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}

08004c26 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8004c26:	b580      	push	{r7, lr}
 8004c28:	b084      	sub	sp, #16
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d101      	bne.n	8004c3c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e037      	b.n	8004cac <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2202      	movs	r2, #2
 8004c40:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004c52:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8004c56:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004c60:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c78:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	69db      	ldr	r3, [r3, #28]
 8004c7e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004c80:	68fa      	ldr	r2, [r7, #12]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	68fa      	ldr	r2, [r7, #12]
 8004c8c:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 f9b8 	bl	8005004 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004caa:	2300      	movs	r3, #0
}  
 8004cac:	4618      	mov	r0, r3
 8004cae:	3710      	adds	r7, #16
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b086      	sub	sp, #24
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	607a      	str	r2, [r7, #4]
 8004cc0:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d101      	bne.n	8004cd4 <HAL_DMA_Start_IT+0x20>
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	e04a      	b.n	8004d6a <HAL_DMA_Start_IT+0xb6>
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	d13a      	bne.n	8004d5c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2202      	movs	r2, #2
 8004cea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	639a      	str	r2, [r3, #56]	@ 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	681a      	ldr	r2, [r3, #0]
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f022 0201 	bic.w	r2, r2, #1
 8004d02:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	68b9      	ldr	r1, [r7, #8]
 8004d0a:	68f8      	ldr	r0, [r7, #12]
 8004d0c:	f000 f94b 	bl	8004fa6 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d008      	beq.n	8004d2a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	681a      	ldr	r2, [r3, #0]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f042 020e 	orr.w	r2, r2, #14
 8004d26:	601a      	str	r2, [r3, #0]
 8004d28:	e00f      	b.n	8004d4a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f042 020a 	orr.w	r2, r2, #10
 8004d38:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f022 0204 	bic.w	r2, r2, #4
 8004d48:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	f042 0201 	orr.w	r2, r2, #1
 8004d58:	601a      	str	r2, [r3, #0]
 8004d5a:	e005      	b.n	8004d68 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8004d64:	2302      	movs	r3, #2
 8004d66:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8004d68:	7dfb      	ldrb	r3, [r7, #23]
} 
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3718      	adds	r7, #24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004d72:	b480      	push	{r7}
 8004d74:	b083      	sub	sp, #12
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004d80:	2b02      	cmp	r3, #2
 8004d82:	d008      	beq.n	8004d96 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2204      	movs	r2, #4
 8004d88:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	e020      	b.n	8004dd8 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f022 020e 	bic.w	r2, r2, #14
 8004da4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f022 0201 	bic.w	r2, r2, #1
 8004db4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dbe:	2101      	movs	r1, #1
 8004dc0:	fa01 f202 	lsl.w	r2, r1, r2
 8004dc4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2201      	movs	r2, #1
 8004dca:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004dd6:	2300      	movs	r3, #0
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b084      	sub	sp, #16
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dec:	2300      	movs	r3, #0
 8004dee:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004df6:	2b02      	cmp	r3, #2
 8004df8:	d005      	beq.n	8004e06 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2204      	movs	r2, #4
 8004dfe:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8004e00:	2301      	movs	r3, #1
 8004e02:	73fb      	strb	r3, [r7, #15]
 8004e04:	e027      	b.n	8004e56 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f022 020e 	bic.w	r2, r2, #14
 8004e14:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f022 0201 	bic.w	r2, r2, #1
 8004e24:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e2e:	2101      	movs	r1, #1
 8004e30:	fa01 f202 	lsl.w	r2, r1, r2
 8004e34:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2201      	movs	r2, #1
 8004e3a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2200      	movs	r2, #0
 8004e42:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d003      	beq.n	8004e56 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	4798      	blx	r3
    } 
  }
  return status;
 8004e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3710      	adds	r7, #16
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b084      	sub	sp, #16
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e7c:	2204      	movs	r2, #4
 8004e7e:	409a      	lsls	r2, r3
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	4013      	ands	r3, r2
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d024      	beq.n	8004ed2 <HAL_DMA_IRQHandler+0x72>
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	f003 0304 	and.w	r3, r3, #4
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d01f      	beq.n	8004ed2 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0320 	and.w	r3, r3, #32
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d107      	bne.n	8004eb0 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f022 0204 	bic.w	r2, r2, #4
 8004eae:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eb8:	2104      	movs	r1, #4
 8004eba:	fa01 f202 	lsl.w	r2, r1, r2
 8004ebe:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d06a      	beq.n	8004f9e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8004ed0:	e065      	b.n	8004f9e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ed6:	2202      	movs	r2, #2
 8004ed8:	409a      	lsls	r2, r3
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	4013      	ands	r3, r2
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d02c      	beq.n	8004f3c <HAL_DMA_IRQHandler+0xdc>
 8004ee2:	68bb      	ldr	r3, [r7, #8]
 8004ee4:	f003 0302 	and.w	r3, r3, #2
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d027      	beq.n	8004f3c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f003 0320 	and.w	r3, r3, #32
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d10b      	bne.n	8004f12 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f022 020a 	bic.w	r2, r2, #10
 8004f08:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f1a:	2102      	movs	r1, #2
 8004f1c:	fa01 f202 	lsl.w	r2, r1, r2
 8004f20:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d035      	beq.n	8004f9e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004f3a:	e030      	b.n	8004f9e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f40:	2208      	movs	r2, #8
 8004f42:	409a      	lsls	r2, r3
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	4013      	ands	r3, r2
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d028      	beq.n	8004f9e <HAL_DMA_IRQHandler+0x13e>
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	f003 0308 	and.w	r3, r3, #8
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d023      	beq.n	8004f9e <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f022 020e 	bic.w	r2, r2, #14
 8004f64:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f6e:	2101      	movs	r1, #1
 8004f70:	fa01 f202 	lsl.w	r2, r1, r2
 8004f74:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2201      	movs	r2, #1
 8004f80:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d004      	beq.n	8004f9e <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	4798      	blx	r3
    }
  }
}  
 8004f9c:	e7ff      	b.n	8004f9e <HAL_DMA_IRQHandler+0x13e>
 8004f9e:	bf00      	nop
 8004fa0:	3710      	adds	r7, #16
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}

08004fa6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b085      	sub	sp, #20
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	60f8      	str	r0, [r7, #12]
 8004fae:	60b9      	str	r1, [r7, #8]
 8004fb0:	607a      	str	r2, [r7, #4]
 8004fb2:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fbc:	2101      	movs	r1, #1
 8004fbe:	fa01 f202 	lsl.w	r2, r1, r2
 8004fc2:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	683a      	ldr	r2, [r7, #0]
 8004fca:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	2b10      	cmp	r3, #16
 8004fd2:	d108      	bne.n	8004fe6 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	68ba      	ldr	r2, [r7, #8]
 8004fe2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004fe4:	e007      	b.n	8004ff6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68ba      	ldr	r2, [r7, #8]
 8004fec:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	60da      	str	r2, [r3, #12]
}
 8004ff6:	bf00      	nop
 8004ff8:	3714      	adds	r7, #20
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
	...

08005004 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005004:	b480      	push	{r7}
 8005006:	b083      	sub	sp, #12
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	461a      	mov	r2, r3
 8005012:	4b14      	ldr	r3, [pc, #80]	@ (8005064 <DMA_CalcBaseAndBitshift+0x60>)
 8005014:	429a      	cmp	r2, r3
 8005016:	d80f      	bhi.n	8005038 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	461a      	mov	r2, r3
 800501e:	4b12      	ldr	r3, [pc, #72]	@ (8005068 <DMA_CalcBaseAndBitshift+0x64>)
 8005020:	4413      	add	r3, r2
 8005022:	4a12      	ldr	r2, [pc, #72]	@ (800506c <DMA_CalcBaseAndBitshift+0x68>)
 8005024:	fba2 2303 	umull	r2, r3, r2, r3
 8005028:	091b      	lsrs	r3, r3, #4
 800502a:	009a      	lsls	r2, r3, #2
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a0f      	ldr	r2, [pc, #60]	@ (8005070 <DMA_CalcBaseAndBitshift+0x6c>)
 8005034:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8005036:	e00e      	b.n	8005056 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	461a      	mov	r2, r3
 800503e:	4b0d      	ldr	r3, [pc, #52]	@ (8005074 <DMA_CalcBaseAndBitshift+0x70>)
 8005040:	4413      	add	r3, r2
 8005042:	4a0a      	ldr	r2, [pc, #40]	@ (800506c <DMA_CalcBaseAndBitshift+0x68>)
 8005044:	fba2 2303 	umull	r2, r3, r2, r3
 8005048:	091b      	lsrs	r3, r3, #4
 800504a:	009a      	lsls	r2, r3, #2
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	4a09      	ldr	r2, [pc, #36]	@ (8005078 <DMA_CalcBaseAndBitshift+0x74>)
 8005054:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8005056:	bf00      	nop
 8005058:	370c      	adds	r7, #12
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr
 8005062:	bf00      	nop
 8005064:	40020407 	.word	0x40020407
 8005068:	bffdfff8 	.word	0xbffdfff8
 800506c:	cccccccd 	.word	0xcccccccd
 8005070:	40020000 	.word	0x40020000
 8005074:	bffdfbf8 	.word	0xbffdfbf8
 8005078:	40020400 	.word	0x40020400

0800507c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800507c:	b480      	push	{r7}
 800507e:	b087      	sub	sp, #28
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005086:	2300      	movs	r3, #0
 8005088:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800508a:	e154      	b.n	8005336 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	2101      	movs	r1, #1
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	fa01 f303 	lsl.w	r3, r1, r3
 8005098:	4013      	ands	r3, r2
 800509a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	f000 8146 	beq.w	8005330 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f003 0303 	and.w	r3, r3, #3
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d005      	beq.n	80050bc <HAL_GPIO_Init+0x40>
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	f003 0303 	and.w	r3, r3, #3
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d130      	bne.n	800511e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	005b      	lsls	r3, r3, #1
 80050c6:	2203      	movs	r2, #3
 80050c8:	fa02 f303 	lsl.w	r3, r2, r3
 80050cc:	43db      	mvns	r3, r3
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	4013      	ands	r3, r2
 80050d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	68da      	ldr	r2, [r3, #12]
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	005b      	lsls	r3, r3, #1
 80050dc:	fa02 f303 	lsl.w	r3, r2, r3
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	4313      	orrs	r3, r2
 80050e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	693a      	ldr	r2, [r7, #16]
 80050ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80050f2:	2201      	movs	r2, #1
 80050f4:	697b      	ldr	r3, [r7, #20]
 80050f6:	fa02 f303 	lsl.w	r3, r2, r3
 80050fa:	43db      	mvns	r3, r3
 80050fc:	693a      	ldr	r2, [r7, #16]
 80050fe:	4013      	ands	r3, r2
 8005100:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	091b      	lsrs	r3, r3, #4
 8005108:	f003 0201 	and.w	r2, r3, #1
 800510c:	697b      	ldr	r3, [r7, #20]
 800510e:	fa02 f303 	lsl.w	r3, r2, r3
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	4313      	orrs	r3, r2
 8005116:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	693a      	ldr	r2, [r7, #16]
 800511c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	f003 0303 	and.w	r3, r3, #3
 8005126:	2b03      	cmp	r3, #3
 8005128:	d017      	beq.n	800515a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	005b      	lsls	r3, r3, #1
 8005134:	2203      	movs	r2, #3
 8005136:	fa02 f303 	lsl.w	r3, r2, r3
 800513a:	43db      	mvns	r3, r3
 800513c:	693a      	ldr	r2, [r7, #16]
 800513e:	4013      	ands	r3, r2
 8005140:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	689a      	ldr	r2, [r3, #8]
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	005b      	lsls	r3, r3, #1
 800514a:	fa02 f303 	lsl.w	r3, r2, r3
 800514e:	693a      	ldr	r2, [r7, #16]
 8005150:	4313      	orrs	r3, r2
 8005152:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	693a      	ldr	r2, [r7, #16]
 8005158:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f003 0303 	and.w	r3, r3, #3
 8005162:	2b02      	cmp	r3, #2
 8005164:	d123      	bne.n	80051ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	08da      	lsrs	r2, r3, #3
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	3208      	adds	r2, #8
 800516e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005172:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	f003 0307 	and.w	r3, r3, #7
 800517a:	009b      	lsls	r3, r3, #2
 800517c:	220f      	movs	r2, #15
 800517e:	fa02 f303 	lsl.w	r3, r2, r3
 8005182:	43db      	mvns	r3, r3
 8005184:	693a      	ldr	r2, [r7, #16]
 8005186:	4013      	ands	r3, r2
 8005188:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	691a      	ldr	r2, [r3, #16]
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	f003 0307 	and.w	r3, r3, #7
 8005194:	009b      	lsls	r3, r3, #2
 8005196:	fa02 f303 	lsl.w	r3, r2, r3
 800519a:	693a      	ldr	r2, [r7, #16]
 800519c:	4313      	orrs	r3, r2
 800519e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	08da      	lsrs	r2, r3, #3
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	3208      	adds	r2, #8
 80051a8:	6939      	ldr	r1, [r7, #16]
 80051aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	005b      	lsls	r3, r3, #1
 80051b8:	2203      	movs	r2, #3
 80051ba:	fa02 f303 	lsl.w	r3, r2, r3
 80051be:	43db      	mvns	r3, r3
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	4013      	ands	r3, r2
 80051c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	f003 0203 	and.w	r2, r3, #3
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	005b      	lsls	r3, r3, #1
 80051d2:	fa02 f303 	lsl.w	r3, r2, r3
 80051d6:	693a      	ldr	r2, [r7, #16]
 80051d8:	4313      	orrs	r3, r2
 80051da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	693a      	ldr	r2, [r7, #16]
 80051e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	f000 80a0 	beq.w	8005330 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051f0:	4b58      	ldr	r3, [pc, #352]	@ (8005354 <HAL_GPIO_Init+0x2d8>)
 80051f2:	699b      	ldr	r3, [r3, #24]
 80051f4:	4a57      	ldr	r2, [pc, #348]	@ (8005354 <HAL_GPIO_Init+0x2d8>)
 80051f6:	f043 0301 	orr.w	r3, r3, #1
 80051fa:	6193      	str	r3, [r2, #24]
 80051fc:	4b55      	ldr	r3, [pc, #340]	@ (8005354 <HAL_GPIO_Init+0x2d8>)
 80051fe:	699b      	ldr	r3, [r3, #24]
 8005200:	f003 0301 	and.w	r3, r3, #1
 8005204:	60bb      	str	r3, [r7, #8]
 8005206:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005208:	4a53      	ldr	r2, [pc, #332]	@ (8005358 <HAL_GPIO_Init+0x2dc>)
 800520a:	697b      	ldr	r3, [r7, #20]
 800520c:	089b      	lsrs	r3, r3, #2
 800520e:	3302      	adds	r3, #2
 8005210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005214:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	f003 0303 	and.w	r3, r3, #3
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	220f      	movs	r2, #15
 8005220:	fa02 f303 	lsl.w	r3, r2, r3
 8005224:	43db      	mvns	r3, r3
 8005226:	693a      	ldr	r2, [r7, #16]
 8005228:	4013      	ands	r3, r2
 800522a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005232:	d019      	beq.n	8005268 <HAL_GPIO_Init+0x1ec>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4a49      	ldr	r2, [pc, #292]	@ (800535c <HAL_GPIO_Init+0x2e0>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d013      	beq.n	8005264 <HAL_GPIO_Init+0x1e8>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	4a48      	ldr	r2, [pc, #288]	@ (8005360 <HAL_GPIO_Init+0x2e4>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d00d      	beq.n	8005260 <HAL_GPIO_Init+0x1e4>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	4a47      	ldr	r2, [pc, #284]	@ (8005364 <HAL_GPIO_Init+0x2e8>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d007      	beq.n	800525c <HAL_GPIO_Init+0x1e0>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	4a46      	ldr	r2, [pc, #280]	@ (8005368 <HAL_GPIO_Init+0x2ec>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d101      	bne.n	8005258 <HAL_GPIO_Init+0x1dc>
 8005254:	2304      	movs	r3, #4
 8005256:	e008      	b.n	800526a <HAL_GPIO_Init+0x1ee>
 8005258:	2305      	movs	r3, #5
 800525a:	e006      	b.n	800526a <HAL_GPIO_Init+0x1ee>
 800525c:	2303      	movs	r3, #3
 800525e:	e004      	b.n	800526a <HAL_GPIO_Init+0x1ee>
 8005260:	2302      	movs	r3, #2
 8005262:	e002      	b.n	800526a <HAL_GPIO_Init+0x1ee>
 8005264:	2301      	movs	r3, #1
 8005266:	e000      	b.n	800526a <HAL_GPIO_Init+0x1ee>
 8005268:	2300      	movs	r3, #0
 800526a:	697a      	ldr	r2, [r7, #20]
 800526c:	f002 0203 	and.w	r2, r2, #3
 8005270:	0092      	lsls	r2, r2, #2
 8005272:	4093      	lsls	r3, r2
 8005274:	693a      	ldr	r2, [r7, #16]
 8005276:	4313      	orrs	r3, r2
 8005278:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800527a:	4937      	ldr	r1, [pc, #220]	@ (8005358 <HAL_GPIO_Init+0x2dc>)
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	089b      	lsrs	r3, r3, #2
 8005280:	3302      	adds	r3, #2
 8005282:	693a      	ldr	r2, [r7, #16]
 8005284:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005288:	4b38      	ldr	r3, [pc, #224]	@ (800536c <HAL_GPIO_Init+0x2f0>)
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	43db      	mvns	r3, r3
 8005292:	693a      	ldr	r2, [r7, #16]
 8005294:	4013      	ands	r3, r2
 8005296:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	685b      	ldr	r3, [r3, #4]
 800529c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d003      	beq.n	80052ac <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80052a4:	693a      	ldr	r2, [r7, #16]
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80052ac:	4a2f      	ldr	r2, [pc, #188]	@ (800536c <HAL_GPIO_Init+0x2f0>)
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80052b2:	4b2e      	ldr	r3, [pc, #184]	@ (800536c <HAL_GPIO_Init+0x2f0>)
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	43db      	mvns	r3, r3
 80052bc:	693a      	ldr	r2, [r7, #16]
 80052be:	4013      	ands	r3, r2
 80052c0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d003      	beq.n	80052d6 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80052ce:	693a      	ldr	r2, [r7, #16]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80052d6:	4a25      	ldr	r2, [pc, #148]	@ (800536c <HAL_GPIO_Init+0x2f0>)
 80052d8:	693b      	ldr	r3, [r7, #16]
 80052da:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80052dc:	4b23      	ldr	r3, [pc, #140]	@ (800536c <HAL_GPIO_Init+0x2f0>)
 80052de:	685b      	ldr	r3, [r3, #4]
 80052e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	43db      	mvns	r3, r3
 80052e6:	693a      	ldr	r2, [r7, #16]
 80052e8:	4013      	ands	r3, r2
 80052ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d003      	beq.n	8005300 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80052f8:	693a      	ldr	r2, [r7, #16]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	4313      	orrs	r3, r2
 80052fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005300:	4a1a      	ldr	r2, [pc, #104]	@ (800536c <HAL_GPIO_Init+0x2f0>)
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005306:	4b19      	ldr	r3, [pc, #100]	@ (800536c <HAL_GPIO_Init+0x2f0>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	43db      	mvns	r3, r3
 8005310:	693a      	ldr	r2, [r7, #16]
 8005312:	4013      	ands	r3, r2
 8005314:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800531e:	2b00      	cmp	r3, #0
 8005320:	d003      	beq.n	800532a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005322:	693a      	ldr	r2, [r7, #16]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	4313      	orrs	r3, r2
 8005328:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800532a:	4a10      	ldr	r2, [pc, #64]	@ (800536c <HAL_GPIO_Init+0x2f0>)
 800532c:	693b      	ldr	r3, [r7, #16]
 800532e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	3301      	adds	r3, #1
 8005334:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	fa22 f303 	lsr.w	r3, r2, r3
 8005340:	2b00      	cmp	r3, #0
 8005342:	f47f aea3 	bne.w	800508c <HAL_GPIO_Init+0x10>
  }
}
 8005346:	bf00      	nop
 8005348:	bf00      	nop
 800534a:	371c      	adds	r7, #28
 800534c:	46bd      	mov	sp, r7
 800534e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005352:	4770      	bx	lr
 8005354:	40021000 	.word	0x40021000
 8005358:	40010000 	.word	0x40010000
 800535c:	48000400 	.word	0x48000400
 8005360:	48000800 	.word	0x48000800
 8005364:	48000c00 	.word	0x48000c00
 8005368:	48001000 	.word	0x48001000
 800536c:	40010400 	.word	0x40010400

08005370 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005370:	b480      	push	{r7}
 8005372:	b085      	sub	sp, #20
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	460b      	mov	r3, r1
 800537a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	691a      	ldr	r2, [r3, #16]
 8005380:	887b      	ldrh	r3, [r7, #2]
 8005382:	4013      	ands	r3, r2
 8005384:	2b00      	cmp	r3, #0
 8005386:	d002      	beq.n	800538e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005388:	2301      	movs	r3, #1
 800538a:	73fb      	strb	r3, [r7, #15]
 800538c:	e001      	b.n	8005392 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800538e:	2300      	movs	r3, #0
 8005390:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005392:	7bfb      	ldrb	r3, [r7, #15]
}
 8005394:	4618      	mov	r0, r3
 8005396:	3714      	adds	r7, #20
 8005398:	46bd      	mov	sp, r7
 800539a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539e:	4770      	bx	lr

080053a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	460b      	mov	r3, r1
 80053aa:	807b      	strh	r3, [r7, #2]
 80053ac:	4613      	mov	r3, r2
 80053ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80053b0:	787b      	ldrb	r3, [r7, #1]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d003      	beq.n	80053be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80053b6:	887a      	ldrh	r2, [r7, #2]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80053bc:	e002      	b.n	80053c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80053be:	887a      	ldrh	r2, [r7, #2]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80053c4:	bf00      	nop
 80053c6:	370c      	adds	r7, #12
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr

080053d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b082      	sub	sp, #8
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d101      	bne.n	80053e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e081      	b.n	80054e6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d106      	bne.n	80053fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f7fb ff9a 	bl	8001330 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2224      	movs	r2, #36	@ 0x24
 8005400:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f022 0201 	bic.w	r2, r2, #1
 8005412:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	685a      	ldr	r2, [r3, #4]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005420:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	689a      	ldr	r2, [r3, #8]
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005430:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	2b01      	cmp	r3, #1
 8005438:	d107      	bne.n	800544a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	689a      	ldr	r2, [r3, #8]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005446:	609a      	str	r2, [r3, #8]
 8005448:	e006      	b.n	8005458 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	689a      	ldr	r2, [r3, #8]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005456:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	68db      	ldr	r3, [r3, #12]
 800545c:	2b02      	cmp	r3, #2
 800545e:	d104      	bne.n	800546a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005468:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	687a      	ldr	r2, [r7, #4]
 8005472:	6812      	ldr	r2, [r2, #0]
 8005474:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005478:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800547c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68da      	ldr	r2, [r3, #12]
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800548c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	691a      	ldr	r2, [r3, #16]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	695b      	ldr	r3, [r3, #20]
 8005496:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	699b      	ldr	r3, [r3, #24]
 800549e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	430a      	orrs	r2, r1
 80054a6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	69d9      	ldr	r1, [r3, #28]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6a1a      	ldr	r2, [r3, #32]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	430a      	orrs	r2, r1
 80054b6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f042 0201 	orr.w	r2, r2, #1
 80054c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2220      	movs	r2, #32
 80054d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2200      	movs	r2, #0
 80054da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2200      	movs	r2, #0
 80054e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80054e4:	2300      	movs	r3, #0
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3708      	adds	r7, #8
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
	...

080054f0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b088      	sub	sp, #32
 80054f4:	af02      	add	r7, sp, #8
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	4608      	mov	r0, r1
 80054fa:	4611      	mov	r1, r2
 80054fc:	461a      	mov	r2, r3
 80054fe:	4603      	mov	r3, r0
 8005500:	817b      	strh	r3, [r7, #10]
 8005502:	460b      	mov	r3, r1
 8005504:	813b      	strh	r3, [r7, #8]
 8005506:	4613      	mov	r3, r2
 8005508:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b20      	cmp	r3, #32
 8005514:	f040 80f9 	bne.w	800570a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005518:	6a3b      	ldr	r3, [r7, #32]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d002      	beq.n	8005524 <HAL_I2C_Mem_Write+0x34>
 800551e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005520:	2b00      	cmp	r3, #0
 8005522:	d105      	bne.n	8005530 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800552a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	e0ed      	b.n	800570c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005536:	2b01      	cmp	r3, #1
 8005538:	d101      	bne.n	800553e <HAL_I2C_Mem_Write+0x4e>
 800553a:	2302      	movs	r3, #2
 800553c:	e0e6      	b.n	800570c <HAL_I2C_Mem_Write+0x21c>
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2201      	movs	r2, #1
 8005542:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005546:	f7fd fb8b 	bl	8002c60 <HAL_GetTick>
 800554a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	9300      	str	r3, [sp, #0]
 8005550:	2319      	movs	r3, #25
 8005552:	2201      	movs	r2, #1
 8005554:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005558:	68f8      	ldr	r0, [r7, #12]
 800555a:	f000 f955 	bl	8005808 <I2C_WaitOnFlagUntilTimeout>
 800555e:	4603      	mov	r3, r0
 8005560:	2b00      	cmp	r3, #0
 8005562:	d001      	beq.n	8005568 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e0d1      	b.n	800570c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2221      	movs	r2, #33	@ 0x21
 800556c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	2240      	movs	r2, #64	@ 0x40
 8005574:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2200      	movs	r2, #0
 800557c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	6a3a      	ldr	r2, [r7, #32]
 8005582:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005588:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2200      	movs	r2, #0
 800558e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005590:	88f8      	ldrh	r0, [r7, #6]
 8005592:	893a      	ldrh	r2, [r7, #8]
 8005594:	8979      	ldrh	r1, [r7, #10]
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	9301      	str	r3, [sp, #4]
 800559a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559c:	9300      	str	r3, [sp, #0]
 800559e:	4603      	mov	r3, r0
 80055a0:	68f8      	ldr	r0, [r7, #12]
 80055a2:	f000 f8b9 	bl	8005718 <I2C_RequestMemoryWrite>
 80055a6:	4603      	mov	r3, r0
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d005      	beq.n	80055b8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	e0a9      	b.n	800570c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055bc:	b29b      	uxth	r3, r3
 80055be:	2bff      	cmp	r3, #255	@ 0xff
 80055c0:	d90e      	bls.n	80055e0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	22ff      	movs	r2, #255	@ 0xff
 80055c6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055cc:	b2da      	uxtb	r2, r3
 80055ce:	8979      	ldrh	r1, [r7, #10]
 80055d0:	2300      	movs	r3, #0
 80055d2:	9300      	str	r3, [sp, #0]
 80055d4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80055d8:	68f8      	ldr	r0, [r7, #12]
 80055da:	f000 facf 	bl	8005b7c <I2C_TransferConfig>
 80055de:	e00f      	b.n	8005600 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055e4:	b29a      	uxth	r2, r3
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055ee:	b2da      	uxtb	r2, r3
 80055f0:	8979      	ldrh	r1, [r7, #10]
 80055f2:	2300      	movs	r3, #0
 80055f4:	9300      	str	r3, [sp, #0]
 80055f6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80055fa:	68f8      	ldr	r0, [r7, #12]
 80055fc:	f000 fabe 	bl	8005b7c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005600:	697a      	ldr	r2, [r7, #20]
 8005602:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005604:	68f8      	ldr	r0, [r7, #12]
 8005606:	f000 f94e 	bl	80058a6 <I2C_WaitOnTXISFlagUntilTimeout>
 800560a:	4603      	mov	r3, r0
 800560c:	2b00      	cmp	r3, #0
 800560e:	d001      	beq.n	8005614 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e07b      	b.n	800570c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005618:	781a      	ldrb	r2, [r3, #0]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005624:	1c5a      	adds	r2, r3, #1
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800562e:	b29b      	uxth	r3, r3
 8005630:	3b01      	subs	r3, #1
 8005632:	b29a      	uxth	r2, r3
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800563c:	3b01      	subs	r3, #1
 800563e:	b29a      	uxth	r2, r3
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005648:	b29b      	uxth	r3, r3
 800564a:	2b00      	cmp	r3, #0
 800564c:	d034      	beq.n	80056b8 <HAL_I2C_Mem_Write+0x1c8>
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005652:	2b00      	cmp	r3, #0
 8005654:	d130      	bne.n	80056b8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	9300      	str	r3, [sp, #0]
 800565a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800565c:	2200      	movs	r2, #0
 800565e:	2180      	movs	r1, #128	@ 0x80
 8005660:	68f8      	ldr	r0, [r7, #12]
 8005662:	f000 f8d1 	bl	8005808 <I2C_WaitOnFlagUntilTimeout>
 8005666:	4603      	mov	r3, r0
 8005668:	2b00      	cmp	r3, #0
 800566a:	d001      	beq.n	8005670 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	e04d      	b.n	800570c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005674:	b29b      	uxth	r3, r3
 8005676:	2bff      	cmp	r3, #255	@ 0xff
 8005678:	d90e      	bls.n	8005698 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	22ff      	movs	r2, #255	@ 0xff
 800567e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005684:	b2da      	uxtb	r2, r3
 8005686:	8979      	ldrh	r1, [r7, #10]
 8005688:	2300      	movs	r3, #0
 800568a:	9300      	str	r3, [sp, #0]
 800568c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005690:	68f8      	ldr	r0, [r7, #12]
 8005692:	f000 fa73 	bl	8005b7c <I2C_TransferConfig>
 8005696:	e00f      	b.n	80056b8 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800569c:	b29a      	uxth	r2, r3
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80056a6:	b2da      	uxtb	r2, r3
 80056a8:	8979      	ldrh	r1, [r7, #10]
 80056aa:	2300      	movs	r3, #0
 80056ac:	9300      	str	r3, [sp, #0]
 80056ae:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80056b2:	68f8      	ldr	r0, [r7, #12]
 80056b4:	f000 fa62 	bl	8005b7c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056bc:	b29b      	uxth	r3, r3
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d19e      	bne.n	8005600 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056c2:	697a      	ldr	r2, [r7, #20]
 80056c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056c6:	68f8      	ldr	r0, [r7, #12]
 80056c8:	f000 f934 	bl	8005934 <I2C_WaitOnSTOPFlagUntilTimeout>
 80056cc:	4603      	mov	r3, r0
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d001      	beq.n	80056d6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e01a      	b.n	800570c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2220      	movs	r2, #32
 80056dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	6859      	ldr	r1, [r3, #4]
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681a      	ldr	r2, [r3, #0]
 80056e8:	4b0a      	ldr	r3, [pc, #40]	@ (8005714 <HAL_I2C_Mem_Write+0x224>)
 80056ea:	400b      	ands	r3, r1
 80056ec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	2220      	movs	r2, #32
 80056f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2200      	movs	r2, #0
 80056fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2200      	movs	r2, #0
 8005702:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005706:	2300      	movs	r3, #0
 8005708:	e000      	b.n	800570c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800570a:	2302      	movs	r3, #2
  }
}
 800570c:	4618      	mov	r0, r3
 800570e:	3718      	adds	r7, #24
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}
 8005714:	fe00e800 	.word	0xfe00e800

08005718 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b086      	sub	sp, #24
 800571c:	af02      	add	r7, sp, #8
 800571e:	60f8      	str	r0, [r7, #12]
 8005720:	4608      	mov	r0, r1
 8005722:	4611      	mov	r1, r2
 8005724:	461a      	mov	r2, r3
 8005726:	4603      	mov	r3, r0
 8005728:	817b      	strh	r3, [r7, #10]
 800572a:	460b      	mov	r3, r1
 800572c:	813b      	strh	r3, [r7, #8]
 800572e:	4613      	mov	r3, r2
 8005730:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005732:	88fb      	ldrh	r3, [r7, #6]
 8005734:	b2da      	uxtb	r2, r3
 8005736:	8979      	ldrh	r1, [r7, #10]
 8005738:	4b20      	ldr	r3, [pc, #128]	@ (80057bc <I2C_RequestMemoryWrite+0xa4>)
 800573a:	9300      	str	r3, [sp, #0]
 800573c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005740:	68f8      	ldr	r0, [r7, #12]
 8005742:	f000 fa1b 	bl	8005b7c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005746:	69fa      	ldr	r2, [r7, #28]
 8005748:	69b9      	ldr	r1, [r7, #24]
 800574a:	68f8      	ldr	r0, [r7, #12]
 800574c:	f000 f8ab 	bl	80058a6 <I2C_WaitOnTXISFlagUntilTimeout>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d001      	beq.n	800575a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e02c      	b.n	80057b4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800575a:	88fb      	ldrh	r3, [r7, #6]
 800575c:	2b01      	cmp	r3, #1
 800575e:	d105      	bne.n	800576c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005760:	893b      	ldrh	r3, [r7, #8]
 8005762:	b2da      	uxtb	r2, r3
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	629a      	str	r2, [r3, #40]	@ 0x28
 800576a:	e015      	b.n	8005798 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800576c:	893b      	ldrh	r3, [r7, #8]
 800576e:	0a1b      	lsrs	r3, r3, #8
 8005770:	b29b      	uxth	r3, r3
 8005772:	b2da      	uxtb	r2, r3
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800577a:	69fa      	ldr	r2, [r7, #28]
 800577c:	69b9      	ldr	r1, [r7, #24]
 800577e:	68f8      	ldr	r0, [r7, #12]
 8005780:	f000 f891 	bl	80058a6 <I2C_WaitOnTXISFlagUntilTimeout>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d001      	beq.n	800578e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	e012      	b.n	80057b4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800578e:	893b      	ldrh	r3, [r7, #8]
 8005790:	b2da      	uxtb	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	9300      	str	r3, [sp, #0]
 800579c:	69bb      	ldr	r3, [r7, #24]
 800579e:	2200      	movs	r2, #0
 80057a0:	2180      	movs	r1, #128	@ 0x80
 80057a2:	68f8      	ldr	r0, [r7, #12]
 80057a4:	f000 f830 	bl	8005808 <I2C_WaitOnFlagUntilTimeout>
 80057a8:	4603      	mov	r3, r0
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d001      	beq.n	80057b2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e000      	b.n	80057b4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80057b2:	2300      	movs	r3, #0
}
 80057b4:	4618      	mov	r0, r3
 80057b6:	3710      	adds	r7, #16
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}
 80057bc:	80002000 	.word	0x80002000

080057c0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	699b      	ldr	r3, [r3, #24]
 80057ce:	f003 0302 	and.w	r3, r3, #2
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	d103      	bne.n	80057de <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	2200      	movs	r2, #0
 80057dc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	699b      	ldr	r3, [r3, #24]
 80057e4:	f003 0301 	and.w	r3, r3, #1
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d007      	beq.n	80057fc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	699a      	ldr	r2, [r3, #24]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f042 0201 	orr.w	r2, r2, #1
 80057fa:	619a      	str	r2, [r3, #24]
  }
}
 80057fc:	bf00      	nop
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005806:	4770      	bx	lr

08005808 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b084      	sub	sp, #16
 800580c:	af00      	add	r7, sp, #0
 800580e:	60f8      	str	r0, [r7, #12]
 8005810:	60b9      	str	r1, [r7, #8]
 8005812:	603b      	str	r3, [r7, #0]
 8005814:	4613      	mov	r3, r2
 8005816:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005818:	e031      	b.n	800587e <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005820:	d02d      	beq.n	800587e <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005822:	f7fd fa1d 	bl	8002c60 <HAL_GetTick>
 8005826:	4602      	mov	r2, r0
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	1ad3      	subs	r3, r2, r3
 800582c:	683a      	ldr	r2, [r7, #0]
 800582e:	429a      	cmp	r2, r3
 8005830:	d302      	bcc.n	8005838 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005832:	683b      	ldr	r3, [r7, #0]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d122      	bne.n	800587e <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	699a      	ldr	r2, [r3, #24]
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	4013      	ands	r3, r2
 8005842:	68ba      	ldr	r2, [r7, #8]
 8005844:	429a      	cmp	r2, r3
 8005846:	bf0c      	ite	eq
 8005848:	2301      	moveq	r3, #1
 800584a:	2300      	movne	r3, #0
 800584c:	b2db      	uxtb	r3, r3
 800584e:	461a      	mov	r2, r3
 8005850:	79fb      	ldrb	r3, [r7, #7]
 8005852:	429a      	cmp	r2, r3
 8005854:	d113      	bne.n	800587e <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800585a:	f043 0220 	orr.w	r2, r3, #32
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2220      	movs	r2, #32
 8005866:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2200      	movs	r2, #0
 800586e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2200      	movs	r2, #0
 8005876:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e00f      	b.n	800589e <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	699a      	ldr	r2, [r3, #24]
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	4013      	ands	r3, r2
 8005888:	68ba      	ldr	r2, [r7, #8]
 800588a:	429a      	cmp	r2, r3
 800588c:	bf0c      	ite	eq
 800588e:	2301      	moveq	r3, #1
 8005890:	2300      	movne	r3, #0
 8005892:	b2db      	uxtb	r3, r3
 8005894:	461a      	mov	r2, r3
 8005896:	79fb      	ldrb	r3, [r7, #7]
 8005898:	429a      	cmp	r2, r3
 800589a:	d0be      	beq.n	800581a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800589c:	2300      	movs	r3, #0
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3710      	adds	r7, #16
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}

080058a6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80058a6:	b580      	push	{r7, lr}
 80058a8:	b084      	sub	sp, #16
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	60f8      	str	r0, [r7, #12]
 80058ae:	60b9      	str	r1, [r7, #8]
 80058b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80058b2:	e033      	b.n	800591c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80058b4:	687a      	ldr	r2, [r7, #4]
 80058b6:	68b9      	ldr	r1, [r7, #8]
 80058b8:	68f8      	ldr	r0, [r7, #12]
 80058ba:	f000 f87f 	bl	80059bc <I2C_IsErrorOccurred>
 80058be:	4603      	mov	r3, r0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d001      	beq.n	80058c8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e031      	b.n	800592c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ce:	d025      	beq.n	800591c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058d0:	f7fd f9c6 	bl	8002c60 <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	68ba      	ldr	r2, [r7, #8]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d302      	bcc.n	80058e6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d11a      	bne.n	800591c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	699b      	ldr	r3, [r3, #24]
 80058ec:	f003 0302 	and.w	r3, r3, #2
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	d013      	beq.n	800591c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058f8:	f043 0220 	orr.w	r2, r3, #32
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2220      	movs	r2, #32
 8005904:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2200      	movs	r2, #0
 800590c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e007      	b.n	800592c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	699b      	ldr	r3, [r3, #24]
 8005922:	f003 0302 	and.w	r3, r3, #2
 8005926:	2b02      	cmp	r3, #2
 8005928:	d1c4      	bne.n	80058b4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800592a:	2300      	movs	r3, #0
}
 800592c:	4618      	mov	r0, r3
 800592e:	3710      	adds	r7, #16
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}

08005934 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b084      	sub	sp, #16
 8005938:	af00      	add	r7, sp, #0
 800593a:	60f8      	str	r0, [r7, #12]
 800593c:	60b9      	str	r1, [r7, #8]
 800593e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005940:	e02f      	b.n	80059a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005942:	687a      	ldr	r2, [r7, #4]
 8005944:	68b9      	ldr	r1, [r7, #8]
 8005946:	68f8      	ldr	r0, [r7, #12]
 8005948:	f000 f838 	bl	80059bc <I2C_IsErrorOccurred>
 800594c:	4603      	mov	r3, r0
 800594e:	2b00      	cmp	r3, #0
 8005950:	d001      	beq.n	8005956 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005952:	2301      	movs	r3, #1
 8005954:	e02d      	b.n	80059b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005956:	f7fd f983 	bl	8002c60 <HAL_GetTick>
 800595a:	4602      	mov	r2, r0
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	1ad3      	subs	r3, r2, r3
 8005960:	68ba      	ldr	r2, [r7, #8]
 8005962:	429a      	cmp	r2, r3
 8005964:	d302      	bcc.n	800596c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d11a      	bne.n	80059a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	699b      	ldr	r3, [r3, #24]
 8005972:	f003 0320 	and.w	r3, r3, #32
 8005976:	2b20      	cmp	r3, #32
 8005978:	d013      	beq.n	80059a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800597e:	f043 0220 	orr.w	r2, r3, #32
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2220      	movs	r2, #32
 800598a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2200      	movs	r2, #0
 800599a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800599e:	2301      	movs	r3, #1
 80059a0:	e007      	b.n	80059b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	699b      	ldr	r3, [r3, #24]
 80059a8:	f003 0320 	and.w	r3, r3, #32
 80059ac:	2b20      	cmp	r3, #32
 80059ae:	d1c8      	bne.n	8005942 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3710      	adds	r7, #16
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
	...

080059bc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b08a      	sub	sp, #40	@ 0x28
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	60f8      	str	r0, [r7, #12]
 80059c4:	60b9      	str	r1, [r7, #8]
 80059c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059c8:	2300      	movs	r3, #0
 80059ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	699b      	ldr	r3, [r3, #24]
 80059d4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80059d6:	2300      	movs	r3, #0
 80059d8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	f003 0310 	and.w	r3, r3, #16
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d068      	beq.n	8005aba <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2210      	movs	r2, #16
 80059ee:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80059f0:	e049      	b.n	8005a86 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059f8:	d045      	beq.n	8005a86 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80059fa:	f7fd f931 	bl	8002c60 <HAL_GetTick>
 80059fe:	4602      	mov	r2, r0
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	1ad3      	subs	r3, r2, r3
 8005a04:	68ba      	ldr	r2, [r7, #8]
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d302      	bcc.n	8005a10 <I2C_IsErrorOccurred+0x54>
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d13a      	bne.n	8005a86 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a1a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005a22:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	699b      	ldr	r3, [r3, #24]
 8005a2a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a32:	d121      	bne.n	8005a78 <I2C_IsErrorOccurred+0xbc>
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a3a:	d01d      	beq.n	8005a78 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005a3c:	7cfb      	ldrb	r3, [r7, #19]
 8005a3e:	2b20      	cmp	r3, #32
 8005a40:	d01a      	beq.n	8005a78 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	685a      	ldr	r2, [r3, #4]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005a50:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005a52:	f7fd f905 	bl	8002c60 <HAL_GetTick>
 8005a56:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a58:	e00e      	b.n	8005a78 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005a5a:	f7fd f901 	bl	8002c60 <HAL_GetTick>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	69fb      	ldr	r3, [r7, #28]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	2b19      	cmp	r3, #25
 8005a66:	d907      	bls.n	8005a78 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005a68:	6a3b      	ldr	r3, [r7, #32]
 8005a6a:	f043 0320 	orr.w	r3, r3, #32
 8005a6e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8005a76:	e006      	b.n	8005a86 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	699b      	ldr	r3, [r3, #24]
 8005a7e:	f003 0320 	and.w	r3, r3, #32
 8005a82:	2b20      	cmp	r3, #32
 8005a84:	d1e9      	bne.n	8005a5a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	699b      	ldr	r3, [r3, #24]
 8005a8c:	f003 0320 	and.w	r3, r3, #32
 8005a90:	2b20      	cmp	r3, #32
 8005a92:	d003      	beq.n	8005a9c <I2C_IsErrorOccurred+0xe0>
 8005a94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d0aa      	beq.n	80059f2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005a9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d103      	bne.n	8005aac <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	2220      	movs	r2, #32
 8005aaa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005aac:	6a3b      	ldr	r3, [r7, #32]
 8005aae:	f043 0304 	orr.w	r3, r3, #4
 8005ab2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005ab4:	2301      	movs	r3, #1
 8005ab6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	699b      	ldr	r3, [r3, #24]
 8005ac0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d00b      	beq.n	8005ae4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005acc:	6a3b      	ldr	r3, [r7, #32]
 8005ace:	f043 0301 	orr.w	r3, r3, #1
 8005ad2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005adc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00b      	beq.n	8005b06 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005aee:	6a3b      	ldr	r3, [r7, #32]
 8005af0:	f043 0308 	orr.w	r3, r3, #8
 8005af4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005afe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b00:	2301      	movs	r3, #1
 8005b02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005b06:	69bb      	ldr	r3, [r7, #24]
 8005b08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d00b      	beq.n	8005b28 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005b10:	6a3b      	ldr	r3, [r7, #32]
 8005b12:	f043 0302 	orr.w	r3, r3, #2
 8005b16:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005b20:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005b28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d01c      	beq.n	8005b6a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005b30:	68f8      	ldr	r0, [r7, #12]
 8005b32:	f7ff fe45 	bl	80057c0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	6859      	ldr	r1, [r3, #4]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681a      	ldr	r2, [r3, #0]
 8005b40:	4b0d      	ldr	r3, [pc, #52]	@ (8005b78 <I2C_IsErrorOccurred+0x1bc>)
 8005b42:	400b      	ands	r3, r1
 8005b44:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b4a:	6a3b      	ldr	r3, [r7, #32]
 8005b4c:	431a      	orrs	r2, r3
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2220      	movs	r2, #32
 8005b56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	2200      	movs	r2, #0
 8005b66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005b6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3728      	adds	r7, #40	@ 0x28
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	bf00      	nop
 8005b78:	fe00e800 	.word	0xfe00e800

08005b7c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b087      	sub	sp, #28
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	607b      	str	r3, [r7, #4]
 8005b86:	460b      	mov	r3, r1
 8005b88:	817b      	strh	r3, [r7, #10]
 8005b8a:	4613      	mov	r3, r2
 8005b8c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b8e:	897b      	ldrh	r3, [r7, #10]
 8005b90:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005b94:	7a7b      	ldrb	r3, [r7, #9]
 8005b96:	041b      	lsls	r3, r3, #16
 8005b98:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005b9c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005ba2:	6a3b      	ldr	r3, [r7, #32]
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005baa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	685a      	ldr	r2, [r3, #4]
 8005bb2:	6a3b      	ldr	r3, [r7, #32]
 8005bb4:	0d5b      	lsrs	r3, r3, #21
 8005bb6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005bba:	4b08      	ldr	r3, [pc, #32]	@ (8005bdc <I2C_TransferConfig+0x60>)
 8005bbc:	430b      	orrs	r3, r1
 8005bbe:	43db      	mvns	r3, r3
 8005bc0:	ea02 0103 	and.w	r1, r2, r3
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	697a      	ldr	r2, [r7, #20]
 8005bca:	430a      	orrs	r2, r1
 8005bcc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005bce:	bf00      	nop
 8005bd0:	371c      	adds	r7, #28
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr
 8005bda:	bf00      	nop
 8005bdc:	03ff63ff 	.word	0x03ff63ff

08005be0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b083      	sub	sp, #12
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bf0:	b2db      	uxtb	r3, r3
 8005bf2:	2b20      	cmp	r3, #32
 8005bf4:	d138      	bne.n	8005c68 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d101      	bne.n	8005c04 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c00:	2302      	movs	r3, #2
 8005c02:	e032      	b.n	8005c6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2224      	movs	r2, #36	@ 0x24
 8005c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f022 0201 	bic.w	r2, r2, #1
 8005c22:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005c32:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	6819      	ldr	r1, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	683a      	ldr	r2, [r7, #0]
 8005c40:	430a      	orrs	r2, r1
 8005c42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f042 0201 	orr.w	r2, r2, #1
 8005c52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2220      	movs	r2, #32
 8005c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2200      	movs	r2, #0
 8005c60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005c64:	2300      	movs	r3, #0
 8005c66:	e000      	b.n	8005c6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005c68:	2302      	movs	r3, #2
  }
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	370c      	adds	r7, #12
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr

08005c76 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005c76:	b480      	push	{r7}
 8005c78:	b085      	sub	sp, #20
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
 8005c7e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c86:	b2db      	uxtb	r3, r3
 8005c88:	2b20      	cmp	r3, #32
 8005c8a:	d139      	bne.n	8005d00 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d101      	bne.n	8005c9a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005c96:	2302      	movs	r3, #2
 8005c98:	e033      	b.n	8005d02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	2224      	movs	r2, #36	@ 0x24
 8005ca6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681a      	ldr	r2, [r3, #0]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f022 0201 	bic.w	r2, r2, #1
 8005cb8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005cc8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	021b      	lsls	r3, r3, #8
 8005cce:	68fa      	ldr	r2, [r7, #12]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68fa      	ldr	r2, [r7, #12]
 8005cda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f042 0201 	orr.w	r2, r2, #1
 8005cea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2220      	movs	r2, #32
 8005cf0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	e000      	b.n	8005d02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005d00:	2302      	movs	r3, #2
  }
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3714      	adds	r7, #20
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
	...

08005d10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8005d16:	af00      	add	r7, sp, #0
 8005d18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d1c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005d20:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005d22:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d26:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d102      	bne.n	8005d36 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	f001 b823 	b.w	8006d7c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005d3a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 0301 	and.w	r3, r3, #1
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	f000 817d 	beq.w	8006046 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005d4c:	4bbc      	ldr	r3, [pc, #752]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	f003 030c 	and.w	r3, r3, #12
 8005d54:	2b04      	cmp	r3, #4
 8005d56:	d00c      	beq.n	8005d72 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005d58:	4bb9      	ldr	r3, [pc, #740]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	f003 030c 	and.w	r3, r3, #12
 8005d60:	2b08      	cmp	r3, #8
 8005d62:	d15c      	bne.n	8005e1e <HAL_RCC_OscConfig+0x10e>
 8005d64:	4bb6      	ldr	r3, [pc, #728]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d70:	d155      	bne.n	8005e1e <HAL_RCC_OscConfig+0x10e>
 8005d72:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005d76:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d7a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8005d7e:	fa93 f3a3 	rbit	r3, r3
 8005d82:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005d86:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d8a:	fab3 f383 	clz	r3, r3
 8005d8e:	b2db      	uxtb	r3, r3
 8005d90:	095b      	lsrs	r3, r3, #5
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	f043 0301 	orr.w	r3, r3, #1
 8005d98:	b2db      	uxtb	r3, r3
 8005d9a:	2b01      	cmp	r3, #1
 8005d9c:	d102      	bne.n	8005da4 <HAL_RCC_OscConfig+0x94>
 8005d9e:	4ba8      	ldr	r3, [pc, #672]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	e015      	b.n	8005dd0 <HAL_RCC_OscConfig+0xc0>
 8005da4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005da8:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dac:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8005db0:	fa93 f3a3 	rbit	r3, r3
 8005db4:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8005db8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005dbc:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8005dc0:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8005dc4:	fa93 f3a3 	rbit	r3, r3
 8005dc8:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8005dcc:	4b9c      	ldr	r3, [pc, #624]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005dd4:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8005dd8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8005ddc:	fa92 f2a2 	rbit	r2, r2
 8005de0:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8005de4:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8005de8:	fab2 f282 	clz	r2, r2
 8005dec:	b2d2      	uxtb	r2, r2
 8005dee:	f042 0220 	orr.w	r2, r2, #32
 8005df2:	b2d2      	uxtb	r2, r2
 8005df4:	f002 021f 	and.w	r2, r2, #31
 8005df8:	2101      	movs	r1, #1
 8005dfa:	fa01 f202 	lsl.w	r2, r1, r2
 8005dfe:	4013      	ands	r3, r2
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	f000 811f 	beq.w	8006044 <HAL_RCC_OscConfig+0x334>
 8005e06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e0a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	f040 8116 	bne.w	8006044 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	f000 bfaf 	b.w	8006d7c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e22:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	685b      	ldr	r3, [r3, #4]
 8005e2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e2e:	d106      	bne.n	8005e3e <HAL_RCC_OscConfig+0x12e>
 8005e30:	4b83      	ldr	r3, [pc, #524]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a82      	ldr	r2, [pc, #520]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005e36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e3a:	6013      	str	r3, [r2, #0]
 8005e3c:	e036      	b.n	8005eac <HAL_RCC_OscConfig+0x19c>
 8005e3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e42:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d10c      	bne.n	8005e68 <HAL_RCC_OscConfig+0x158>
 8005e4e:	4b7c      	ldr	r3, [pc, #496]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a7b      	ldr	r2, [pc, #492]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005e54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e58:	6013      	str	r3, [r2, #0]
 8005e5a:	4b79      	ldr	r3, [pc, #484]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a78      	ldr	r2, [pc, #480]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005e60:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e64:	6013      	str	r3, [r2, #0]
 8005e66:	e021      	b.n	8005eac <HAL_RCC_OscConfig+0x19c>
 8005e68:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005e6c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e78:	d10c      	bne.n	8005e94 <HAL_RCC_OscConfig+0x184>
 8005e7a:	4b71      	ldr	r3, [pc, #452]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a70      	ldr	r2, [pc, #448]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005e80:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e84:	6013      	str	r3, [r2, #0]
 8005e86:	4b6e      	ldr	r3, [pc, #440]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a6d      	ldr	r2, [pc, #436]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005e8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e90:	6013      	str	r3, [r2, #0]
 8005e92:	e00b      	b.n	8005eac <HAL_RCC_OscConfig+0x19c>
 8005e94:	4b6a      	ldr	r3, [pc, #424]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	4a69      	ldr	r2, [pc, #420]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005e9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e9e:	6013      	str	r3, [r2, #0]
 8005ea0:	4b67      	ldr	r3, [pc, #412]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	4a66      	ldr	r2, [pc, #408]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005ea6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005eaa:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005eac:	4b64      	ldr	r3, [pc, #400]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eb0:	f023 020f 	bic.w	r2, r3, #15
 8005eb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005eb8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	689b      	ldr	r3, [r3, #8]
 8005ec0:	495f      	ldr	r1, [pc, #380]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005ec6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8005eca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	685b      	ldr	r3, [r3, #4]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d059      	beq.n	8005f8a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ed6:	f7fc fec3 	bl	8002c60 <HAL_GetTick>
 8005eda:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ede:	e00a      	b.n	8005ef6 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ee0:	f7fc febe 	bl	8002c60 <HAL_GetTick>
 8005ee4:	4602      	mov	r2, r0
 8005ee6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005eea:	1ad3      	subs	r3, r2, r3
 8005eec:	2b64      	cmp	r3, #100	@ 0x64
 8005eee:	d902      	bls.n	8005ef6 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8005ef0:	2303      	movs	r3, #3
 8005ef2:	f000 bf43 	b.w	8006d7c <HAL_RCC_OscConfig+0x106c>
 8005ef6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005efa:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005efe:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8005f02:	fa93 f3a3 	rbit	r3, r3
 8005f06:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8005f0a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005f0e:	fab3 f383 	clz	r3, r3
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	095b      	lsrs	r3, r3, #5
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	f043 0301 	orr.w	r3, r3, #1
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	2b01      	cmp	r3, #1
 8005f20:	d102      	bne.n	8005f28 <HAL_RCC_OscConfig+0x218>
 8005f22:	4b47      	ldr	r3, [pc, #284]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	e015      	b.n	8005f54 <HAL_RCC_OscConfig+0x244>
 8005f28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005f2c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f30:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8005f34:	fa93 f3a3 	rbit	r3, r3
 8005f38:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8005f3c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005f40:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8005f44:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8005f48:	fa93 f3a3 	rbit	r3, r3
 8005f4c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8005f50:	4b3b      	ldr	r3, [pc, #236]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f54:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005f58:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8005f5c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8005f60:	fa92 f2a2 	rbit	r2, r2
 8005f64:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8005f68:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8005f6c:	fab2 f282 	clz	r2, r2
 8005f70:	b2d2      	uxtb	r2, r2
 8005f72:	f042 0220 	orr.w	r2, r2, #32
 8005f76:	b2d2      	uxtb	r2, r2
 8005f78:	f002 021f 	and.w	r2, r2, #31
 8005f7c:	2101      	movs	r1, #1
 8005f7e:	fa01 f202 	lsl.w	r2, r1, r2
 8005f82:	4013      	ands	r3, r2
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d0ab      	beq.n	8005ee0 <HAL_RCC_OscConfig+0x1d0>
 8005f88:	e05d      	b.n	8006046 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f8a:	f7fc fe69 	bl	8002c60 <HAL_GetTick>
 8005f8e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005f92:	e00a      	b.n	8005faa <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005f94:	f7fc fe64 	bl	8002c60 <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	2b64      	cmp	r3, #100	@ 0x64
 8005fa2:	d902      	bls.n	8005faa <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8005fa4:	2303      	movs	r3, #3
 8005fa6:	f000 bee9 	b.w	8006d7c <HAL_RCC_OscConfig+0x106c>
 8005faa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005fae:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fb2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8005fb6:	fa93 f3a3 	rbit	r3, r3
 8005fba:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8005fbe:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005fc2:	fab3 f383 	clz	r3, r3
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	095b      	lsrs	r3, r3, #5
 8005fca:	b2db      	uxtb	r3, r3
 8005fcc:	f043 0301 	orr.w	r3, r3, #1
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d102      	bne.n	8005fdc <HAL_RCC_OscConfig+0x2cc>
 8005fd6:	4b1a      	ldr	r3, [pc, #104]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	e015      	b.n	8006008 <HAL_RCC_OscConfig+0x2f8>
 8005fdc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005fe0:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fe4:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8005fe8:	fa93 f3a3 	rbit	r3, r3
 8005fec:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8005ff0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005ff4:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8005ff8:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8005ffc:	fa93 f3a3 	rbit	r3, r3
 8006000:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8006004:	4b0e      	ldr	r3, [pc, #56]	@ (8006040 <HAL_RCC_OscConfig+0x330>)
 8006006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006008:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800600c:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8006010:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8006014:	fa92 f2a2 	rbit	r2, r2
 8006018:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 800601c:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8006020:	fab2 f282 	clz	r2, r2
 8006024:	b2d2      	uxtb	r2, r2
 8006026:	f042 0220 	orr.w	r2, r2, #32
 800602a:	b2d2      	uxtb	r2, r2
 800602c:	f002 021f 	and.w	r2, r2, #31
 8006030:	2101      	movs	r1, #1
 8006032:	fa01 f202 	lsl.w	r2, r1, r2
 8006036:	4013      	ands	r3, r2
 8006038:	2b00      	cmp	r3, #0
 800603a:	d1ab      	bne.n	8005f94 <HAL_RCC_OscConfig+0x284>
 800603c:	e003      	b.n	8006046 <HAL_RCC_OscConfig+0x336>
 800603e:	bf00      	nop
 8006040:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006044:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006046:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800604a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f003 0302 	and.w	r3, r3, #2
 8006056:	2b00      	cmp	r3, #0
 8006058:	f000 817d 	beq.w	8006356 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800605c:	4ba6      	ldr	r3, [pc, #664]	@ (80062f8 <HAL_RCC_OscConfig+0x5e8>)
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	f003 030c 	and.w	r3, r3, #12
 8006064:	2b00      	cmp	r3, #0
 8006066:	d00b      	beq.n	8006080 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006068:	4ba3      	ldr	r3, [pc, #652]	@ (80062f8 <HAL_RCC_OscConfig+0x5e8>)
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	f003 030c 	and.w	r3, r3, #12
 8006070:	2b08      	cmp	r3, #8
 8006072:	d172      	bne.n	800615a <HAL_RCC_OscConfig+0x44a>
 8006074:	4ba0      	ldr	r3, [pc, #640]	@ (80062f8 <HAL_RCC_OscConfig+0x5e8>)
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800607c:	2b00      	cmp	r3, #0
 800607e:	d16c      	bne.n	800615a <HAL_RCC_OscConfig+0x44a>
 8006080:	2302      	movs	r3, #2
 8006082:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006086:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800608a:	fa93 f3a3 	rbit	r3, r3
 800608e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8006092:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006096:	fab3 f383 	clz	r3, r3
 800609a:	b2db      	uxtb	r3, r3
 800609c:	095b      	lsrs	r3, r3, #5
 800609e:	b2db      	uxtb	r3, r3
 80060a0:	f043 0301 	orr.w	r3, r3, #1
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	d102      	bne.n	80060b0 <HAL_RCC_OscConfig+0x3a0>
 80060aa:	4b93      	ldr	r3, [pc, #588]	@ (80062f8 <HAL_RCC_OscConfig+0x5e8>)
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	e013      	b.n	80060d8 <HAL_RCC_OscConfig+0x3c8>
 80060b0:	2302      	movs	r3, #2
 80060b2:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060b6:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 80060ba:	fa93 f3a3 	rbit	r3, r3
 80060be:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80060c2:	2302      	movs	r3, #2
 80060c4:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80060c8:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 80060cc:	fa93 f3a3 	rbit	r3, r3
 80060d0:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 80060d4:	4b88      	ldr	r3, [pc, #544]	@ (80062f8 <HAL_RCC_OscConfig+0x5e8>)
 80060d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d8:	2202      	movs	r2, #2
 80060da:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 80060de:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80060e2:	fa92 f2a2 	rbit	r2, r2
 80060e6:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 80060ea:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 80060ee:	fab2 f282 	clz	r2, r2
 80060f2:	b2d2      	uxtb	r2, r2
 80060f4:	f042 0220 	orr.w	r2, r2, #32
 80060f8:	b2d2      	uxtb	r2, r2
 80060fa:	f002 021f 	and.w	r2, r2, #31
 80060fe:	2101      	movs	r1, #1
 8006100:	fa01 f202 	lsl.w	r2, r1, r2
 8006104:	4013      	ands	r3, r2
 8006106:	2b00      	cmp	r3, #0
 8006108:	d00a      	beq.n	8006120 <HAL_RCC_OscConfig+0x410>
 800610a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800610e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	691b      	ldr	r3, [r3, #16]
 8006116:	2b01      	cmp	r3, #1
 8006118:	d002      	beq.n	8006120 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	f000 be2e 	b.w	8006d7c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006120:	4b75      	ldr	r3, [pc, #468]	@ (80062f8 <HAL_RCC_OscConfig+0x5e8>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006128:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800612c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	695b      	ldr	r3, [r3, #20]
 8006134:	21f8      	movs	r1, #248	@ 0xf8
 8006136:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800613a:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 800613e:	fa91 f1a1 	rbit	r1, r1
 8006142:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8006146:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 800614a:	fab1 f181 	clz	r1, r1
 800614e:	b2c9      	uxtb	r1, r1
 8006150:	408b      	lsls	r3, r1
 8006152:	4969      	ldr	r1, [pc, #420]	@ (80062f8 <HAL_RCC_OscConfig+0x5e8>)
 8006154:	4313      	orrs	r3, r2
 8006156:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006158:	e0fd      	b.n	8006356 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800615a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800615e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	691b      	ldr	r3, [r3, #16]
 8006166:	2b00      	cmp	r3, #0
 8006168:	f000 8088 	beq.w	800627c <HAL_RCC_OscConfig+0x56c>
 800616c:	2301      	movs	r3, #1
 800616e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006172:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8006176:	fa93 f3a3 	rbit	r3, r3
 800617a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 800617e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006182:	fab3 f383 	clz	r3, r3
 8006186:	b2db      	uxtb	r3, r3
 8006188:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800618c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006190:	009b      	lsls	r3, r3, #2
 8006192:	461a      	mov	r2, r3
 8006194:	2301      	movs	r3, #1
 8006196:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006198:	f7fc fd62 	bl	8002c60 <HAL_GetTick>
 800619c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061a0:	e00a      	b.n	80061b8 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80061a2:	f7fc fd5d 	bl	8002c60 <HAL_GetTick>
 80061a6:	4602      	mov	r2, r0
 80061a8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80061ac:	1ad3      	subs	r3, r2, r3
 80061ae:	2b02      	cmp	r3, #2
 80061b0:	d902      	bls.n	80061b8 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 80061b2:	2303      	movs	r3, #3
 80061b4:	f000 bde2 	b.w	8006d7c <HAL_RCC_OscConfig+0x106c>
 80061b8:	2302      	movs	r3, #2
 80061ba:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061be:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80061c2:	fa93 f3a3 	rbit	r3, r3
 80061c6:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 80061ca:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061ce:	fab3 f383 	clz	r3, r3
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	095b      	lsrs	r3, r3, #5
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	f043 0301 	orr.w	r3, r3, #1
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	2b01      	cmp	r3, #1
 80061e0:	d102      	bne.n	80061e8 <HAL_RCC_OscConfig+0x4d8>
 80061e2:	4b45      	ldr	r3, [pc, #276]	@ (80062f8 <HAL_RCC_OscConfig+0x5e8>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	e013      	b.n	8006210 <HAL_RCC_OscConfig+0x500>
 80061e8:	2302      	movs	r3, #2
 80061ea:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061ee:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80061f2:	fa93 f3a3 	rbit	r3, r3
 80061f6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80061fa:	2302      	movs	r3, #2
 80061fc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8006200:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8006204:	fa93 f3a3 	rbit	r3, r3
 8006208:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 800620c:	4b3a      	ldr	r3, [pc, #232]	@ (80062f8 <HAL_RCC_OscConfig+0x5e8>)
 800620e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006210:	2202      	movs	r2, #2
 8006212:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8006216:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800621a:	fa92 f2a2 	rbit	r2, r2
 800621e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8006222:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8006226:	fab2 f282 	clz	r2, r2
 800622a:	b2d2      	uxtb	r2, r2
 800622c:	f042 0220 	orr.w	r2, r2, #32
 8006230:	b2d2      	uxtb	r2, r2
 8006232:	f002 021f 	and.w	r2, r2, #31
 8006236:	2101      	movs	r1, #1
 8006238:	fa01 f202 	lsl.w	r2, r1, r2
 800623c:	4013      	ands	r3, r2
 800623e:	2b00      	cmp	r3, #0
 8006240:	d0af      	beq.n	80061a2 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006242:	4b2d      	ldr	r3, [pc, #180]	@ (80062f8 <HAL_RCC_OscConfig+0x5e8>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800624a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800624e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	695b      	ldr	r3, [r3, #20]
 8006256:	21f8      	movs	r1, #248	@ 0xf8
 8006258:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800625c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8006260:	fa91 f1a1 	rbit	r1, r1
 8006264:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8006268:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800626c:	fab1 f181 	clz	r1, r1
 8006270:	b2c9      	uxtb	r1, r1
 8006272:	408b      	lsls	r3, r1
 8006274:	4920      	ldr	r1, [pc, #128]	@ (80062f8 <HAL_RCC_OscConfig+0x5e8>)
 8006276:	4313      	orrs	r3, r2
 8006278:	600b      	str	r3, [r1, #0]
 800627a:	e06c      	b.n	8006356 <HAL_RCC_OscConfig+0x646>
 800627c:	2301      	movs	r3, #1
 800627e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006282:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8006286:	fa93 f3a3 	rbit	r3, r3
 800628a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800628e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006292:	fab3 f383 	clz	r3, r3
 8006296:	b2db      	uxtb	r3, r3
 8006298:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800629c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	461a      	mov	r2, r3
 80062a4:	2300      	movs	r3, #0
 80062a6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062a8:	f7fc fcda 	bl	8002c60 <HAL_GetTick>
 80062ac:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062b0:	e00a      	b.n	80062c8 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062b2:	f7fc fcd5 	bl	8002c60 <HAL_GetTick>
 80062b6:	4602      	mov	r2, r0
 80062b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80062bc:	1ad3      	subs	r3, r2, r3
 80062be:	2b02      	cmp	r3, #2
 80062c0:	d902      	bls.n	80062c8 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 80062c2:	2303      	movs	r3, #3
 80062c4:	f000 bd5a 	b.w	8006d7c <HAL_RCC_OscConfig+0x106c>
 80062c8:	2302      	movs	r3, #2
 80062ca:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062ce:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80062d2:	fa93 f3a3 	rbit	r3, r3
 80062d6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80062da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80062de:	fab3 f383 	clz	r3, r3
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	095b      	lsrs	r3, r3, #5
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	f043 0301 	orr.w	r3, r3, #1
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	2b01      	cmp	r3, #1
 80062f0:	d104      	bne.n	80062fc <HAL_RCC_OscConfig+0x5ec>
 80062f2:	4b01      	ldr	r3, [pc, #4]	@ (80062f8 <HAL_RCC_OscConfig+0x5e8>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	e015      	b.n	8006324 <HAL_RCC_OscConfig+0x614>
 80062f8:	40021000 	.word	0x40021000
 80062fc:	2302      	movs	r3, #2
 80062fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006302:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8006306:	fa93 f3a3 	rbit	r3, r3
 800630a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800630e:	2302      	movs	r3, #2
 8006310:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8006314:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8006318:	fa93 f3a3 	rbit	r3, r3
 800631c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8006320:	4bc8      	ldr	r3, [pc, #800]	@ (8006644 <HAL_RCC_OscConfig+0x934>)
 8006322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006324:	2202      	movs	r2, #2
 8006326:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800632a:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800632e:	fa92 f2a2 	rbit	r2, r2
 8006332:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8006336:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800633a:	fab2 f282 	clz	r2, r2
 800633e:	b2d2      	uxtb	r2, r2
 8006340:	f042 0220 	orr.w	r2, r2, #32
 8006344:	b2d2      	uxtb	r2, r2
 8006346:	f002 021f 	and.w	r2, r2, #31
 800634a:	2101      	movs	r1, #1
 800634c:	fa01 f202 	lsl.w	r2, r1, r2
 8006350:	4013      	ands	r3, r2
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1ad      	bne.n	80062b2 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006356:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800635a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f003 0308 	and.w	r3, r3, #8
 8006366:	2b00      	cmp	r3, #0
 8006368:	f000 8110 	beq.w	800658c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800636c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006370:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	699b      	ldr	r3, [r3, #24]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d079      	beq.n	8006470 <HAL_RCC_OscConfig+0x760>
 800637c:	2301      	movs	r3, #1
 800637e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006382:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8006386:	fa93 f3a3 	rbit	r3, r3
 800638a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 800638e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006392:	fab3 f383 	clz	r3, r3
 8006396:	b2db      	uxtb	r3, r3
 8006398:	461a      	mov	r2, r3
 800639a:	4bab      	ldr	r3, [pc, #684]	@ (8006648 <HAL_RCC_OscConfig+0x938>)
 800639c:	4413      	add	r3, r2
 800639e:	009b      	lsls	r3, r3, #2
 80063a0:	461a      	mov	r2, r3
 80063a2:	2301      	movs	r3, #1
 80063a4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063a6:	f7fc fc5b 	bl	8002c60 <HAL_GetTick>
 80063aa:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063ae:	e00a      	b.n	80063c6 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80063b0:	f7fc fc56 	bl	8002c60 <HAL_GetTick>
 80063b4:	4602      	mov	r2, r0
 80063b6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80063ba:	1ad3      	subs	r3, r2, r3
 80063bc:	2b02      	cmp	r3, #2
 80063be:	d902      	bls.n	80063c6 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 80063c0:	2303      	movs	r3, #3
 80063c2:	f000 bcdb 	b.w	8006d7c <HAL_RCC_OscConfig+0x106c>
 80063c6:	2302      	movs	r3, #2
 80063c8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063cc:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80063d0:	fa93 f3a3 	rbit	r3, r3
 80063d4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80063d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063dc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80063e0:	2202      	movs	r2, #2
 80063e2:	601a      	str	r2, [r3, #0]
 80063e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063e8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	fa93 f2a3 	rbit	r2, r3
 80063f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80063f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80063fa:	601a      	str	r2, [r3, #0]
 80063fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006400:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006404:	2202      	movs	r2, #2
 8006406:	601a      	str	r2, [r3, #0]
 8006408:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800640c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	fa93 f2a3 	rbit	r2, r3
 8006416:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800641a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800641e:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006420:	4b88      	ldr	r3, [pc, #544]	@ (8006644 <HAL_RCC_OscConfig+0x934>)
 8006422:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006424:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006428:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800642c:	2102      	movs	r1, #2
 800642e:	6019      	str	r1, [r3, #0]
 8006430:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006434:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	fa93 f1a3 	rbit	r1, r3
 800643e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006442:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8006446:	6019      	str	r1, [r3, #0]
  return result;
 8006448:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800644c:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	fab3 f383 	clz	r3, r3
 8006456:	b2db      	uxtb	r3, r3
 8006458:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800645c:	b2db      	uxtb	r3, r3
 800645e:	f003 031f 	and.w	r3, r3, #31
 8006462:	2101      	movs	r1, #1
 8006464:	fa01 f303 	lsl.w	r3, r1, r3
 8006468:	4013      	ands	r3, r2
 800646a:	2b00      	cmp	r3, #0
 800646c:	d0a0      	beq.n	80063b0 <HAL_RCC_OscConfig+0x6a0>
 800646e:	e08d      	b.n	800658c <HAL_RCC_OscConfig+0x87c>
 8006470:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006474:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8006478:	2201      	movs	r2, #1
 800647a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800647c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006480:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	fa93 f2a3 	rbit	r2, r3
 800648a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800648e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8006492:	601a      	str	r2, [r3, #0]
  return result;
 8006494:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006498:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800649c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800649e:	fab3 f383 	clz	r3, r3
 80064a2:	b2db      	uxtb	r3, r3
 80064a4:	461a      	mov	r2, r3
 80064a6:	4b68      	ldr	r3, [pc, #416]	@ (8006648 <HAL_RCC_OscConfig+0x938>)
 80064a8:	4413      	add	r3, r2
 80064aa:	009b      	lsls	r3, r3, #2
 80064ac:	461a      	mov	r2, r3
 80064ae:	2300      	movs	r3, #0
 80064b0:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064b2:	f7fc fbd5 	bl	8002c60 <HAL_GetTick>
 80064b6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064ba:	e00a      	b.n	80064d2 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80064bc:	f7fc fbd0 	bl	8002c60 <HAL_GetTick>
 80064c0:	4602      	mov	r2, r0
 80064c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80064c6:	1ad3      	subs	r3, r2, r3
 80064c8:	2b02      	cmp	r3, #2
 80064ca:	d902      	bls.n	80064d2 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 80064cc:	2303      	movs	r3, #3
 80064ce:	f000 bc55 	b.w	8006d7c <HAL_RCC_OscConfig+0x106c>
 80064d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064d6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80064da:	2202      	movs	r2, #2
 80064dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064e2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	fa93 f2a3 	rbit	r2, r3
 80064ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064f0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80064f4:	601a      	str	r2, [r3, #0]
 80064f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80064fa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80064fe:	2202      	movs	r2, #2
 8006500:	601a      	str	r2, [r3, #0]
 8006502:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006506:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	fa93 f2a3 	rbit	r2, r3
 8006510:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006514:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8006518:	601a      	str	r2, [r3, #0]
 800651a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800651e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8006522:	2202      	movs	r2, #2
 8006524:	601a      	str	r2, [r3, #0]
 8006526:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800652a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	fa93 f2a3 	rbit	r2, r3
 8006534:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006538:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800653c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800653e:	4b41      	ldr	r3, [pc, #260]	@ (8006644 <HAL_RCC_OscConfig+0x934>)
 8006540:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006542:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006546:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800654a:	2102      	movs	r1, #2
 800654c:	6019      	str	r1, [r3, #0]
 800654e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006552:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	fa93 f1a3 	rbit	r1, r3
 800655c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006560:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8006564:	6019      	str	r1, [r3, #0]
  return result;
 8006566:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800656a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	fab3 f383 	clz	r3, r3
 8006574:	b2db      	uxtb	r3, r3
 8006576:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800657a:	b2db      	uxtb	r3, r3
 800657c:	f003 031f 	and.w	r3, r3, #31
 8006580:	2101      	movs	r1, #1
 8006582:	fa01 f303 	lsl.w	r3, r1, r3
 8006586:	4013      	ands	r3, r2
 8006588:	2b00      	cmp	r3, #0
 800658a:	d197      	bne.n	80064bc <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800658c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006590:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f003 0304 	and.w	r3, r3, #4
 800659c:	2b00      	cmp	r3, #0
 800659e:	f000 81a1 	beq.w	80068e4 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065a2:	2300      	movs	r3, #0
 80065a4:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065a8:	4b26      	ldr	r3, [pc, #152]	@ (8006644 <HAL_RCC_OscConfig+0x934>)
 80065aa:	69db      	ldr	r3, [r3, #28]
 80065ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d116      	bne.n	80065e2 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065b4:	4b23      	ldr	r3, [pc, #140]	@ (8006644 <HAL_RCC_OscConfig+0x934>)
 80065b6:	69db      	ldr	r3, [r3, #28]
 80065b8:	4a22      	ldr	r2, [pc, #136]	@ (8006644 <HAL_RCC_OscConfig+0x934>)
 80065ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065be:	61d3      	str	r3, [r2, #28]
 80065c0:	4b20      	ldr	r3, [pc, #128]	@ (8006644 <HAL_RCC_OscConfig+0x934>)
 80065c2:	69db      	ldr	r3, [r3, #28]
 80065c4:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80065c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80065cc:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80065d0:	601a      	str	r2, [r3, #0]
 80065d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80065d6:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80065da:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80065dc:	2301      	movs	r3, #1
 80065de:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065e2:	4b1a      	ldr	r3, [pc, #104]	@ (800664c <HAL_RCC_OscConfig+0x93c>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d11a      	bne.n	8006624 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065ee:	4b17      	ldr	r3, [pc, #92]	@ (800664c <HAL_RCC_OscConfig+0x93c>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	4a16      	ldr	r2, [pc, #88]	@ (800664c <HAL_RCC_OscConfig+0x93c>)
 80065f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80065f8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80065fa:	f7fc fb31 	bl	8002c60 <HAL_GetTick>
 80065fe:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006602:	e009      	b.n	8006618 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006604:	f7fc fb2c 	bl	8002c60 <HAL_GetTick>
 8006608:	4602      	mov	r2, r0
 800660a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800660e:	1ad3      	subs	r3, r2, r3
 8006610:	2b64      	cmp	r3, #100	@ 0x64
 8006612:	d901      	bls.n	8006618 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8006614:	2303      	movs	r3, #3
 8006616:	e3b1      	b.n	8006d7c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006618:	4b0c      	ldr	r3, [pc, #48]	@ (800664c <HAL_RCC_OscConfig+0x93c>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006620:	2b00      	cmp	r3, #0
 8006622:	d0ef      	beq.n	8006604 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006624:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006628:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	2b01      	cmp	r3, #1
 8006632:	d10d      	bne.n	8006650 <HAL_RCC_OscConfig+0x940>
 8006634:	4b03      	ldr	r3, [pc, #12]	@ (8006644 <HAL_RCC_OscConfig+0x934>)
 8006636:	6a1b      	ldr	r3, [r3, #32]
 8006638:	4a02      	ldr	r2, [pc, #8]	@ (8006644 <HAL_RCC_OscConfig+0x934>)
 800663a:	f043 0301 	orr.w	r3, r3, #1
 800663e:	6213      	str	r3, [r2, #32]
 8006640:	e03c      	b.n	80066bc <HAL_RCC_OscConfig+0x9ac>
 8006642:	bf00      	nop
 8006644:	40021000 	.word	0x40021000
 8006648:	10908120 	.word	0x10908120
 800664c:	40007000 	.word	0x40007000
 8006650:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006654:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	2b00      	cmp	r3, #0
 800665e:	d10c      	bne.n	800667a <HAL_RCC_OscConfig+0x96a>
 8006660:	4bc1      	ldr	r3, [pc, #772]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 8006662:	6a1b      	ldr	r3, [r3, #32]
 8006664:	4ac0      	ldr	r2, [pc, #768]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 8006666:	f023 0301 	bic.w	r3, r3, #1
 800666a:	6213      	str	r3, [r2, #32]
 800666c:	4bbe      	ldr	r3, [pc, #760]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 800666e:	6a1b      	ldr	r3, [r3, #32]
 8006670:	4abd      	ldr	r2, [pc, #756]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 8006672:	f023 0304 	bic.w	r3, r3, #4
 8006676:	6213      	str	r3, [r2, #32]
 8006678:	e020      	b.n	80066bc <HAL_RCC_OscConfig+0x9ac>
 800667a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800667e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	68db      	ldr	r3, [r3, #12]
 8006686:	2b05      	cmp	r3, #5
 8006688:	d10c      	bne.n	80066a4 <HAL_RCC_OscConfig+0x994>
 800668a:	4bb7      	ldr	r3, [pc, #732]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 800668c:	6a1b      	ldr	r3, [r3, #32]
 800668e:	4ab6      	ldr	r2, [pc, #728]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 8006690:	f043 0304 	orr.w	r3, r3, #4
 8006694:	6213      	str	r3, [r2, #32]
 8006696:	4bb4      	ldr	r3, [pc, #720]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 8006698:	6a1b      	ldr	r3, [r3, #32]
 800669a:	4ab3      	ldr	r2, [pc, #716]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 800669c:	f043 0301 	orr.w	r3, r3, #1
 80066a0:	6213      	str	r3, [r2, #32]
 80066a2:	e00b      	b.n	80066bc <HAL_RCC_OscConfig+0x9ac>
 80066a4:	4bb0      	ldr	r3, [pc, #704]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 80066a6:	6a1b      	ldr	r3, [r3, #32]
 80066a8:	4aaf      	ldr	r2, [pc, #700]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 80066aa:	f023 0301 	bic.w	r3, r3, #1
 80066ae:	6213      	str	r3, [r2, #32]
 80066b0:	4bad      	ldr	r3, [pc, #692]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 80066b2:	6a1b      	ldr	r3, [r3, #32]
 80066b4:	4aac      	ldr	r2, [pc, #688]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 80066b6:	f023 0304 	bic.w	r3, r3, #4
 80066ba:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80066bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80066c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	68db      	ldr	r3, [r3, #12]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f000 8081 	beq.w	80067d0 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80066ce:	f7fc fac7 	bl	8002c60 <HAL_GetTick>
 80066d2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066d6:	e00b      	b.n	80066f0 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066d8:	f7fc fac2 	bl	8002c60 <HAL_GetTick>
 80066dc:	4602      	mov	r2, r0
 80066de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80066e2:	1ad3      	subs	r3, r2, r3
 80066e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d901      	bls.n	80066f0 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e345      	b.n	8006d7c <HAL_RCC_OscConfig+0x106c>
 80066f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80066f4:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80066f8:	2202      	movs	r2, #2
 80066fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80066fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006700:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	fa93 f2a3 	rbit	r2, r3
 800670a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800670e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8006712:	601a      	str	r2, [r3, #0]
 8006714:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006718:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800671c:	2202      	movs	r2, #2
 800671e:	601a      	str	r2, [r3, #0]
 8006720:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006724:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	fa93 f2a3 	rbit	r2, r3
 800672e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006732:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8006736:	601a      	str	r2, [r3, #0]
  return result;
 8006738:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800673c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8006740:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006742:	fab3 f383 	clz	r3, r3
 8006746:	b2db      	uxtb	r3, r3
 8006748:	095b      	lsrs	r3, r3, #5
 800674a:	b2db      	uxtb	r3, r3
 800674c:	f043 0302 	orr.w	r3, r3, #2
 8006750:	b2db      	uxtb	r3, r3
 8006752:	2b02      	cmp	r3, #2
 8006754:	d102      	bne.n	800675c <HAL_RCC_OscConfig+0xa4c>
 8006756:	4b84      	ldr	r3, [pc, #528]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 8006758:	6a1b      	ldr	r3, [r3, #32]
 800675a:	e013      	b.n	8006784 <HAL_RCC_OscConfig+0xa74>
 800675c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006760:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8006764:	2202      	movs	r2, #2
 8006766:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006768:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800676c:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	fa93 f2a3 	rbit	r2, r3
 8006776:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800677a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800677e:	601a      	str	r2, [r3, #0]
 8006780:	4b79      	ldr	r3, [pc, #484]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 8006782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006784:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006788:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800678c:	2102      	movs	r1, #2
 800678e:	6011      	str	r1, [r2, #0]
 8006790:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006794:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8006798:	6812      	ldr	r2, [r2, #0]
 800679a:	fa92 f1a2 	rbit	r1, r2
 800679e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80067a2:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80067a6:	6011      	str	r1, [r2, #0]
  return result;
 80067a8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80067ac:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80067b0:	6812      	ldr	r2, [r2, #0]
 80067b2:	fab2 f282 	clz	r2, r2
 80067b6:	b2d2      	uxtb	r2, r2
 80067b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80067bc:	b2d2      	uxtb	r2, r2
 80067be:	f002 021f 	and.w	r2, r2, #31
 80067c2:	2101      	movs	r1, #1
 80067c4:	fa01 f202 	lsl.w	r2, r1, r2
 80067c8:	4013      	ands	r3, r2
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d084      	beq.n	80066d8 <HAL_RCC_OscConfig+0x9c8>
 80067ce:	e07f      	b.n	80068d0 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067d0:	f7fc fa46 	bl	8002c60 <HAL_GetTick>
 80067d4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80067d8:	e00b      	b.n	80067f2 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80067da:	f7fc fa41 	bl	8002c60 <HAL_GetTick>
 80067de:	4602      	mov	r2, r0
 80067e0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80067e4:	1ad3      	subs	r3, r2, r3
 80067e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d901      	bls.n	80067f2 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80067ee:	2303      	movs	r3, #3
 80067f0:	e2c4      	b.n	8006d7c <HAL_RCC_OscConfig+0x106c>
 80067f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80067f6:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80067fa:	2202      	movs	r2, #2
 80067fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006802:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	fa93 f2a3 	rbit	r2, r3
 800680c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006810:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8006814:	601a      	str	r2, [r3, #0]
 8006816:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800681a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800681e:	2202      	movs	r2, #2
 8006820:	601a      	str	r2, [r3, #0]
 8006822:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006826:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	fa93 f2a3 	rbit	r2, r3
 8006830:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006834:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8006838:	601a      	str	r2, [r3, #0]
  return result;
 800683a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800683e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8006842:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006844:	fab3 f383 	clz	r3, r3
 8006848:	b2db      	uxtb	r3, r3
 800684a:	095b      	lsrs	r3, r3, #5
 800684c:	b2db      	uxtb	r3, r3
 800684e:	f043 0302 	orr.w	r3, r3, #2
 8006852:	b2db      	uxtb	r3, r3
 8006854:	2b02      	cmp	r3, #2
 8006856:	d102      	bne.n	800685e <HAL_RCC_OscConfig+0xb4e>
 8006858:	4b43      	ldr	r3, [pc, #268]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 800685a:	6a1b      	ldr	r3, [r3, #32]
 800685c:	e013      	b.n	8006886 <HAL_RCC_OscConfig+0xb76>
 800685e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006862:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8006866:	2202      	movs	r2, #2
 8006868:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800686a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800686e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	fa93 f2a3 	rbit	r2, r3
 8006878:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800687c:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8006880:	601a      	str	r2, [r3, #0]
 8006882:	4b39      	ldr	r3, [pc, #228]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 8006884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006886:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800688a:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800688e:	2102      	movs	r1, #2
 8006890:	6011      	str	r1, [r2, #0]
 8006892:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006896:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800689a:	6812      	ldr	r2, [r2, #0]
 800689c:	fa92 f1a2 	rbit	r1, r2
 80068a0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80068a4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80068a8:	6011      	str	r1, [r2, #0]
  return result;
 80068aa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80068ae:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80068b2:	6812      	ldr	r2, [r2, #0]
 80068b4:	fab2 f282 	clz	r2, r2
 80068b8:	b2d2      	uxtb	r2, r2
 80068ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80068be:	b2d2      	uxtb	r2, r2
 80068c0:	f002 021f 	and.w	r2, r2, #31
 80068c4:	2101      	movs	r1, #1
 80068c6:	fa01 f202 	lsl.w	r2, r1, r2
 80068ca:	4013      	ands	r3, r2
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d184      	bne.n	80067da <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80068d0:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d105      	bne.n	80068e4 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068d8:	4b23      	ldr	r3, [pc, #140]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 80068da:	69db      	ldr	r3, [r3, #28]
 80068dc:	4a22      	ldr	r2, [pc, #136]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 80068de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80068e2:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80068e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80068e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	69db      	ldr	r3, [r3, #28]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	f000 8242 	beq.w	8006d7a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80068f6:	4b1c      	ldr	r3, [pc, #112]	@ (8006968 <HAL_RCC_OscConfig+0xc58>)
 80068f8:	685b      	ldr	r3, [r3, #4]
 80068fa:	f003 030c 	and.w	r3, r3, #12
 80068fe:	2b08      	cmp	r3, #8
 8006900:	f000 8213 	beq.w	8006d2a <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006904:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006908:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	69db      	ldr	r3, [r3, #28]
 8006910:	2b02      	cmp	r3, #2
 8006912:	f040 8162 	bne.w	8006bda <HAL_RCC_OscConfig+0xeca>
 8006916:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800691a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800691e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006922:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006924:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006928:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	fa93 f2a3 	rbit	r2, r3
 8006932:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006936:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800693a:	601a      	str	r2, [r3, #0]
  return result;
 800693c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006940:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8006944:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006946:	fab3 f383 	clz	r3, r3
 800694a:	b2db      	uxtb	r3, r3
 800694c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006950:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006954:	009b      	lsls	r3, r3, #2
 8006956:	461a      	mov	r2, r3
 8006958:	2300      	movs	r3, #0
 800695a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800695c:	f7fc f980 	bl	8002c60 <HAL_GetTick>
 8006960:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006964:	e00c      	b.n	8006980 <HAL_RCC_OscConfig+0xc70>
 8006966:	bf00      	nop
 8006968:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800696c:	f7fc f978 	bl	8002c60 <HAL_GetTick>
 8006970:	4602      	mov	r2, r0
 8006972:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006976:	1ad3      	subs	r3, r2, r3
 8006978:	2b02      	cmp	r3, #2
 800697a:	d901      	bls.n	8006980 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 800697c:	2303      	movs	r3, #3
 800697e:	e1fd      	b.n	8006d7c <HAL_RCC_OscConfig+0x106c>
 8006980:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006984:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8006988:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800698c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800698e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006992:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	fa93 f2a3 	rbit	r2, r3
 800699c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80069a0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80069a4:	601a      	str	r2, [r3, #0]
  return result;
 80069a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80069aa:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80069ae:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80069b0:	fab3 f383 	clz	r3, r3
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	095b      	lsrs	r3, r3, #5
 80069b8:	b2db      	uxtb	r3, r3
 80069ba:	f043 0301 	orr.w	r3, r3, #1
 80069be:	b2db      	uxtb	r3, r3
 80069c0:	2b01      	cmp	r3, #1
 80069c2:	d102      	bne.n	80069ca <HAL_RCC_OscConfig+0xcba>
 80069c4:	4bb0      	ldr	r3, [pc, #704]	@ (8006c88 <HAL_RCC_OscConfig+0xf78>)
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	e027      	b.n	8006a1a <HAL_RCC_OscConfig+0xd0a>
 80069ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80069ce:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80069d2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80069d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80069d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80069dc:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	fa93 f2a3 	rbit	r2, r3
 80069e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80069ea:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80069ee:	601a      	str	r2, [r3, #0]
 80069f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80069f4:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80069f8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80069fc:	601a      	str	r2, [r3, #0]
 80069fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006a02:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	fa93 f2a3 	rbit	r2, r3
 8006a0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006a10:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8006a14:	601a      	str	r2, [r3, #0]
 8006a16:	4b9c      	ldr	r3, [pc, #624]	@ (8006c88 <HAL_RCC_OscConfig+0xf78>)
 8006a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a1a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006a1e:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8006a22:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8006a26:	6011      	str	r1, [r2, #0]
 8006a28:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006a2c:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8006a30:	6812      	ldr	r2, [r2, #0]
 8006a32:	fa92 f1a2 	rbit	r1, r2
 8006a36:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006a3a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8006a3e:	6011      	str	r1, [r2, #0]
  return result;
 8006a40:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006a44:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8006a48:	6812      	ldr	r2, [r2, #0]
 8006a4a:	fab2 f282 	clz	r2, r2
 8006a4e:	b2d2      	uxtb	r2, r2
 8006a50:	f042 0220 	orr.w	r2, r2, #32
 8006a54:	b2d2      	uxtb	r2, r2
 8006a56:	f002 021f 	and.w	r2, r2, #31
 8006a5a:	2101      	movs	r1, #1
 8006a5c:	fa01 f202 	lsl.w	r2, r1, r2
 8006a60:	4013      	ands	r3, r2
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d182      	bne.n	800696c <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006a66:	4b88      	ldr	r3, [pc, #544]	@ (8006c88 <HAL_RCC_OscConfig+0xf78>)
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8006a6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006a72:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006a7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006a7e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	6a1b      	ldr	r3, [r3, #32]
 8006a86:	430b      	orrs	r3, r1
 8006a88:	497f      	ldr	r1, [pc, #508]	@ (8006c88 <HAL_RCC_OscConfig+0xf78>)
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	604b      	str	r3, [r1, #4]
 8006a8e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006a92:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8006a96:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006a9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006a9c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006aa0:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	fa93 f2a3 	rbit	r2, r3
 8006aaa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006aae:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8006ab2:	601a      	str	r2, [r3, #0]
  return result;
 8006ab4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006ab8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8006abc:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006abe:	fab3 f383 	clz	r3, r3
 8006ac2:	b2db      	uxtb	r3, r3
 8006ac4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006ac8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006acc:	009b      	lsls	r3, r3, #2
 8006ace:	461a      	mov	r2, r3
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ad4:	f7fc f8c4 	bl	8002c60 <HAL_GetTick>
 8006ad8:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006adc:	e009      	b.n	8006af2 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ade:	f7fc f8bf 	bl	8002c60 <HAL_GetTick>
 8006ae2:	4602      	mov	r2, r0
 8006ae4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006ae8:	1ad3      	subs	r3, r2, r3
 8006aea:	2b02      	cmp	r3, #2
 8006aec:	d901      	bls.n	8006af2 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8006aee:	2303      	movs	r3, #3
 8006af0:	e144      	b.n	8006d7c <HAL_RCC_OscConfig+0x106c>
 8006af2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006af6:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8006afa:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006afe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006b04:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	fa93 f2a3 	rbit	r2, r3
 8006b0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006b12:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006b16:	601a      	str	r2, [r3, #0]
  return result;
 8006b18:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006b1c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8006b20:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006b22:	fab3 f383 	clz	r3, r3
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	095b      	lsrs	r3, r3, #5
 8006b2a:	b2db      	uxtb	r3, r3
 8006b2c:	f043 0301 	orr.w	r3, r3, #1
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	d102      	bne.n	8006b3c <HAL_RCC_OscConfig+0xe2c>
 8006b36:	4b54      	ldr	r3, [pc, #336]	@ (8006c88 <HAL_RCC_OscConfig+0xf78>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	e027      	b.n	8006b8c <HAL_RCC_OscConfig+0xe7c>
 8006b3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006b40:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8006b44:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006b48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006b4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006b4e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	fa93 f2a3 	rbit	r2, r3
 8006b58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006b5c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8006b60:	601a      	str	r2, [r3, #0]
 8006b62:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006b66:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006b6a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006b6e:	601a      	str	r2, [r3, #0]
 8006b70:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006b74:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	fa93 f2a3 	rbit	r2, r3
 8006b7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006b82:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8006b86:	601a      	str	r2, [r3, #0]
 8006b88:	4b3f      	ldr	r3, [pc, #252]	@ (8006c88 <HAL_RCC_OscConfig+0xf78>)
 8006b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b8c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006b90:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8006b94:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8006b98:	6011      	str	r1, [r2, #0]
 8006b9a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006b9e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8006ba2:	6812      	ldr	r2, [r2, #0]
 8006ba4:	fa92 f1a2 	rbit	r1, r2
 8006ba8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006bac:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8006bb0:	6011      	str	r1, [r2, #0]
  return result;
 8006bb2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006bb6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8006bba:	6812      	ldr	r2, [r2, #0]
 8006bbc:	fab2 f282 	clz	r2, r2
 8006bc0:	b2d2      	uxtb	r2, r2
 8006bc2:	f042 0220 	orr.w	r2, r2, #32
 8006bc6:	b2d2      	uxtb	r2, r2
 8006bc8:	f002 021f 	and.w	r2, r2, #31
 8006bcc:	2101      	movs	r1, #1
 8006bce:	fa01 f202 	lsl.w	r2, r1, r2
 8006bd2:	4013      	ands	r3, r2
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d082      	beq.n	8006ade <HAL_RCC_OscConfig+0xdce>
 8006bd8:	e0cf      	b.n	8006d7a <HAL_RCC_OscConfig+0x106a>
 8006bda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006bde:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8006be2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006be6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006be8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006bec:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	fa93 f2a3 	rbit	r2, r3
 8006bf6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006bfa:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006bfe:	601a      	str	r2, [r3, #0]
  return result;
 8006c00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006c04:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8006c08:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c0a:	fab3 f383 	clz	r3, r3
 8006c0e:	b2db      	uxtb	r3, r3
 8006c10:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8006c14:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c20:	f7fc f81e 	bl	8002c60 <HAL_GetTick>
 8006c24:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c28:	e009      	b.n	8006c3e <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006c2a:	f7fc f819 	bl	8002c60 <HAL_GetTick>
 8006c2e:	4602      	mov	r2, r0
 8006c30:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8006c34:	1ad3      	subs	r3, r2, r3
 8006c36:	2b02      	cmp	r3, #2
 8006c38:	d901      	bls.n	8006c3e <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	e09e      	b.n	8006d7c <HAL_RCC_OscConfig+0x106c>
 8006c3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006c42:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8006c46:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006c4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006c50:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	fa93 f2a3 	rbit	r2, r3
 8006c5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006c5e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8006c62:	601a      	str	r2, [r3, #0]
  return result;
 8006c64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006c68:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8006c6c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c6e:	fab3 f383 	clz	r3, r3
 8006c72:	b2db      	uxtb	r3, r3
 8006c74:	095b      	lsrs	r3, r3, #5
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	f043 0301 	orr.w	r3, r3, #1
 8006c7c:	b2db      	uxtb	r3, r3
 8006c7e:	2b01      	cmp	r3, #1
 8006c80:	d104      	bne.n	8006c8c <HAL_RCC_OscConfig+0xf7c>
 8006c82:	4b01      	ldr	r3, [pc, #4]	@ (8006c88 <HAL_RCC_OscConfig+0xf78>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	e029      	b.n	8006cdc <HAL_RCC_OscConfig+0xfcc>
 8006c88:	40021000 	.word	0x40021000
 8006c8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006c90:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8006c94:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006c98:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006c9e:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	fa93 f2a3 	rbit	r2, r3
 8006ca8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006cac:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8006cb0:	601a      	str	r2, [r3, #0]
 8006cb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006cb6:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8006cba:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006cbe:	601a      	str	r2, [r3, #0]
 8006cc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006cc4:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	fa93 f2a3 	rbit	r2, r3
 8006cce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006cd2:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8006cd6:	601a      	str	r2, [r3, #0]
 8006cd8:	4b2b      	ldr	r3, [pc, #172]	@ (8006d88 <HAL_RCC_OscConfig+0x1078>)
 8006cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cdc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006ce0:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8006ce4:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8006ce8:	6011      	str	r1, [r2, #0]
 8006cea:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006cee:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8006cf2:	6812      	ldr	r2, [r2, #0]
 8006cf4:	fa92 f1a2 	rbit	r1, r2
 8006cf8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006cfc:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8006d00:	6011      	str	r1, [r2, #0]
  return result;
 8006d02:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8006d06:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8006d0a:	6812      	ldr	r2, [r2, #0]
 8006d0c:	fab2 f282 	clz	r2, r2
 8006d10:	b2d2      	uxtb	r2, r2
 8006d12:	f042 0220 	orr.w	r2, r2, #32
 8006d16:	b2d2      	uxtb	r2, r2
 8006d18:	f002 021f 	and.w	r2, r2, #31
 8006d1c:	2101      	movs	r1, #1
 8006d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8006d22:	4013      	ands	r3, r2
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d180      	bne.n	8006c2a <HAL_RCC_OscConfig+0xf1a>
 8006d28:	e027      	b.n	8006d7a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006d2a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006d2e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	69db      	ldr	r3, [r3, #28]
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d101      	bne.n	8006d3e <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e01e      	b.n	8006d7c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006d3e:	4b12      	ldr	r3, [pc, #72]	@ (8006d88 <HAL_RCC_OscConfig+0x1078>)
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006d46:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8006d4a:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8006d4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006d52:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	6a1b      	ldr	r3, [r3, #32]
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d10b      	bne.n	8006d76 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8006d5e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8006d62:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8006d66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8006d6a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8006d72:	429a      	cmp	r2, r3
 8006d74:	d001      	beq.n	8006d7a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8006d76:	2301      	movs	r3, #1
 8006d78:	e000      	b.n	8006d7c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8006d7a:	2300      	movs	r3, #0
}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8006d82:	46bd      	mov	sp, r7
 8006d84:	bd80      	pop	{r7, pc}
 8006d86:	bf00      	nop
 8006d88:	40021000 	.word	0x40021000

08006d8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b09e      	sub	sp, #120	@ 0x78
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
 8006d94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006d96:	2300      	movs	r3, #0
 8006d98:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d101      	bne.n	8006da4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	e162      	b.n	800706a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006da4:	4b90      	ldr	r3, [pc, #576]	@ (8006fe8 <HAL_RCC_ClockConfig+0x25c>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f003 0307 	and.w	r3, r3, #7
 8006dac:	683a      	ldr	r2, [r7, #0]
 8006dae:	429a      	cmp	r2, r3
 8006db0:	d910      	bls.n	8006dd4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006db2:	4b8d      	ldr	r3, [pc, #564]	@ (8006fe8 <HAL_RCC_ClockConfig+0x25c>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f023 0207 	bic.w	r2, r3, #7
 8006dba:	498b      	ldr	r1, [pc, #556]	@ (8006fe8 <HAL_RCC_ClockConfig+0x25c>)
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	4313      	orrs	r3, r2
 8006dc0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006dc2:	4b89      	ldr	r3, [pc, #548]	@ (8006fe8 <HAL_RCC_ClockConfig+0x25c>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f003 0307 	and.w	r3, r3, #7
 8006dca:	683a      	ldr	r2, [r7, #0]
 8006dcc:	429a      	cmp	r2, r3
 8006dce:	d001      	beq.n	8006dd4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	e14a      	b.n	800706a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f003 0302 	and.w	r3, r3, #2
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d008      	beq.n	8006df2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006de0:	4b82      	ldr	r3, [pc, #520]	@ (8006fec <HAL_RCC_ClockConfig+0x260>)
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	497f      	ldr	r1, [pc, #508]	@ (8006fec <HAL_RCC_ClockConfig+0x260>)
 8006dee:	4313      	orrs	r3, r2
 8006df0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f003 0301 	and.w	r3, r3, #1
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	f000 80dc 	beq.w	8006fb8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	685b      	ldr	r3, [r3, #4]
 8006e04:	2b01      	cmp	r3, #1
 8006e06:	d13c      	bne.n	8006e82 <HAL_RCC_ClockConfig+0xf6>
 8006e08:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006e0c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e0e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006e10:	fa93 f3a3 	rbit	r3, r3
 8006e14:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8006e16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e18:	fab3 f383 	clz	r3, r3
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	095b      	lsrs	r3, r3, #5
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	f043 0301 	orr.w	r3, r3, #1
 8006e26:	b2db      	uxtb	r3, r3
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d102      	bne.n	8006e32 <HAL_RCC_ClockConfig+0xa6>
 8006e2c:	4b6f      	ldr	r3, [pc, #444]	@ (8006fec <HAL_RCC_ClockConfig+0x260>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	e00f      	b.n	8006e52 <HAL_RCC_ClockConfig+0xc6>
 8006e32:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006e36:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006e3a:	fa93 f3a3 	rbit	r3, r3
 8006e3e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006e40:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006e44:	663b      	str	r3, [r7, #96]	@ 0x60
 8006e46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006e48:	fa93 f3a3 	rbit	r3, r3
 8006e4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006e4e:	4b67      	ldr	r3, [pc, #412]	@ (8006fec <HAL_RCC_ClockConfig+0x260>)
 8006e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e52:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006e56:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006e58:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006e5a:	fa92 f2a2 	rbit	r2, r2
 8006e5e:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8006e60:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8006e62:	fab2 f282 	clz	r2, r2
 8006e66:	b2d2      	uxtb	r2, r2
 8006e68:	f042 0220 	orr.w	r2, r2, #32
 8006e6c:	b2d2      	uxtb	r2, r2
 8006e6e:	f002 021f 	and.w	r2, r2, #31
 8006e72:	2101      	movs	r1, #1
 8006e74:	fa01 f202 	lsl.w	r2, r1, r2
 8006e78:	4013      	ands	r3, r2
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d17b      	bne.n	8006f76 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006e7e:	2301      	movs	r3, #1
 8006e80:	e0f3      	b.n	800706a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	2b02      	cmp	r3, #2
 8006e88:	d13c      	bne.n	8006f04 <HAL_RCC_ClockConfig+0x178>
 8006e8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006e8e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006e90:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e92:	fa93 f3a3 	rbit	r3, r3
 8006e96:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006e98:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e9a:	fab3 f383 	clz	r3, r3
 8006e9e:	b2db      	uxtb	r3, r3
 8006ea0:	095b      	lsrs	r3, r3, #5
 8006ea2:	b2db      	uxtb	r3, r3
 8006ea4:	f043 0301 	orr.w	r3, r3, #1
 8006ea8:	b2db      	uxtb	r3, r3
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	d102      	bne.n	8006eb4 <HAL_RCC_ClockConfig+0x128>
 8006eae:	4b4f      	ldr	r3, [pc, #316]	@ (8006fec <HAL_RCC_ClockConfig+0x260>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	e00f      	b.n	8006ed4 <HAL_RCC_ClockConfig+0x148>
 8006eb4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006eb8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006eba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ebc:	fa93 f3a3 	rbit	r3, r3
 8006ec0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006ec2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006ec6:	643b      	str	r3, [r7, #64]	@ 0x40
 8006ec8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006eca:	fa93 f3a3 	rbit	r3, r3
 8006ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ed0:	4b46      	ldr	r3, [pc, #280]	@ (8006fec <HAL_RCC_ClockConfig+0x260>)
 8006ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ed4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8006ed8:	63ba      	str	r2, [r7, #56]	@ 0x38
 8006eda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006edc:	fa92 f2a2 	rbit	r2, r2
 8006ee0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8006ee2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006ee4:	fab2 f282 	clz	r2, r2
 8006ee8:	b2d2      	uxtb	r2, r2
 8006eea:	f042 0220 	orr.w	r2, r2, #32
 8006eee:	b2d2      	uxtb	r2, r2
 8006ef0:	f002 021f 	and.w	r2, r2, #31
 8006ef4:	2101      	movs	r1, #1
 8006ef6:	fa01 f202 	lsl.w	r2, r1, r2
 8006efa:	4013      	ands	r3, r2
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d13a      	bne.n	8006f76 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006f00:	2301      	movs	r3, #1
 8006f02:	e0b2      	b.n	800706a <HAL_RCC_ClockConfig+0x2de>
 8006f04:	2302      	movs	r3, #2
 8006f06:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f0a:	fa93 f3a3 	rbit	r3, r3
 8006f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8006f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f12:	fab3 f383 	clz	r3, r3
 8006f16:	b2db      	uxtb	r3, r3
 8006f18:	095b      	lsrs	r3, r3, #5
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	f043 0301 	orr.w	r3, r3, #1
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	d102      	bne.n	8006f2c <HAL_RCC_ClockConfig+0x1a0>
 8006f26:	4b31      	ldr	r3, [pc, #196]	@ (8006fec <HAL_RCC_ClockConfig+0x260>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	e00d      	b.n	8006f48 <HAL_RCC_ClockConfig+0x1bc>
 8006f2c:	2302      	movs	r3, #2
 8006f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f32:	fa93 f3a3 	rbit	r3, r3
 8006f36:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f38:	2302      	movs	r3, #2
 8006f3a:	623b      	str	r3, [r7, #32]
 8006f3c:	6a3b      	ldr	r3, [r7, #32]
 8006f3e:	fa93 f3a3 	rbit	r3, r3
 8006f42:	61fb      	str	r3, [r7, #28]
 8006f44:	4b29      	ldr	r3, [pc, #164]	@ (8006fec <HAL_RCC_ClockConfig+0x260>)
 8006f46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f48:	2202      	movs	r2, #2
 8006f4a:	61ba      	str	r2, [r7, #24]
 8006f4c:	69ba      	ldr	r2, [r7, #24]
 8006f4e:	fa92 f2a2 	rbit	r2, r2
 8006f52:	617a      	str	r2, [r7, #20]
  return result;
 8006f54:	697a      	ldr	r2, [r7, #20]
 8006f56:	fab2 f282 	clz	r2, r2
 8006f5a:	b2d2      	uxtb	r2, r2
 8006f5c:	f042 0220 	orr.w	r2, r2, #32
 8006f60:	b2d2      	uxtb	r2, r2
 8006f62:	f002 021f 	and.w	r2, r2, #31
 8006f66:	2101      	movs	r1, #1
 8006f68:	fa01 f202 	lsl.w	r2, r1, r2
 8006f6c:	4013      	ands	r3, r2
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d101      	bne.n	8006f76 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006f72:	2301      	movs	r3, #1
 8006f74:	e079      	b.n	800706a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006f76:	4b1d      	ldr	r3, [pc, #116]	@ (8006fec <HAL_RCC_ClockConfig+0x260>)
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	f023 0203 	bic.w	r2, r3, #3
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	491a      	ldr	r1, [pc, #104]	@ (8006fec <HAL_RCC_ClockConfig+0x260>)
 8006f84:	4313      	orrs	r3, r2
 8006f86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006f88:	f7fb fe6a 	bl	8002c60 <HAL_GetTick>
 8006f8c:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f8e:	e00a      	b.n	8006fa6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f90:	f7fb fe66 	bl	8002c60 <HAL_GetTick>
 8006f94:	4602      	mov	r2, r0
 8006f96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006f98:	1ad3      	subs	r3, r2, r3
 8006f9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d901      	bls.n	8006fa6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8006fa2:	2303      	movs	r3, #3
 8006fa4:	e061      	b.n	800706a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fa6:	4b11      	ldr	r3, [pc, #68]	@ (8006fec <HAL_RCC_ClockConfig+0x260>)
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	f003 020c 	and.w	r2, r3, #12
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	009b      	lsls	r3, r3, #2
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d1eb      	bne.n	8006f90 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8006fe8 <HAL_RCC_ClockConfig+0x25c>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f003 0307 	and.w	r3, r3, #7
 8006fc0:	683a      	ldr	r2, [r7, #0]
 8006fc2:	429a      	cmp	r2, r3
 8006fc4:	d214      	bcs.n	8006ff0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fc6:	4b08      	ldr	r3, [pc, #32]	@ (8006fe8 <HAL_RCC_ClockConfig+0x25c>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f023 0207 	bic.w	r2, r3, #7
 8006fce:	4906      	ldr	r1, [pc, #24]	@ (8006fe8 <HAL_RCC_ClockConfig+0x25c>)
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	4313      	orrs	r3, r2
 8006fd4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fd6:	4b04      	ldr	r3, [pc, #16]	@ (8006fe8 <HAL_RCC_ClockConfig+0x25c>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f003 0307 	and.w	r3, r3, #7
 8006fde:	683a      	ldr	r2, [r7, #0]
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d005      	beq.n	8006ff0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	e040      	b.n	800706a <HAL_RCC_ClockConfig+0x2de>
 8006fe8:	40022000 	.word	0x40022000
 8006fec:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f003 0304 	and.w	r3, r3, #4
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d008      	beq.n	800700e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8007074 <HAL_RCC_ClockConfig+0x2e8>)
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	68db      	ldr	r3, [r3, #12]
 8007008:	491a      	ldr	r1, [pc, #104]	@ (8007074 <HAL_RCC_ClockConfig+0x2e8>)
 800700a:	4313      	orrs	r3, r2
 800700c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f003 0308 	and.w	r3, r3, #8
 8007016:	2b00      	cmp	r3, #0
 8007018:	d009      	beq.n	800702e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800701a:	4b16      	ldr	r3, [pc, #88]	@ (8007074 <HAL_RCC_ClockConfig+0x2e8>)
 800701c:	685b      	ldr	r3, [r3, #4]
 800701e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	691b      	ldr	r3, [r3, #16]
 8007026:	00db      	lsls	r3, r3, #3
 8007028:	4912      	ldr	r1, [pc, #72]	@ (8007074 <HAL_RCC_ClockConfig+0x2e8>)
 800702a:	4313      	orrs	r3, r2
 800702c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800702e:	f000 f829 	bl	8007084 <HAL_RCC_GetSysClockFreq>
 8007032:	4601      	mov	r1, r0
 8007034:	4b0f      	ldr	r3, [pc, #60]	@ (8007074 <HAL_RCC_ClockConfig+0x2e8>)
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800703c:	22f0      	movs	r2, #240	@ 0xf0
 800703e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007040:	693a      	ldr	r2, [r7, #16]
 8007042:	fa92 f2a2 	rbit	r2, r2
 8007046:	60fa      	str	r2, [r7, #12]
  return result;
 8007048:	68fa      	ldr	r2, [r7, #12]
 800704a:	fab2 f282 	clz	r2, r2
 800704e:	b2d2      	uxtb	r2, r2
 8007050:	40d3      	lsrs	r3, r2
 8007052:	4a09      	ldr	r2, [pc, #36]	@ (8007078 <HAL_RCC_ClockConfig+0x2ec>)
 8007054:	5cd3      	ldrb	r3, [r2, r3]
 8007056:	fa21 f303 	lsr.w	r3, r1, r3
 800705a:	4a08      	ldr	r2, [pc, #32]	@ (800707c <HAL_RCC_ClockConfig+0x2f0>)
 800705c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800705e:	4b08      	ldr	r3, [pc, #32]	@ (8007080 <HAL_RCC_ClockConfig+0x2f4>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	4618      	mov	r0, r3
 8007064:	f7fb fdb8 	bl	8002bd8 <HAL_InitTick>
  
  return HAL_OK;
 8007068:	2300      	movs	r3, #0
}
 800706a:	4618      	mov	r0, r3
 800706c:	3778      	adds	r7, #120	@ 0x78
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
 8007072:	bf00      	nop
 8007074:	40021000 	.word	0x40021000
 8007078:	0800f2dc 	.word	0x0800f2dc
 800707c:	20000008 	.word	0x20000008
 8007080:	2000000c 	.word	0x2000000c

08007084 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007084:	b480      	push	{r7}
 8007086:	b08b      	sub	sp, #44	@ 0x2c
 8007088:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800708a:	2300      	movs	r3, #0
 800708c:	61fb      	str	r3, [r7, #28]
 800708e:	2300      	movs	r3, #0
 8007090:	61bb      	str	r3, [r7, #24]
 8007092:	2300      	movs	r3, #0
 8007094:	627b      	str	r3, [r7, #36]	@ 0x24
 8007096:	2300      	movs	r3, #0
 8007098:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800709a:	2300      	movs	r3, #0
 800709c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800709e:	4b29      	ldr	r3, [pc, #164]	@ (8007144 <HAL_RCC_GetSysClockFreq+0xc0>)
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80070a4:	69fb      	ldr	r3, [r7, #28]
 80070a6:	f003 030c 	and.w	r3, r3, #12
 80070aa:	2b04      	cmp	r3, #4
 80070ac:	d002      	beq.n	80070b4 <HAL_RCC_GetSysClockFreq+0x30>
 80070ae:	2b08      	cmp	r3, #8
 80070b0:	d003      	beq.n	80070ba <HAL_RCC_GetSysClockFreq+0x36>
 80070b2:	e03c      	b.n	800712e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80070b4:	4b24      	ldr	r3, [pc, #144]	@ (8007148 <HAL_RCC_GetSysClockFreq+0xc4>)
 80070b6:	623b      	str	r3, [r7, #32]
      break;
 80070b8:	e03c      	b.n	8007134 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80070ba:	69fb      	ldr	r3, [r7, #28]
 80070bc:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 80070c0:	f44f 1270 	mov.w	r2, #3932160	@ 0x3c0000
 80070c4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070c6:	68ba      	ldr	r2, [r7, #8]
 80070c8:	fa92 f2a2 	rbit	r2, r2
 80070cc:	607a      	str	r2, [r7, #4]
  return result;
 80070ce:	687a      	ldr	r2, [r7, #4]
 80070d0:	fab2 f282 	clz	r2, r2
 80070d4:	b2d2      	uxtb	r2, r2
 80070d6:	40d3      	lsrs	r3, r2
 80070d8:	4a1c      	ldr	r2, [pc, #112]	@ (800714c <HAL_RCC_GetSysClockFreq+0xc8>)
 80070da:	5cd3      	ldrb	r3, [r2, r3]
 80070dc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80070de:	4b19      	ldr	r3, [pc, #100]	@ (8007144 <HAL_RCC_GetSysClockFreq+0xc0>)
 80070e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070e2:	f003 030f 	and.w	r3, r3, #15
 80070e6:	220f      	movs	r2, #15
 80070e8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070ea:	693a      	ldr	r2, [r7, #16]
 80070ec:	fa92 f2a2 	rbit	r2, r2
 80070f0:	60fa      	str	r2, [r7, #12]
  return result;
 80070f2:	68fa      	ldr	r2, [r7, #12]
 80070f4:	fab2 f282 	clz	r2, r2
 80070f8:	b2d2      	uxtb	r2, r2
 80070fa:	40d3      	lsrs	r3, r2
 80070fc:	4a14      	ldr	r2, [pc, #80]	@ (8007150 <HAL_RCC_GetSysClockFreq+0xcc>)
 80070fe:	5cd3      	ldrb	r3, [r2, r3]
 8007100:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8007102:	69fb      	ldr	r3, [r7, #28]
 8007104:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007108:	2b00      	cmp	r3, #0
 800710a:	d008      	beq.n	800711e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800710c:	4a0e      	ldr	r2, [pc, #56]	@ (8007148 <HAL_RCC_GetSysClockFreq+0xc4>)
 800710e:	69bb      	ldr	r3, [r7, #24]
 8007110:	fbb2 f2f3 	udiv	r2, r2, r3
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	fb02 f303 	mul.w	r3, r2, r3
 800711a:	627b      	str	r3, [r7, #36]	@ 0x24
 800711c:	e004      	b.n	8007128 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	4a0c      	ldr	r2, [pc, #48]	@ (8007154 <HAL_RCC_GetSysClockFreq+0xd0>)
 8007122:	fb02 f303 	mul.w	r3, r2, r3
 8007126:	627b      	str	r3, [r7, #36]	@ 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8007128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800712a:	623b      	str	r3, [r7, #32]
      break;
 800712c:	e002      	b.n	8007134 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800712e:	4b06      	ldr	r3, [pc, #24]	@ (8007148 <HAL_RCC_GetSysClockFreq+0xc4>)
 8007130:	623b      	str	r3, [r7, #32]
      break;
 8007132:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007134:	6a3b      	ldr	r3, [r7, #32]
}
 8007136:	4618      	mov	r0, r3
 8007138:	372c      	adds	r7, #44	@ 0x2c
 800713a:	46bd      	mov	sp, r7
 800713c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007140:	4770      	bx	lr
 8007142:	bf00      	nop
 8007144:	40021000 	.word	0x40021000
 8007148:	007a1200 	.word	0x007a1200
 800714c:	0800f2f4 	.word	0x0800f2f4
 8007150:	0800f304 	.word	0x0800f304
 8007154:	003d0900 	.word	0x003d0900

08007158 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007158:	b480      	push	{r7}
 800715a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800715c:	4b03      	ldr	r3, [pc, #12]	@ (800716c <HAL_RCC_GetHCLKFreq+0x14>)
 800715e:	681b      	ldr	r3, [r3, #0]
}
 8007160:	4618      	mov	r0, r3
 8007162:	46bd      	mov	sp, r7
 8007164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007168:	4770      	bx	lr
 800716a:	bf00      	nop
 800716c:	20000008 	.word	0x20000008

08007170 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b082      	sub	sp, #8
 8007174:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8007176:	f7ff ffef 	bl	8007158 <HAL_RCC_GetHCLKFreq>
 800717a:	4601      	mov	r1, r0
 800717c:	4b0b      	ldr	r3, [pc, #44]	@ (80071ac <HAL_RCC_GetPCLK1Freq+0x3c>)
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007184:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8007188:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800718a:	687a      	ldr	r2, [r7, #4]
 800718c:	fa92 f2a2 	rbit	r2, r2
 8007190:	603a      	str	r2, [r7, #0]
  return result;
 8007192:	683a      	ldr	r2, [r7, #0]
 8007194:	fab2 f282 	clz	r2, r2
 8007198:	b2d2      	uxtb	r2, r2
 800719a:	40d3      	lsrs	r3, r2
 800719c:	4a04      	ldr	r2, [pc, #16]	@ (80071b0 <HAL_RCC_GetPCLK1Freq+0x40>)
 800719e:	5cd3      	ldrb	r3, [r2, r3]
 80071a0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80071a4:	4618      	mov	r0, r3
 80071a6:	3708      	adds	r7, #8
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bd80      	pop	{r7, pc}
 80071ac:	40021000 	.word	0x40021000
 80071b0:	0800f2ec 	.word	0x0800f2ec

080071b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b082      	sub	sp, #8
 80071b8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80071ba:	f7ff ffcd 	bl	8007158 <HAL_RCC_GetHCLKFreq>
 80071be:	4601      	mov	r1, r0
 80071c0:	4b0b      	ldr	r3, [pc, #44]	@ (80071f0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80071c8:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80071cc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	fa92 f2a2 	rbit	r2, r2
 80071d4:	603a      	str	r2, [r7, #0]
  return result;
 80071d6:	683a      	ldr	r2, [r7, #0]
 80071d8:	fab2 f282 	clz	r2, r2
 80071dc:	b2d2      	uxtb	r2, r2
 80071de:	40d3      	lsrs	r3, r2
 80071e0:	4a04      	ldr	r2, [pc, #16]	@ (80071f4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80071e2:	5cd3      	ldrb	r3, [r2, r3]
 80071e4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80071e8:	4618      	mov	r0, r3
 80071ea:	3708      	adds	r7, #8
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}
 80071f0:	40021000 	.word	0x40021000
 80071f4:	0800f2ec 	.word	0x0800f2ec

080071f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b092      	sub	sp, #72	@ 0x48
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007200:	2300      	movs	r3, #0
 8007202:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8007204:	2300      	movs	r3, #0
 8007206:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8007208:	2300      	movs	r3, #0
 800720a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007216:	2b00      	cmp	r3, #0
 8007218:	f000 80d4 	beq.w	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800721c:	4b4e      	ldr	r3, [pc, #312]	@ (8007358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800721e:	69db      	ldr	r3, [r3, #28]
 8007220:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007224:	2b00      	cmp	r3, #0
 8007226:	d10e      	bne.n	8007246 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007228:	4b4b      	ldr	r3, [pc, #300]	@ (8007358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800722a:	69db      	ldr	r3, [r3, #28]
 800722c:	4a4a      	ldr	r2, [pc, #296]	@ (8007358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800722e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007232:	61d3      	str	r3, [r2, #28]
 8007234:	4b48      	ldr	r3, [pc, #288]	@ (8007358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007236:	69db      	ldr	r3, [r3, #28]
 8007238:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800723c:	60bb      	str	r3, [r7, #8]
 800723e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007240:	2301      	movs	r3, #1
 8007242:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007246:	4b45      	ldr	r3, [pc, #276]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800724e:	2b00      	cmp	r3, #0
 8007250:	d118      	bne.n	8007284 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007252:	4b42      	ldr	r3, [pc, #264]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a41      	ldr	r2, [pc, #260]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007258:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800725c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800725e:	f7fb fcff 	bl	8002c60 <HAL_GetTick>
 8007262:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007264:	e008      	b.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007266:	f7fb fcfb 	bl	8002c60 <HAL_GetTick>
 800726a:	4602      	mov	r2, r0
 800726c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800726e:	1ad3      	subs	r3, r2, r3
 8007270:	2b64      	cmp	r3, #100	@ 0x64
 8007272:	d901      	bls.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8007274:	2303      	movs	r3, #3
 8007276:	e169      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007278:	4b38      	ldr	r3, [pc, #224]	@ (800735c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007280:	2b00      	cmp	r3, #0
 8007282:	d0f0      	beq.n	8007266 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007284:	4b34      	ldr	r3, [pc, #208]	@ (8007358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007286:	6a1b      	ldr	r3, [r3, #32]
 8007288:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800728c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800728e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007290:	2b00      	cmp	r3, #0
 8007292:	f000 8084 	beq.w	800739e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800729e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80072a0:	429a      	cmp	r2, r3
 80072a2:	d07c      	beq.n	800739e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80072a4:	4b2c      	ldr	r3, [pc, #176]	@ (8007358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072a6:	6a1b      	ldr	r3, [r3, #32]
 80072a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80072ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80072ae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80072b2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072b6:	fa93 f3a3 	rbit	r3, r3
 80072ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80072bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80072be:	fab3 f383 	clz	r3, r3
 80072c2:	b2db      	uxtb	r3, r3
 80072c4:	461a      	mov	r2, r3
 80072c6:	4b26      	ldr	r3, [pc, #152]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80072c8:	4413      	add	r3, r2
 80072ca:	009b      	lsls	r3, r3, #2
 80072cc:	461a      	mov	r2, r3
 80072ce:	2301      	movs	r3, #1
 80072d0:	6013      	str	r3, [r2, #0]
 80072d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80072d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072da:	fa93 f3a3 	rbit	r3, r3
 80072de:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80072e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80072e2:	fab3 f383 	clz	r3, r3
 80072e6:	b2db      	uxtb	r3, r3
 80072e8:	461a      	mov	r2, r3
 80072ea:	4b1d      	ldr	r3, [pc, #116]	@ (8007360 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80072ec:	4413      	add	r3, r2
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	461a      	mov	r2, r3
 80072f2:	2300      	movs	r3, #0
 80072f4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80072f6:	4a18      	ldr	r2, [pc, #96]	@ (8007358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80072f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072fa:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80072fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072fe:	f003 0301 	and.w	r3, r3, #1
 8007302:	2b00      	cmp	r3, #0
 8007304:	d04b      	beq.n	800739e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007306:	f7fb fcab 	bl	8002c60 <HAL_GetTick>
 800730a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800730c:	e00a      	b.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800730e:	f7fb fca7 	bl	8002c60 <HAL_GetTick>
 8007312:	4602      	mov	r2, r0
 8007314:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007316:	1ad3      	subs	r3, r2, r3
 8007318:	f241 3288 	movw	r2, #5000	@ 0x1388
 800731c:	4293      	cmp	r3, r2
 800731e:	d901      	bls.n	8007324 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8007320:	2303      	movs	r3, #3
 8007322:	e113      	b.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x354>
 8007324:	2302      	movs	r3, #2
 8007326:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800732a:	fa93 f3a3 	rbit	r3, r3
 800732e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007330:	2302      	movs	r3, #2
 8007332:	623b      	str	r3, [r7, #32]
 8007334:	6a3b      	ldr	r3, [r7, #32]
 8007336:	fa93 f3a3 	rbit	r3, r3
 800733a:	61fb      	str	r3, [r7, #28]
  return result;
 800733c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800733e:	fab3 f383 	clz	r3, r3
 8007342:	b2db      	uxtb	r3, r3
 8007344:	095b      	lsrs	r3, r3, #5
 8007346:	b2db      	uxtb	r3, r3
 8007348:	f043 0302 	orr.w	r3, r3, #2
 800734c:	b2db      	uxtb	r3, r3
 800734e:	2b02      	cmp	r3, #2
 8007350:	d108      	bne.n	8007364 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8007352:	4b01      	ldr	r3, [pc, #4]	@ (8007358 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007354:	6a1b      	ldr	r3, [r3, #32]
 8007356:	e00d      	b.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8007358:	40021000 	.word	0x40021000
 800735c:	40007000 	.word	0x40007000
 8007360:	10908100 	.word	0x10908100
 8007364:	2302      	movs	r3, #2
 8007366:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007368:	69bb      	ldr	r3, [r7, #24]
 800736a:	fa93 f3a3 	rbit	r3, r3
 800736e:	617b      	str	r3, [r7, #20]
 8007370:	4b78      	ldr	r3, [pc, #480]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007372:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007374:	2202      	movs	r2, #2
 8007376:	613a      	str	r2, [r7, #16]
 8007378:	693a      	ldr	r2, [r7, #16]
 800737a:	fa92 f2a2 	rbit	r2, r2
 800737e:	60fa      	str	r2, [r7, #12]
  return result;
 8007380:	68fa      	ldr	r2, [r7, #12]
 8007382:	fab2 f282 	clz	r2, r2
 8007386:	b2d2      	uxtb	r2, r2
 8007388:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800738c:	b2d2      	uxtb	r2, r2
 800738e:	f002 021f 	and.w	r2, r2, #31
 8007392:	2101      	movs	r1, #1
 8007394:	fa01 f202 	lsl.w	r2, r1, r2
 8007398:	4013      	ands	r3, r2
 800739a:	2b00      	cmp	r3, #0
 800739c:	d0b7      	beq.n	800730e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800739e:	4b6d      	ldr	r3, [pc, #436]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80073a0:	6a1b      	ldr	r3, [r3, #32]
 80073a2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	496a      	ldr	r1, [pc, #424]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80073ac:	4313      	orrs	r3, r2
 80073ae:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80073b0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d105      	bne.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80073b8:	4b66      	ldr	r3, [pc, #408]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80073ba:	69db      	ldr	r3, [r3, #28]
 80073bc:	4a65      	ldr	r2, [pc, #404]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80073be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073c2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f003 0301 	and.w	r3, r3, #1
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d008      	beq.n	80073e2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80073d0:	4b60      	ldr	r3, [pc, #384]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80073d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073d4:	f023 0203 	bic.w	r2, r3, #3
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	689b      	ldr	r3, [r3, #8]
 80073dc:	495d      	ldr	r1, [pc, #372]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80073de:	4313      	orrs	r3, r2
 80073e0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	f003 0302 	and.w	r3, r3, #2
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d008      	beq.n	8007400 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80073ee:	4b59      	ldr	r3, [pc, #356]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80073f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073f2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	4956      	ldr	r1, [pc, #344]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80073fc:	4313      	orrs	r3, r2
 80073fe:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f003 0304 	and.w	r3, r3, #4
 8007408:	2b00      	cmp	r3, #0
 800740a:	d008      	beq.n	800741e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800740c:	4b51      	ldr	r3, [pc, #324]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800740e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007410:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	691b      	ldr	r3, [r3, #16]
 8007418:	494e      	ldr	r1, [pc, #312]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800741a:	4313      	orrs	r3, r2
 800741c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f003 0320 	and.w	r3, r3, #32
 8007426:	2b00      	cmp	r3, #0
 8007428:	d008      	beq.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800742a:	4b4a      	ldr	r3, [pc, #296]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800742c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800742e:	f023 0210 	bic.w	r2, r3, #16
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	69db      	ldr	r3, [r3, #28]
 8007436:	4947      	ldr	r1, [pc, #284]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007438:	4313      	orrs	r3, r2
 800743a:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007444:	2b00      	cmp	r3, #0
 8007446:	d008      	beq.n	800745a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8007448:	4b42      	ldr	r3, [pc, #264]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007454:	493f      	ldr	r1, [pc, #252]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007456:	4313      	orrs	r3, r2
 8007458:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007462:	2b00      	cmp	r3, #0
 8007464:	d008      	beq.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007466:	4b3b      	ldr	r3, [pc, #236]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800746a:	f023 0220 	bic.w	r2, r3, #32
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6a1b      	ldr	r3, [r3, #32]
 8007472:	4938      	ldr	r1, [pc, #224]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007474:	4313      	orrs	r3, r2
 8007476:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f003 0308 	and.w	r3, r3, #8
 8007480:	2b00      	cmp	r3, #0
 8007482:	d008      	beq.n	8007496 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007484:	4b33      	ldr	r3, [pc, #204]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007488:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	695b      	ldr	r3, [r3, #20]
 8007490:	4930      	ldr	r1, [pc, #192]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007492:	4313      	orrs	r3, r2
 8007494:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f003 0310 	and.w	r3, r3, #16
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d008      	beq.n	80074b4 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80074a2:	4b2c      	ldr	r3, [pc, #176]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074a6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	699b      	ldr	r3, [r3, #24]
 80074ae:	4929      	ldr	r1, [pc, #164]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074b0:	4313      	orrs	r3, r2
 80074b2:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d008      	beq.n	80074d2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80074c0:	4b24      	ldr	r3, [pc, #144]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074cc:	4921      	ldr	r1, [pc, #132]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074ce:	4313      	orrs	r3, r2
 80074d0:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d008      	beq.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80074de:	4b1d      	ldr	r3, [pc, #116]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074e2:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074ea:	491a      	ldr	r1, [pc, #104]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074ec:	4313      	orrs	r3, r2
 80074ee:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d008      	beq.n	800750e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80074fc:	4b15      	ldr	r3, [pc, #84]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80074fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007500:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007508:	4912      	ldr	r1, [pc, #72]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800750a:	4313      	orrs	r3, r2
 800750c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007516:	2b00      	cmp	r3, #0
 8007518:	d008      	beq.n	800752c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800751a:	4b0e      	ldr	r3, [pc, #56]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800751c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800751e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007526:	490b      	ldr	r1, [pc, #44]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007528:	4313      	orrs	r3, r2
 800752a:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007534:	2b00      	cmp	r3, #0
 8007536:	d008      	beq.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8007538:	4b06      	ldr	r3, [pc, #24]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800753a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800753c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007544:	4903      	ldr	r1, [pc, #12]	@ (8007554 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8007546:	4313      	orrs	r3, r2
 8007548:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800754a:	2300      	movs	r3, #0
}
 800754c:	4618      	mov	r0, r3
 800754e:	3748      	adds	r7, #72	@ 0x48
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}
 8007554:	40021000 	.word	0x40021000

08007558 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b082      	sub	sp, #8
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d101      	bne.n	800756a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007566:	2301      	movs	r3, #1
 8007568:	e049      	b.n	80075fe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007570:	b2db      	uxtb	r3, r3
 8007572:	2b00      	cmp	r3, #0
 8007574:	d106      	bne.n	8007584 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2200      	movs	r2, #0
 800757a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f7fb f958 	bl	8002834 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2202      	movs	r2, #2
 8007588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	3304      	adds	r3, #4
 8007594:	4619      	mov	r1, r3
 8007596:	4610      	mov	r0, r2
 8007598:	f000 fc54 	bl	8007e44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2201      	movs	r2, #1
 80075a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2201      	movs	r2, #1
 80075a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2201      	movs	r2, #1
 80075b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2201      	movs	r2, #1
 80075b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	2201      	movs	r2, #1
 80075c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2201      	movs	r2, #1
 80075d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2201      	movs	r2, #1
 80075d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2201      	movs	r2, #1
 80075e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2201      	movs	r2, #1
 80075e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2201      	movs	r2, #1
 80075f0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	2201      	movs	r2, #1
 80075f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3708      	adds	r7, #8
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}
	...

08007608 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007608:	b480      	push	{r7}
 800760a:	b085      	sub	sp, #20
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007616:	b2db      	uxtb	r3, r3
 8007618:	2b01      	cmp	r3, #1
 800761a:	d001      	beq.n	8007620 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800761c:	2301      	movs	r3, #1
 800761e:	e04a      	b.n	80076b6 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2202      	movs	r2, #2
 8007624:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	68da      	ldr	r2, [r3, #12]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f042 0201 	orr.w	r2, r2, #1
 8007636:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	4a21      	ldr	r2, [pc, #132]	@ (80076c4 <HAL_TIM_Base_Start_IT+0xbc>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d018      	beq.n	8007674 <HAL_TIM_Base_Start_IT+0x6c>
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800764a:	d013      	beq.n	8007674 <HAL_TIM_Base_Start_IT+0x6c>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	4a1d      	ldr	r2, [pc, #116]	@ (80076c8 <HAL_TIM_Base_Start_IT+0xc0>)
 8007652:	4293      	cmp	r3, r2
 8007654:	d00e      	beq.n	8007674 <HAL_TIM_Base_Start_IT+0x6c>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	4a1c      	ldr	r2, [pc, #112]	@ (80076cc <HAL_TIM_Base_Start_IT+0xc4>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d009      	beq.n	8007674 <HAL_TIM_Base_Start_IT+0x6c>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	4a1a      	ldr	r2, [pc, #104]	@ (80076d0 <HAL_TIM_Base_Start_IT+0xc8>)
 8007666:	4293      	cmp	r3, r2
 8007668:	d004      	beq.n	8007674 <HAL_TIM_Base_Start_IT+0x6c>
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	4a19      	ldr	r2, [pc, #100]	@ (80076d4 <HAL_TIM_Base_Start_IT+0xcc>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d115      	bne.n	80076a0 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	689a      	ldr	r2, [r3, #8]
 800767a:	4b17      	ldr	r3, [pc, #92]	@ (80076d8 <HAL_TIM_Base_Start_IT+0xd0>)
 800767c:	4013      	ands	r3, r2
 800767e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2b06      	cmp	r3, #6
 8007684:	d015      	beq.n	80076b2 <HAL_TIM_Base_Start_IT+0xaa>
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800768c:	d011      	beq.n	80076b2 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	681a      	ldr	r2, [r3, #0]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f042 0201 	orr.w	r2, r2, #1
 800769c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800769e:	e008      	b.n	80076b2 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	681a      	ldr	r2, [r3, #0]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f042 0201 	orr.w	r2, r2, #1
 80076ae:	601a      	str	r2, [r3, #0]
 80076b0:	e000      	b.n	80076b4 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80076b4:	2300      	movs	r3, #0
}
 80076b6:	4618      	mov	r0, r3
 80076b8:	3714      	adds	r7, #20
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr
 80076c2:	bf00      	nop
 80076c4:	40012c00 	.word	0x40012c00
 80076c8:	40000400 	.word	0x40000400
 80076cc:	40000800 	.word	0x40000800
 80076d0:	40013400 	.word	0x40013400
 80076d4:	40014000 	.word	0x40014000
 80076d8:	00010007 	.word	0x00010007

080076dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b082      	sub	sp, #8
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d101      	bne.n	80076ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	e049      	b.n	8007782 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076f4:	b2db      	uxtb	r3, r3
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d106      	bne.n	8007708 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2200      	movs	r2, #0
 80076fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f7fb f876 	bl	80027f4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2202      	movs	r2, #2
 800770c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681a      	ldr	r2, [r3, #0]
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	3304      	adds	r3, #4
 8007718:	4619      	mov	r1, r3
 800771a:	4610      	mov	r0, r2
 800771c:	f000 fb92 	bl	8007e44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2201      	movs	r2, #1
 8007724:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2201      	movs	r2, #1
 800772c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2201      	movs	r2, #1
 8007734:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2201      	movs	r2, #1
 800773c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2201      	movs	r2, #1
 8007744:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2201      	movs	r2, #1
 800774c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2201      	movs	r2, #1
 8007754:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2201      	movs	r2, #1
 800775c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2201      	movs	r2, #1
 8007764:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2201      	movs	r2, #1
 8007774:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007780:	2300      	movs	r3, #0
}
 8007782:	4618      	mov	r0, r3
 8007784:	3708      	adds	r7, #8
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}
	...

0800778c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b084      	sub	sp, #16
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d109      	bne.n	80077b0 <HAL_TIM_PWM_Start+0x24>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80077a2:	b2db      	uxtb	r3, r3
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	bf14      	ite	ne
 80077a8:	2301      	movne	r3, #1
 80077aa:	2300      	moveq	r3, #0
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	e03c      	b.n	800782a <HAL_TIM_PWM_Start+0x9e>
 80077b0:	683b      	ldr	r3, [r7, #0]
 80077b2:	2b04      	cmp	r3, #4
 80077b4:	d109      	bne.n	80077ca <HAL_TIM_PWM_Start+0x3e>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80077bc:	b2db      	uxtb	r3, r3
 80077be:	2b01      	cmp	r3, #1
 80077c0:	bf14      	ite	ne
 80077c2:	2301      	movne	r3, #1
 80077c4:	2300      	moveq	r3, #0
 80077c6:	b2db      	uxtb	r3, r3
 80077c8:	e02f      	b.n	800782a <HAL_TIM_PWM_Start+0x9e>
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	2b08      	cmp	r3, #8
 80077ce:	d109      	bne.n	80077e4 <HAL_TIM_PWM_Start+0x58>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80077d6:	b2db      	uxtb	r3, r3
 80077d8:	2b01      	cmp	r3, #1
 80077da:	bf14      	ite	ne
 80077dc:	2301      	movne	r3, #1
 80077de:	2300      	moveq	r3, #0
 80077e0:	b2db      	uxtb	r3, r3
 80077e2:	e022      	b.n	800782a <HAL_TIM_PWM_Start+0x9e>
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	2b0c      	cmp	r3, #12
 80077e8:	d109      	bne.n	80077fe <HAL_TIM_PWM_Start+0x72>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80077f0:	b2db      	uxtb	r3, r3
 80077f2:	2b01      	cmp	r3, #1
 80077f4:	bf14      	ite	ne
 80077f6:	2301      	movne	r3, #1
 80077f8:	2300      	moveq	r3, #0
 80077fa:	b2db      	uxtb	r3, r3
 80077fc:	e015      	b.n	800782a <HAL_TIM_PWM_Start+0x9e>
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	2b10      	cmp	r3, #16
 8007802:	d109      	bne.n	8007818 <HAL_TIM_PWM_Start+0x8c>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800780a:	b2db      	uxtb	r3, r3
 800780c:	2b01      	cmp	r3, #1
 800780e:	bf14      	ite	ne
 8007810:	2301      	movne	r3, #1
 8007812:	2300      	moveq	r3, #0
 8007814:	b2db      	uxtb	r3, r3
 8007816:	e008      	b.n	800782a <HAL_TIM_PWM_Start+0x9e>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800781e:	b2db      	uxtb	r3, r3
 8007820:	2b01      	cmp	r3, #1
 8007822:	bf14      	ite	ne
 8007824:	2301      	movne	r3, #1
 8007826:	2300      	moveq	r3, #0
 8007828:	b2db      	uxtb	r3, r3
 800782a:	2b00      	cmp	r3, #0
 800782c:	d001      	beq.n	8007832 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	e097      	b.n	8007962 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d104      	bne.n	8007842 <HAL_TIM_PWM_Start+0xb6>
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2202      	movs	r2, #2
 800783c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007840:	e023      	b.n	800788a <HAL_TIM_PWM_Start+0xfe>
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	2b04      	cmp	r3, #4
 8007846:	d104      	bne.n	8007852 <HAL_TIM_PWM_Start+0xc6>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2202      	movs	r2, #2
 800784c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007850:	e01b      	b.n	800788a <HAL_TIM_PWM_Start+0xfe>
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	2b08      	cmp	r3, #8
 8007856:	d104      	bne.n	8007862 <HAL_TIM_PWM_Start+0xd6>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	2202      	movs	r2, #2
 800785c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007860:	e013      	b.n	800788a <HAL_TIM_PWM_Start+0xfe>
 8007862:	683b      	ldr	r3, [r7, #0]
 8007864:	2b0c      	cmp	r3, #12
 8007866:	d104      	bne.n	8007872 <HAL_TIM_PWM_Start+0xe6>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2202      	movs	r2, #2
 800786c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007870:	e00b      	b.n	800788a <HAL_TIM_PWM_Start+0xfe>
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	2b10      	cmp	r3, #16
 8007876:	d104      	bne.n	8007882 <HAL_TIM_PWM_Start+0xf6>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2202      	movs	r2, #2
 800787c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007880:	e003      	b.n	800788a <HAL_TIM_PWM_Start+0xfe>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2202      	movs	r2, #2
 8007886:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	2201      	movs	r2, #1
 8007890:	6839      	ldr	r1, [r7, #0]
 8007892:	4618      	mov	r0, r3
 8007894:	f000 fe3c 	bl	8008510 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a33      	ldr	r2, [pc, #204]	@ (800796c <HAL_TIM_PWM_Start+0x1e0>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d013      	beq.n	80078ca <HAL_TIM_PWM_Start+0x13e>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a32      	ldr	r2, [pc, #200]	@ (8007970 <HAL_TIM_PWM_Start+0x1e4>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d00e      	beq.n	80078ca <HAL_TIM_PWM_Start+0x13e>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a30      	ldr	r2, [pc, #192]	@ (8007974 <HAL_TIM_PWM_Start+0x1e8>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d009      	beq.n	80078ca <HAL_TIM_PWM_Start+0x13e>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a2f      	ldr	r2, [pc, #188]	@ (8007978 <HAL_TIM_PWM_Start+0x1ec>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d004      	beq.n	80078ca <HAL_TIM_PWM_Start+0x13e>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a2d      	ldr	r2, [pc, #180]	@ (800797c <HAL_TIM_PWM_Start+0x1f0>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d101      	bne.n	80078ce <HAL_TIM_PWM_Start+0x142>
 80078ca:	2301      	movs	r3, #1
 80078cc:	e000      	b.n	80078d0 <HAL_TIM_PWM_Start+0x144>
 80078ce:	2300      	movs	r3, #0
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d007      	beq.n	80078e4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80078e2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a20      	ldr	r2, [pc, #128]	@ (800796c <HAL_TIM_PWM_Start+0x1e0>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d018      	beq.n	8007920 <HAL_TIM_PWM_Start+0x194>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078f6:	d013      	beq.n	8007920 <HAL_TIM_PWM_Start+0x194>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4a20      	ldr	r2, [pc, #128]	@ (8007980 <HAL_TIM_PWM_Start+0x1f4>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d00e      	beq.n	8007920 <HAL_TIM_PWM_Start+0x194>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4a1f      	ldr	r2, [pc, #124]	@ (8007984 <HAL_TIM_PWM_Start+0x1f8>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d009      	beq.n	8007920 <HAL_TIM_PWM_Start+0x194>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a17      	ldr	r2, [pc, #92]	@ (8007970 <HAL_TIM_PWM_Start+0x1e4>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d004      	beq.n	8007920 <HAL_TIM_PWM_Start+0x194>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a16      	ldr	r2, [pc, #88]	@ (8007974 <HAL_TIM_PWM_Start+0x1e8>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d115      	bne.n	800794c <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	689a      	ldr	r2, [r3, #8]
 8007926:	4b18      	ldr	r3, [pc, #96]	@ (8007988 <HAL_TIM_PWM_Start+0x1fc>)
 8007928:	4013      	ands	r3, r2
 800792a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2b06      	cmp	r3, #6
 8007930:	d015      	beq.n	800795e <HAL_TIM_PWM_Start+0x1d2>
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007938:	d011      	beq.n	800795e <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f042 0201 	orr.w	r2, r2, #1
 8007948:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800794a:	e008      	b.n	800795e <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	681a      	ldr	r2, [r3, #0]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f042 0201 	orr.w	r2, r2, #1
 800795a:	601a      	str	r2, [r3, #0]
 800795c:	e000      	b.n	8007960 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800795e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007960:	2300      	movs	r3, #0
}
 8007962:	4618      	mov	r0, r3
 8007964:	3710      	adds	r7, #16
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}
 800796a:	bf00      	nop
 800796c:	40012c00 	.word	0x40012c00
 8007970:	40013400 	.word	0x40013400
 8007974:	40014000 	.word	0x40014000
 8007978:	40014400 	.word	0x40014400
 800797c:	40014800 	.word	0x40014800
 8007980:	40000400 	.word	0x40000400
 8007984:	40000800 	.word	0x40000800
 8007988:	00010007 	.word	0x00010007

0800798c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b082      	sub	sp, #8
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	691b      	ldr	r3, [r3, #16]
 800799a:	f003 0302 	and.w	r3, r3, #2
 800799e:	2b02      	cmp	r3, #2
 80079a0:	d122      	bne.n	80079e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	68db      	ldr	r3, [r3, #12]
 80079a8:	f003 0302 	and.w	r3, r3, #2
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	d11b      	bne.n	80079e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f06f 0202 	mvn.w	r2, #2
 80079b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2201      	movs	r2, #1
 80079be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	699b      	ldr	r3, [r3, #24]
 80079c6:	f003 0303 	and.w	r3, r3, #3
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d003      	beq.n	80079d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f000 fa1a 	bl	8007e08 <HAL_TIM_IC_CaptureCallback>
 80079d4:	e005      	b.n	80079e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80079d6:	6878      	ldr	r0, [r7, #4]
 80079d8:	f000 fa0c 	bl	8007df4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079dc:	6878      	ldr	r0, [r7, #4]
 80079de:	f000 fa1d 	bl	8007e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2200      	movs	r2, #0
 80079e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	691b      	ldr	r3, [r3, #16]
 80079ee:	f003 0304 	and.w	r3, r3, #4
 80079f2:	2b04      	cmp	r3, #4
 80079f4:	d122      	bne.n	8007a3c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	68db      	ldr	r3, [r3, #12]
 80079fc:	f003 0304 	and.w	r3, r3, #4
 8007a00:	2b04      	cmp	r3, #4
 8007a02:	d11b      	bne.n	8007a3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f06f 0204 	mvn.w	r2, #4
 8007a0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	2202      	movs	r2, #2
 8007a12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	699b      	ldr	r3, [r3, #24]
 8007a1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d003      	beq.n	8007a2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a22:	6878      	ldr	r0, [r7, #4]
 8007a24:	f000 f9f0 	bl	8007e08 <HAL_TIM_IC_CaptureCallback>
 8007a28:	e005      	b.n	8007a36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 f9e2 	bl	8007df4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f000 f9f3 	bl	8007e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	691b      	ldr	r3, [r3, #16]
 8007a42:	f003 0308 	and.w	r3, r3, #8
 8007a46:	2b08      	cmp	r3, #8
 8007a48:	d122      	bne.n	8007a90 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	68db      	ldr	r3, [r3, #12]
 8007a50:	f003 0308 	and.w	r3, r3, #8
 8007a54:	2b08      	cmp	r3, #8
 8007a56:	d11b      	bne.n	8007a90 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f06f 0208 	mvn.w	r2, #8
 8007a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2204      	movs	r2, #4
 8007a66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	69db      	ldr	r3, [r3, #28]
 8007a6e:	f003 0303 	and.w	r3, r3, #3
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d003      	beq.n	8007a7e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 f9c6 	bl	8007e08 <HAL_TIM_IC_CaptureCallback>
 8007a7c:	e005      	b.n	8007a8a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f000 f9b8 	bl	8007df4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a84:	6878      	ldr	r0, [r7, #4]
 8007a86:	f000 f9c9 	bl	8007e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	691b      	ldr	r3, [r3, #16]
 8007a96:	f003 0310 	and.w	r3, r3, #16
 8007a9a:	2b10      	cmp	r3, #16
 8007a9c:	d122      	bne.n	8007ae4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	68db      	ldr	r3, [r3, #12]
 8007aa4:	f003 0310 	and.w	r3, r3, #16
 8007aa8:	2b10      	cmp	r3, #16
 8007aaa:	d11b      	bne.n	8007ae4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f06f 0210 	mvn.w	r2, #16
 8007ab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2208      	movs	r2, #8
 8007aba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	69db      	ldr	r3, [r3, #28]
 8007ac2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d003      	beq.n	8007ad2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007aca:	6878      	ldr	r0, [r7, #4]
 8007acc:	f000 f99c 	bl	8007e08 <HAL_TIM_IC_CaptureCallback>
 8007ad0:	e005      	b.n	8007ade <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f000 f98e 	bl	8007df4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f000 f99f 	bl	8007e1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	691b      	ldr	r3, [r3, #16]
 8007aea:	f003 0301 	and.w	r3, r3, #1
 8007aee:	2b01      	cmp	r3, #1
 8007af0:	d10e      	bne.n	8007b10 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	68db      	ldr	r3, [r3, #12]
 8007af8:	f003 0301 	and.w	r3, r3, #1
 8007afc:	2b01      	cmp	r3, #1
 8007afe:	d107      	bne.n	8007b10 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f06f 0201 	mvn.w	r2, #1
 8007b08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f7f9 ffbc 	bl	8001a88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	691b      	ldr	r3, [r3, #16]
 8007b16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b1a:	2b80      	cmp	r3, #128	@ 0x80
 8007b1c:	d10e      	bne.n	8007b3c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	68db      	ldr	r3, [r3, #12]
 8007b24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b28:	2b80      	cmp	r3, #128	@ 0x80
 8007b2a:	d107      	bne.n	8007b3c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f000 fd9a 	bl	8008670 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	691b      	ldr	r3, [r3, #16]
 8007b42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b4a:	d10e      	bne.n	8007b6a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	68db      	ldr	r3, [r3, #12]
 8007b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b56:	2b80      	cmp	r3, #128	@ 0x80
 8007b58:	d107      	bne.n	8007b6a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007b62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f000 fd8d 	bl	8008684 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	691b      	ldr	r3, [r3, #16]
 8007b70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b74:	2b40      	cmp	r3, #64	@ 0x40
 8007b76:	d10e      	bne.n	8007b96 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	68db      	ldr	r3, [r3, #12]
 8007b7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b82:	2b40      	cmp	r3, #64	@ 0x40
 8007b84:	d107      	bne.n	8007b96 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007b8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007b90:	6878      	ldr	r0, [r7, #4]
 8007b92:	f000 f94d 	bl	8007e30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	691b      	ldr	r3, [r3, #16]
 8007b9c:	f003 0320 	and.w	r3, r3, #32
 8007ba0:	2b20      	cmp	r3, #32
 8007ba2:	d10e      	bne.n	8007bc2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	68db      	ldr	r3, [r3, #12]
 8007baa:	f003 0320 	and.w	r3, r3, #32
 8007bae:	2b20      	cmp	r3, #32
 8007bb0:	d107      	bne.n	8007bc2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f06f 0220 	mvn.w	r2, #32
 8007bba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007bbc:	6878      	ldr	r0, [r7, #4]
 8007bbe:	f000 fd4d 	bl	800865c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007bc2:	bf00      	nop
 8007bc4:	3708      	adds	r7, #8
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}
	...

08007bcc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b086      	sub	sp, #24
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	60f8      	str	r0, [r7, #12]
 8007bd4:	60b9      	str	r1, [r7, #8]
 8007bd6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007be2:	2b01      	cmp	r3, #1
 8007be4:	d101      	bne.n	8007bea <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007be6:	2302      	movs	r3, #2
 8007be8:	e0ff      	b.n	8007dea <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2201      	movs	r2, #1
 8007bee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2b14      	cmp	r3, #20
 8007bf6:	f200 80f0 	bhi.w	8007dda <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007bfa:	a201      	add	r2, pc, #4	@ (adr r2, 8007c00 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c00:	08007c55 	.word	0x08007c55
 8007c04:	08007ddb 	.word	0x08007ddb
 8007c08:	08007ddb 	.word	0x08007ddb
 8007c0c:	08007ddb 	.word	0x08007ddb
 8007c10:	08007c95 	.word	0x08007c95
 8007c14:	08007ddb 	.word	0x08007ddb
 8007c18:	08007ddb 	.word	0x08007ddb
 8007c1c:	08007ddb 	.word	0x08007ddb
 8007c20:	08007cd7 	.word	0x08007cd7
 8007c24:	08007ddb 	.word	0x08007ddb
 8007c28:	08007ddb 	.word	0x08007ddb
 8007c2c:	08007ddb 	.word	0x08007ddb
 8007c30:	08007d17 	.word	0x08007d17
 8007c34:	08007ddb 	.word	0x08007ddb
 8007c38:	08007ddb 	.word	0x08007ddb
 8007c3c:	08007ddb 	.word	0x08007ddb
 8007c40:	08007d59 	.word	0x08007d59
 8007c44:	08007ddb 	.word	0x08007ddb
 8007c48:	08007ddb 	.word	0x08007ddb
 8007c4c:	08007ddb 	.word	0x08007ddb
 8007c50:	08007d99 	.word	0x08007d99
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	68b9      	ldr	r1, [r7, #8]
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	f000 f982 	bl	8007f64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	699a      	ldr	r2, [r3, #24]
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f042 0208 	orr.w	r2, r2, #8
 8007c6e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	699a      	ldr	r2, [r3, #24]
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f022 0204 	bic.w	r2, r2, #4
 8007c7e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	6999      	ldr	r1, [r3, #24]
 8007c86:	68bb      	ldr	r3, [r7, #8]
 8007c88:	691a      	ldr	r2, [r3, #16]
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	430a      	orrs	r2, r1
 8007c90:	619a      	str	r2, [r3, #24]
      break;
 8007c92:	e0a5      	b.n	8007de0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	68b9      	ldr	r1, [r7, #8]
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	f000 f9f2 	bl	8008084 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	699a      	ldr	r2, [r3, #24]
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007cae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	699a      	ldr	r2, [r3, #24]
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007cbe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	6999      	ldr	r1, [r3, #24]
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	691b      	ldr	r3, [r3, #16]
 8007cca:	021a      	lsls	r2, r3, #8
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	430a      	orrs	r2, r1
 8007cd2:	619a      	str	r2, [r3, #24]
      break;
 8007cd4:	e084      	b.n	8007de0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	68b9      	ldr	r1, [r7, #8]
 8007cdc:	4618      	mov	r0, r3
 8007cde:	f000 fa5b 	bl	8008198 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	69da      	ldr	r2, [r3, #28]
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f042 0208 	orr.w	r2, r2, #8
 8007cf0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	69da      	ldr	r2, [r3, #28]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f022 0204 	bic.w	r2, r2, #4
 8007d00:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	69d9      	ldr	r1, [r3, #28]
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	691a      	ldr	r2, [r3, #16]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	430a      	orrs	r2, r1
 8007d12:	61da      	str	r2, [r3, #28]
      break;
 8007d14:	e064      	b.n	8007de0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	68b9      	ldr	r1, [r7, #8]
 8007d1c:	4618      	mov	r0, r3
 8007d1e:	f000 fac3 	bl	80082a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	69da      	ldr	r2, [r3, #28]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	69da      	ldr	r2, [r3, #28]
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	69d9      	ldr	r1, [r3, #28]
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	691b      	ldr	r3, [r3, #16]
 8007d4c:	021a      	lsls	r2, r3, #8
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	430a      	orrs	r2, r1
 8007d54:	61da      	str	r2, [r3, #28]
      break;
 8007d56:	e043      	b.n	8007de0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	68b9      	ldr	r1, [r7, #8]
 8007d5e:	4618      	mov	r0, r3
 8007d60:	f000 fb0c 	bl	800837c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f042 0208 	orr.w	r2, r2, #8
 8007d72:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f022 0204 	bic.w	r2, r2, #4
 8007d82:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	691a      	ldr	r2, [r3, #16]
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	430a      	orrs	r2, r1
 8007d94:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007d96:	e023      	b.n	8007de0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	68b9      	ldr	r1, [r7, #8]
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f000 fb50 	bl	8008444 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007db2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007dc2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	691b      	ldr	r3, [r3, #16]
 8007dce:	021a      	lsls	r2, r3, #8
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	430a      	orrs	r2, r1
 8007dd6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007dd8:	e002      	b.n	8007de0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8007dda:	2301      	movs	r3, #1
 8007ddc:	75fb      	strb	r3, [r7, #23]
      break;
 8007dde:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2200      	movs	r2, #0
 8007de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007de8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3718      	adds	r7, #24
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}
 8007df2:	bf00      	nop

08007df4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007df4:	b480      	push	{r7}
 8007df6:	b083      	sub	sp, #12
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007dfc:	bf00      	nop
 8007dfe:	370c      	adds	r7, #12
 8007e00:	46bd      	mov	sp, r7
 8007e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e06:	4770      	bx	lr

08007e08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b083      	sub	sp, #12
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007e10:	bf00      	nop
 8007e12:	370c      	adds	r7, #12
 8007e14:	46bd      	mov	sp, r7
 8007e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1a:	4770      	bx	lr

08007e1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b083      	sub	sp, #12
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007e24:	bf00      	nop
 8007e26:	370c      	adds	r7, #12
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2e:	4770      	bx	lr

08007e30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007e30:	b480      	push	{r7}
 8007e32:	b083      	sub	sp, #12
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007e38:	bf00      	nop
 8007e3a:	370c      	adds	r7, #12
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e42:	4770      	bx	lr

08007e44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007e44:	b480      	push	{r7}
 8007e46:	b085      	sub	sp, #20
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
 8007e4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	4a3c      	ldr	r2, [pc, #240]	@ (8007f48 <TIM_Base_SetConfig+0x104>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d00f      	beq.n	8007e7c <TIM_Base_SetConfig+0x38>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e62:	d00b      	beq.n	8007e7c <TIM_Base_SetConfig+0x38>
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	4a39      	ldr	r2, [pc, #228]	@ (8007f4c <TIM_Base_SetConfig+0x108>)
 8007e68:	4293      	cmp	r3, r2
 8007e6a:	d007      	beq.n	8007e7c <TIM_Base_SetConfig+0x38>
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	4a38      	ldr	r2, [pc, #224]	@ (8007f50 <TIM_Base_SetConfig+0x10c>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d003      	beq.n	8007e7c <TIM_Base_SetConfig+0x38>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	4a37      	ldr	r2, [pc, #220]	@ (8007f54 <TIM_Base_SetConfig+0x110>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d108      	bne.n	8007e8e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	4a2d      	ldr	r2, [pc, #180]	@ (8007f48 <TIM_Base_SetConfig+0x104>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d01b      	beq.n	8007ece <TIM_Base_SetConfig+0x8a>
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e9c:	d017      	beq.n	8007ece <TIM_Base_SetConfig+0x8a>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	4a2a      	ldr	r2, [pc, #168]	@ (8007f4c <TIM_Base_SetConfig+0x108>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d013      	beq.n	8007ece <TIM_Base_SetConfig+0x8a>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	4a29      	ldr	r2, [pc, #164]	@ (8007f50 <TIM_Base_SetConfig+0x10c>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d00f      	beq.n	8007ece <TIM_Base_SetConfig+0x8a>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	4a28      	ldr	r2, [pc, #160]	@ (8007f54 <TIM_Base_SetConfig+0x110>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d00b      	beq.n	8007ece <TIM_Base_SetConfig+0x8a>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	4a27      	ldr	r2, [pc, #156]	@ (8007f58 <TIM_Base_SetConfig+0x114>)
 8007eba:	4293      	cmp	r3, r2
 8007ebc:	d007      	beq.n	8007ece <TIM_Base_SetConfig+0x8a>
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	4a26      	ldr	r2, [pc, #152]	@ (8007f5c <TIM_Base_SetConfig+0x118>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d003      	beq.n	8007ece <TIM_Base_SetConfig+0x8a>
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	4a25      	ldr	r2, [pc, #148]	@ (8007f60 <TIM_Base_SetConfig+0x11c>)
 8007eca:	4293      	cmp	r3, r2
 8007ecc:	d108      	bne.n	8007ee0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ed4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	68db      	ldr	r3, [r3, #12]
 8007eda:	68fa      	ldr	r2, [r7, #12]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	695b      	ldr	r3, [r3, #20]
 8007eea:	4313      	orrs	r3, r2
 8007eec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	68fa      	ldr	r2, [r7, #12]
 8007ef2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	689a      	ldr	r2, [r3, #8]
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	681a      	ldr	r2, [r3, #0]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	4a10      	ldr	r2, [pc, #64]	@ (8007f48 <TIM_Base_SetConfig+0x104>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d00f      	beq.n	8007f2c <TIM_Base_SetConfig+0xe8>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	4a11      	ldr	r2, [pc, #68]	@ (8007f54 <TIM_Base_SetConfig+0x110>)
 8007f10:	4293      	cmp	r3, r2
 8007f12:	d00b      	beq.n	8007f2c <TIM_Base_SetConfig+0xe8>
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	4a10      	ldr	r2, [pc, #64]	@ (8007f58 <TIM_Base_SetConfig+0x114>)
 8007f18:	4293      	cmp	r3, r2
 8007f1a:	d007      	beq.n	8007f2c <TIM_Base_SetConfig+0xe8>
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	4a0f      	ldr	r2, [pc, #60]	@ (8007f5c <TIM_Base_SetConfig+0x118>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d003      	beq.n	8007f2c <TIM_Base_SetConfig+0xe8>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	4a0e      	ldr	r2, [pc, #56]	@ (8007f60 <TIM_Base_SetConfig+0x11c>)
 8007f28:	4293      	cmp	r3, r2
 8007f2a:	d103      	bne.n	8007f34 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	691a      	ldr	r2, [r3, #16]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2201      	movs	r2, #1
 8007f38:	615a      	str	r2, [r3, #20]
}
 8007f3a:	bf00      	nop
 8007f3c:	3714      	adds	r7, #20
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr
 8007f46:	bf00      	nop
 8007f48:	40012c00 	.word	0x40012c00
 8007f4c:	40000400 	.word	0x40000400
 8007f50:	40000800 	.word	0x40000800
 8007f54:	40013400 	.word	0x40013400
 8007f58:	40014000 	.word	0x40014000
 8007f5c:	40014400 	.word	0x40014400
 8007f60:	40014800 	.word	0x40014800

08007f64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b087      	sub	sp, #28
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
 8007f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6a1b      	ldr	r3, [r3, #32]
 8007f72:	f023 0201 	bic.w	r2, r3, #1
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6a1b      	ldr	r3, [r3, #32]
 8007f7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	699b      	ldr	r3, [r3, #24]
 8007f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007f92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	f023 0303 	bic.w	r3, r3, #3
 8007f9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	68fa      	ldr	r2, [r7, #12]
 8007fa6:	4313      	orrs	r3, r2
 8007fa8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	f023 0302 	bic.w	r3, r3, #2
 8007fb0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	697a      	ldr	r2, [r7, #20]
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	4a2c      	ldr	r2, [pc, #176]	@ (8008070 <TIM_OC1_SetConfig+0x10c>)
 8007fc0:	4293      	cmp	r3, r2
 8007fc2:	d00f      	beq.n	8007fe4 <TIM_OC1_SetConfig+0x80>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	4a2b      	ldr	r2, [pc, #172]	@ (8008074 <TIM_OC1_SetConfig+0x110>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d00b      	beq.n	8007fe4 <TIM_OC1_SetConfig+0x80>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	4a2a      	ldr	r2, [pc, #168]	@ (8008078 <TIM_OC1_SetConfig+0x114>)
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d007      	beq.n	8007fe4 <TIM_OC1_SetConfig+0x80>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	4a29      	ldr	r2, [pc, #164]	@ (800807c <TIM_OC1_SetConfig+0x118>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d003      	beq.n	8007fe4 <TIM_OC1_SetConfig+0x80>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	4a28      	ldr	r2, [pc, #160]	@ (8008080 <TIM_OC1_SetConfig+0x11c>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d10c      	bne.n	8007ffe <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	f023 0308 	bic.w	r3, r3, #8
 8007fea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	68db      	ldr	r3, [r3, #12]
 8007ff0:	697a      	ldr	r2, [r7, #20]
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	f023 0304 	bic.w	r3, r3, #4
 8007ffc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	4a1b      	ldr	r2, [pc, #108]	@ (8008070 <TIM_OC1_SetConfig+0x10c>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d00f      	beq.n	8008026 <TIM_OC1_SetConfig+0xc2>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	4a1a      	ldr	r2, [pc, #104]	@ (8008074 <TIM_OC1_SetConfig+0x110>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d00b      	beq.n	8008026 <TIM_OC1_SetConfig+0xc2>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	4a19      	ldr	r2, [pc, #100]	@ (8008078 <TIM_OC1_SetConfig+0x114>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d007      	beq.n	8008026 <TIM_OC1_SetConfig+0xc2>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	4a18      	ldr	r2, [pc, #96]	@ (800807c <TIM_OC1_SetConfig+0x118>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d003      	beq.n	8008026 <TIM_OC1_SetConfig+0xc2>
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	4a17      	ldr	r2, [pc, #92]	@ (8008080 <TIM_OC1_SetConfig+0x11c>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d111      	bne.n	800804a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800802c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008034:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	695b      	ldr	r3, [r3, #20]
 800803a:	693a      	ldr	r2, [r7, #16]
 800803c:	4313      	orrs	r3, r2
 800803e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	699b      	ldr	r3, [r3, #24]
 8008044:	693a      	ldr	r2, [r7, #16]
 8008046:	4313      	orrs	r3, r2
 8008048:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	693a      	ldr	r2, [r7, #16]
 800804e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	68fa      	ldr	r2, [r7, #12]
 8008054:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008056:	683b      	ldr	r3, [r7, #0]
 8008058:	685a      	ldr	r2, [r3, #4]
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	697a      	ldr	r2, [r7, #20]
 8008062:	621a      	str	r2, [r3, #32]
}
 8008064:	bf00      	nop
 8008066:	371c      	adds	r7, #28
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr
 8008070:	40012c00 	.word	0x40012c00
 8008074:	40013400 	.word	0x40013400
 8008078:	40014000 	.word	0x40014000
 800807c:	40014400 	.word	0x40014400
 8008080:	40014800 	.word	0x40014800

08008084 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008084:	b480      	push	{r7}
 8008086:	b087      	sub	sp, #28
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6a1b      	ldr	r3, [r3, #32]
 8008092:	f023 0210 	bic.w	r2, r3, #16
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6a1b      	ldr	r3, [r3, #32]
 800809e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	685b      	ldr	r3, [r3, #4]
 80080a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	699b      	ldr	r3, [r3, #24]
 80080aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80080b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80080b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80080be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80080c0:	683b      	ldr	r3, [r7, #0]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	021b      	lsls	r3, r3, #8
 80080c6:	68fa      	ldr	r2, [r7, #12]
 80080c8:	4313      	orrs	r3, r2
 80080ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	f023 0320 	bic.w	r3, r3, #32
 80080d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	011b      	lsls	r3, r3, #4
 80080da:	697a      	ldr	r2, [r7, #20]
 80080dc:	4313      	orrs	r3, r2
 80080de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	4a28      	ldr	r2, [pc, #160]	@ (8008184 <TIM_OC2_SetConfig+0x100>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d003      	beq.n	80080f0 <TIM_OC2_SetConfig+0x6c>
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	4a27      	ldr	r2, [pc, #156]	@ (8008188 <TIM_OC2_SetConfig+0x104>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d10d      	bne.n	800810c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80080f0:	697b      	ldr	r3, [r7, #20]
 80080f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	68db      	ldr	r3, [r3, #12]
 80080fc:	011b      	lsls	r3, r3, #4
 80080fe:	697a      	ldr	r2, [r7, #20]
 8008100:	4313      	orrs	r3, r2
 8008102:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008104:	697b      	ldr	r3, [r7, #20]
 8008106:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800810a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	4a1d      	ldr	r2, [pc, #116]	@ (8008184 <TIM_OC2_SetConfig+0x100>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d00f      	beq.n	8008134 <TIM_OC2_SetConfig+0xb0>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	4a1c      	ldr	r2, [pc, #112]	@ (8008188 <TIM_OC2_SetConfig+0x104>)
 8008118:	4293      	cmp	r3, r2
 800811a:	d00b      	beq.n	8008134 <TIM_OC2_SetConfig+0xb0>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	4a1b      	ldr	r2, [pc, #108]	@ (800818c <TIM_OC2_SetConfig+0x108>)
 8008120:	4293      	cmp	r3, r2
 8008122:	d007      	beq.n	8008134 <TIM_OC2_SetConfig+0xb0>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	4a1a      	ldr	r2, [pc, #104]	@ (8008190 <TIM_OC2_SetConfig+0x10c>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d003      	beq.n	8008134 <TIM_OC2_SetConfig+0xb0>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	4a19      	ldr	r2, [pc, #100]	@ (8008194 <TIM_OC2_SetConfig+0x110>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d113      	bne.n	800815c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008134:	693b      	ldr	r3, [r7, #16]
 8008136:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800813a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008142:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	695b      	ldr	r3, [r3, #20]
 8008148:	009b      	lsls	r3, r3, #2
 800814a:	693a      	ldr	r2, [r7, #16]
 800814c:	4313      	orrs	r3, r2
 800814e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	699b      	ldr	r3, [r3, #24]
 8008154:	009b      	lsls	r3, r3, #2
 8008156:	693a      	ldr	r2, [r7, #16]
 8008158:	4313      	orrs	r3, r2
 800815a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	693a      	ldr	r2, [r7, #16]
 8008160:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	68fa      	ldr	r2, [r7, #12]
 8008166:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	685a      	ldr	r2, [r3, #4]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	697a      	ldr	r2, [r7, #20]
 8008174:	621a      	str	r2, [r3, #32]
}
 8008176:	bf00      	nop
 8008178:	371c      	adds	r7, #28
 800817a:	46bd      	mov	sp, r7
 800817c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008180:	4770      	bx	lr
 8008182:	bf00      	nop
 8008184:	40012c00 	.word	0x40012c00
 8008188:	40013400 	.word	0x40013400
 800818c:	40014000 	.word	0x40014000
 8008190:	40014400 	.word	0x40014400
 8008194:	40014800 	.word	0x40014800

08008198 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008198:	b480      	push	{r7}
 800819a:	b087      	sub	sp, #28
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
 80081a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6a1b      	ldr	r3, [r3, #32]
 80081a6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6a1b      	ldr	r3, [r3, #32]
 80081b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	685b      	ldr	r3, [r3, #4]
 80081b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	69db      	ldr	r3, [r3, #28]
 80081be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80081c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	f023 0303 	bic.w	r3, r3, #3
 80081d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	68fa      	ldr	r2, [r7, #12]
 80081da:	4313      	orrs	r3, r2
 80081dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80081e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	689b      	ldr	r3, [r3, #8]
 80081ea:	021b      	lsls	r3, r3, #8
 80081ec:	697a      	ldr	r2, [r7, #20]
 80081ee:	4313      	orrs	r3, r2
 80081f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	4a27      	ldr	r2, [pc, #156]	@ (8008294 <TIM_OC3_SetConfig+0xfc>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d003      	beq.n	8008202 <TIM_OC3_SetConfig+0x6a>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	4a26      	ldr	r2, [pc, #152]	@ (8008298 <TIM_OC3_SetConfig+0x100>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d10d      	bne.n	800821e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008202:	697b      	ldr	r3, [r7, #20]
 8008204:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008208:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	68db      	ldr	r3, [r3, #12]
 800820e:	021b      	lsls	r3, r3, #8
 8008210:	697a      	ldr	r2, [r7, #20]
 8008212:	4313      	orrs	r3, r2
 8008214:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008216:	697b      	ldr	r3, [r7, #20]
 8008218:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800821c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	4a1c      	ldr	r2, [pc, #112]	@ (8008294 <TIM_OC3_SetConfig+0xfc>)
 8008222:	4293      	cmp	r3, r2
 8008224:	d00f      	beq.n	8008246 <TIM_OC3_SetConfig+0xae>
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	4a1b      	ldr	r2, [pc, #108]	@ (8008298 <TIM_OC3_SetConfig+0x100>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d00b      	beq.n	8008246 <TIM_OC3_SetConfig+0xae>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	4a1a      	ldr	r2, [pc, #104]	@ (800829c <TIM_OC3_SetConfig+0x104>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d007      	beq.n	8008246 <TIM_OC3_SetConfig+0xae>
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	4a19      	ldr	r2, [pc, #100]	@ (80082a0 <TIM_OC3_SetConfig+0x108>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d003      	beq.n	8008246 <TIM_OC3_SetConfig+0xae>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4a18      	ldr	r2, [pc, #96]	@ (80082a4 <TIM_OC3_SetConfig+0x10c>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d113      	bne.n	800826e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008246:	693b      	ldr	r3, [r7, #16]
 8008248:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800824c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008254:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	695b      	ldr	r3, [r3, #20]
 800825a:	011b      	lsls	r3, r3, #4
 800825c:	693a      	ldr	r2, [r7, #16]
 800825e:	4313      	orrs	r3, r2
 8008260:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	699b      	ldr	r3, [r3, #24]
 8008266:	011b      	lsls	r3, r3, #4
 8008268:	693a      	ldr	r2, [r7, #16]
 800826a:	4313      	orrs	r3, r2
 800826c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	693a      	ldr	r2, [r7, #16]
 8008272:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	68fa      	ldr	r2, [r7, #12]
 8008278:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	685a      	ldr	r2, [r3, #4]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	697a      	ldr	r2, [r7, #20]
 8008286:	621a      	str	r2, [r3, #32]
}
 8008288:	bf00      	nop
 800828a:	371c      	adds	r7, #28
 800828c:	46bd      	mov	sp, r7
 800828e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008292:	4770      	bx	lr
 8008294:	40012c00 	.word	0x40012c00
 8008298:	40013400 	.word	0x40013400
 800829c:	40014000 	.word	0x40014000
 80082a0:	40014400 	.word	0x40014400
 80082a4:	40014800 	.word	0x40014800

080082a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b087      	sub	sp, #28
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6a1b      	ldr	r3, [r3, #32]
 80082b6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6a1b      	ldr	r3, [r3, #32]
 80082c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	69db      	ldr	r3, [r3, #28]
 80082ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80082d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80082e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	021b      	lsls	r3, r3, #8
 80082ea:	68fa      	ldr	r2, [r7, #12]
 80082ec:	4313      	orrs	r3, r2
 80082ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80082f0:	693b      	ldr	r3, [r7, #16]
 80082f2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80082f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	689b      	ldr	r3, [r3, #8]
 80082fc:	031b      	lsls	r3, r3, #12
 80082fe:	693a      	ldr	r2, [r7, #16]
 8008300:	4313      	orrs	r3, r2
 8008302:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	4a18      	ldr	r2, [pc, #96]	@ (8008368 <TIM_OC4_SetConfig+0xc0>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d00f      	beq.n	800832c <TIM_OC4_SetConfig+0x84>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	4a17      	ldr	r2, [pc, #92]	@ (800836c <TIM_OC4_SetConfig+0xc4>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d00b      	beq.n	800832c <TIM_OC4_SetConfig+0x84>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	4a16      	ldr	r2, [pc, #88]	@ (8008370 <TIM_OC4_SetConfig+0xc8>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d007      	beq.n	800832c <TIM_OC4_SetConfig+0x84>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	4a15      	ldr	r2, [pc, #84]	@ (8008374 <TIM_OC4_SetConfig+0xcc>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d003      	beq.n	800832c <TIM_OC4_SetConfig+0x84>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	4a14      	ldr	r2, [pc, #80]	@ (8008378 <TIM_OC4_SetConfig+0xd0>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d109      	bne.n	8008340 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008332:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008334:	683b      	ldr	r3, [r7, #0]
 8008336:	695b      	ldr	r3, [r3, #20]
 8008338:	019b      	lsls	r3, r3, #6
 800833a:	697a      	ldr	r2, [r7, #20]
 800833c:	4313      	orrs	r3, r2
 800833e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	697a      	ldr	r2, [r7, #20]
 8008344:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	68fa      	ldr	r2, [r7, #12]
 800834a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800834c:	683b      	ldr	r3, [r7, #0]
 800834e:	685a      	ldr	r2, [r3, #4]
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	693a      	ldr	r2, [r7, #16]
 8008358:	621a      	str	r2, [r3, #32]
}
 800835a:	bf00      	nop
 800835c:	371c      	adds	r7, #28
 800835e:	46bd      	mov	sp, r7
 8008360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008364:	4770      	bx	lr
 8008366:	bf00      	nop
 8008368:	40012c00 	.word	0x40012c00
 800836c:	40013400 	.word	0x40013400
 8008370:	40014000 	.word	0x40014000
 8008374:	40014400 	.word	0x40014400
 8008378:	40014800 	.word	0x40014800

0800837c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800837c:	b480      	push	{r7}
 800837e:	b087      	sub	sp, #28
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	6a1b      	ldr	r3, [r3, #32]
 800838a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	6a1b      	ldr	r3, [r3, #32]
 8008396:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80083a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80083aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80083b0:	683b      	ldr	r3, [r7, #0]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	68fa      	ldr	r2, [r7, #12]
 80083b6:	4313      	orrs	r3, r2
 80083b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80083ba:	693b      	ldr	r3, [r7, #16]
 80083bc:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80083c0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80083c2:	683b      	ldr	r3, [r7, #0]
 80083c4:	689b      	ldr	r3, [r3, #8]
 80083c6:	041b      	lsls	r3, r3, #16
 80083c8:	693a      	ldr	r2, [r7, #16]
 80083ca:	4313      	orrs	r3, r2
 80083cc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	4a17      	ldr	r2, [pc, #92]	@ (8008430 <TIM_OC5_SetConfig+0xb4>)
 80083d2:	4293      	cmp	r3, r2
 80083d4:	d00f      	beq.n	80083f6 <TIM_OC5_SetConfig+0x7a>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	4a16      	ldr	r2, [pc, #88]	@ (8008434 <TIM_OC5_SetConfig+0xb8>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d00b      	beq.n	80083f6 <TIM_OC5_SetConfig+0x7a>
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	4a15      	ldr	r2, [pc, #84]	@ (8008438 <TIM_OC5_SetConfig+0xbc>)
 80083e2:	4293      	cmp	r3, r2
 80083e4:	d007      	beq.n	80083f6 <TIM_OC5_SetConfig+0x7a>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	4a14      	ldr	r2, [pc, #80]	@ (800843c <TIM_OC5_SetConfig+0xc0>)
 80083ea:	4293      	cmp	r3, r2
 80083ec:	d003      	beq.n	80083f6 <TIM_OC5_SetConfig+0x7a>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	4a13      	ldr	r2, [pc, #76]	@ (8008440 <TIM_OC5_SetConfig+0xc4>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d109      	bne.n	800840a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80083fc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	695b      	ldr	r3, [r3, #20]
 8008402:	021b      	lsls	r3, r3, #8
 8008404:	697a      	ldr	r2, [r7, #20]
 8008406:	4313      	orrs	r3, r2
 8008408:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	697a      	ldr	r2, [r7, #20]
 800840e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	68fa      	ldr	r2, [r7, #12]
 8008414:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008416:	683b      	ldr	r3, [r7, #0]
 8008418:	685a      	ldr	r2, [r3, #4]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	693a      	ldr	r2, [r7, #16]
 8008422:	621a      	str	r2, [r3, #32]
}
 8008424:	bf00      	nop
 8008426:	371c      	adds	r7, #28
 8008428:	46bd      	mov	sp, r7
 800842a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842e:	4770      	bx	lr
 8008430:	40012c00 	.word	0x40012c00
 8008434:	40013400 	.word	0x40013400
 8008438:	40014000 	.word	0x40014000
 800843c:	40014400 	.word	0x40014400
 8008440:	40014800 	.word	0x40014800

08008444 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008444:	b480      	push	{r7}
 8008446:	b087      	sub	sp, #28
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	6a1b      	ldr	r3, [r3, #32]
 8008452:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6a1b      	ldr	r3, [r3, #32]
 800845e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800846a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008472:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008476:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	021b      	lsls	r3, r3, #8
 800847e:	68fa      	ldr	r2, [r7, #12]
 8008480:	4313      	orrs	r3, r2
 8008482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800848a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	689b      	ldr	r3, [r3, #8]
 8008490:	051b      	lsls	r3, r3, #20
 8008492:	693a      	ldr	r2, [r7, #16]
 8008494:	4313      	orrs	r3, r2
 8008496:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	4a18      	ldr	r2, [pc, #96]	@ (80084fc <TIM_OC6_SetConfig+0xb8>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d00f      	beq.n	80084c0 <TIM_OC6_SetConfig+0x7c>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	4a17      	ldr	r2, [pc, #92]	@ (8008500 <TIM_OC6_SetConfig+0xbc>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d00b      	beq.n	80084c0 <TIM_OC6_SetConfig+0x7c>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	4a16      	ldr	r2, [pc, #88]	@ (8008504 <TIM_OC6_SetConfig+0xc0>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d007      	beq.n	80084c0 <TIM_OC6_SetConfig+0x7c>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	4a15      	ldr	r2, [pc, #84]	@ (8008508 <TIM_OC6_SetConfig+0xc4>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d003      	beq.n	80084c0 <TIM_OC6_SetConfig+0x7c>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	4a14      	ldr	r2, [pc, #80]	@ (800850c <TIM_OC6_SetConfig+0xc8>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d109      	bne.n	80084d4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80084c6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	695b      	ldr	r3, [r3, #20]
 80084cc:	029b      	lsls	r3, r3, #10
 80084ce:	697a      	ldr	r2, [r7, #20]
 80084d0:	4313      	orrs	r3, r2
 80084d2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	697a      	ldr	r2, [r7, #20]
 80084d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	68fa      	ldr	r2, [r7, #12]
 80084de:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	685a      	ldr	r2, [r3, #4]
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	693a      	ldr	r2, [r7, #16]
 80084ec:	621a      	str	r2, [r3, #32]
}
 80084ee:	bf00      	nop
 80084f0:	371c      	adds	r7, #28
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop
 80084fc:	40012c00 	.word	0x40012c00
 8008500:	40013400 	.word	0x40013400
 8008504:	40014000 	.word	0x40014000
 8008508:	40014400 	.word	0x40014400
 800850c:	40014800 	.word	0x40014800

08008510 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008510:	b480      	push	{r7}
 8008512:	b087      	sub	sp, #28
 8008514:	af00      	add	r7, sp, #0
 8008516:	60f8      	str	r0, [r7, #12]
 8008518:	60b9      	str	r1, [r7, #8]
 800851a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	f003 031f 	and.w	r3, r3, #31
 8008522:	2201      	movs	r2, #1
 8008524:	fa02 f303 	lsl.w	r3, r2, r3
 8008528:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	6a1a      	ldr	r2, [r3, #32]
 800852e:	697b      	ldr	r3, [r7, #20]
 8008530:	43db      	mvns	r3, r3
 8008532:	401a      	ands	r2, r3
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	6a1a      	ldr	r2, [r3, #32]
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	f003 031f 	and.w	r3, r3, #31
 8008542:	6879      	ldr	r1, [r7, #4]
 8008544:	fa01 f303 	lsl.w	r3, r1, r3
 8008548:	431a      	orrs	r2, r3
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	621a      	str	r2, [r3, #32]
}
 800854e:	bf00      	nop
 8008550:	371c      	adds	r7, #28
 8008552:	46bd      	mov	sp, r7
 8008554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008558:	4770      	bx	lr
	...

0800855c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800855c:	b480      	push	{r7}
 800855e:	b085      	sub	sp, #20
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
 8008564:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800856c:	2b01      	cmp	r3, #1
 800856e:	d101      	bne.n	8008574 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008570:	2302      	movs	r3, #2
 8008572:	e063      	b.n	800863c <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2202      	movs	r2, #2
 8008580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	685b      	ldr	r3, [r3, #4]
 800858a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	689b      	ldr	r3, [r3, #8]
 8008592:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a2b      	ldr	r2, [pc, #172]	@ (8008648 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d004      	beq.n	80085a8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	4a2a      	ldr	r2, [pc, #168]	@ (800864c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80085a4:	4293      	cmp	r3, r2
 80085a6:	d108      	bne.n	80085ba <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80085ae:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	68fa      	ldr	r2, [r7, #12]
 80085b6:	4313      	orrs	r3, r2
 80085b8:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085c0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	68fa      	ldr	r2, [r7, #12]
 80085c8:	4313      	orrs	r3, r2
 80085ca:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	68fa      	ldr	r2, [r7, #12]
 80085d2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a1b      	ldr	r2, [pc, #108]	@ (8008648 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d018      	beq.n	8008610 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085e6:	d013      	beq.n	8008610 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a18      	ldr	r2, [pc, #96]	@ (8008650 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d00e      	beq.n	8008610 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a17      	ldr	r2, [pc, #92]	@ (8008654 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d009      	beq.n	8008610 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a12      	ldr	r2, [pc, #72]	@ (800864c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d004      	beq.n	8008610 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	4a13      	ldr	r2, [pc, #76]	@ (8008658 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d10c      	bne.n	800862a <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008610:	68bb      	ldr	r3, [r7, #8]
 8008612:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008616:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008618:	683b      	ldr	r3, [r7, #0]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	68ba      	ldr	r2, [r7, #8]
 800861e:	4313      	orrs	r3, r2
 8008620:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	68ba      	ldr	r2, [r7, #8]
 8008628:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2201      	movs	r2, #1
 800862e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800863a:	2300      	movs	r3, #0
}
 800863c:	4618      	mov	r0, r3
 800863e:	3714      	adds	r7, #20
 8008640:	46bd      	mov	sp, r7
 8008642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008646:	4770      	bx	lr
 8008648:	40012c00 	.word	0x40012c00
 800864c:	40013400 	.word	0x40013400
 8008650:	40000400 	.word	0x40000400
 8008654:	40000800 	.word	0x40000800
 8008658:	40014000 	.word	0x40014000

0800865c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800865c:	b480      	push	{r7}
 800865e:	b083      	sub	sp, #12
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008664:	bf00      	nop
 8008666:	370c      	adds	r7, #12
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr

08008670 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008670:	b480      	push	{r7}
 8008672:	b083      	sub	sp, #12
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008678:	bf00      	nop
 800867a:	370c      	adds	r7, #12
 800867c:	46bd      	mov	sp, r7
 800867e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008682:	4770      	bx	lr

08008684 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008684:	b480      	push	{r7}
 8008686:	b083      	sub	sp, #12
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800868c:	bf00      	nop
 800868e:	370c      	adds	r7, #12
 8008690:	46bd      	mov	sp, r7
 8008692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008696:	4770      	bx	lr

08008698 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b082      	sub	sp, #8
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d101      	bne.n	80086aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80086a6:	2301      	movs	r3, #1
 80086a8:	e040      	b.n	800872c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d106      	bne.n	80086c0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2200      	movs	r2, #0
 80086b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f7fa f978 	bl	80029b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2224      	movs	r2, #36	@ 0x24
 80086c4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	681a      	ldr	r2, [r3, #0]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f022 0201 	bic.w	r2, r2, #1
 80086d4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f000 fbfc 	bl	8008ed4 <UART_SetConfig>
 80086dc:	4603      	mov	r3, r0
 80086de:	2b01      	cmp	r3, #1
 80086e0:	d101      	bne.n	80086e6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80086e2:	2301      	movs	r3, #1
 80086e4:	e022      	b.n	800872c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d002      	beq.n	80086f4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 fdc4 	bl	800927c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	685a      	ldr	r2, [r3, #4]
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008702:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	689a      	ldr	r2, [r3, #8]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008712:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	681a      	ldr	r2, [r3, #0]
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	f042 0201 	orr.w	r2, r2, #1
 8008722:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008724:	6878      	ldr	r0, [r7, #4]
 8008726:	f000 fe4b 	bl	80093c0 <UART_CheckIdleState>
 800872a:	4603      	mov	r3, r0
}
 800872c:	4618      	mov	r0, r3
 800872e:	3708      	adds	r7, #8
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}

08008734 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b08a      	sub	sp, #40	@ 0x28
 8008738:	af00      	add	r7, sp, #0
 800873a:	60f8      	str	r0, [r7, #12]
 800873c:	60b9      	str	r1, [r7, #8]
 800873e:	4613      	mov	r3, r2
 8008740:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008748:	2b20      	cmp	r3, #32
 800874a:	d132      	bne.n	80087b2 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	2b00      	cmp	r3, #0
 8008750:	d002      	beq.n	8008758 <HAL_UART_Receive_IT+0x24>
 8008752:	88fb      	ldrh	r3, [r7, #6]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d101      	bne.n	800875c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008758:	2301      	movs	r3, #1
 800875a:	e02b      	b.n	80087b4 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2200      	movs	r2, #0
 8008760:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800876c:	2b00      	cmp	r3, #0
 800876e:	d018      	beq.n	80087a2 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008776:	697b      	ldr	r3, [r7, #20]
 8008778:	e853 3f00 	ldrex	r3, [r3]
 800877c:	613b      	str	r3, [r7, #16]
   return(result);
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008784:	627b      	str	r3, [r7, #36]	@ 0x24
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	461a      	mov	r2, r3
 800878c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878e:	623b      	str	r3, [r7, #32]
 8008790:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008792:	69f9      	ldr	r1, [r7, #28]
 8008794:	6a3a      	ldr	r2, [r7, #32]
 8008796:	e841 2300 	strex	r3, r2, [r1]
 800879a:	61bb      	str	r3, [r7, #24]
   return(result);
 800879c:	69bb      	ldr	r3, [r7, #24]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d1e6      	bne.n	8008770 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80087a2:	88fb      	ldrh	r3, [r7, #6]
 80087a4:	461a      	mov	r2, r3
 80087a6:	68b9      	ldr	r1, [r7, #8]
 80087a8:	68f8      	ldr	r0, [r7, #12]
 80087aa:	f000 ff19 	bl	80095e0 <UART_Start_Receive_IT>
 80087ae:	4603      	mov	r3, r0
 80087b0:	e000      	b.n	80087b4 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 80087b2:	2302      	movs	r3, #2
  }
}
 80087b4:	4618      	mov	r0, r3
 80087b6:	3728      	adds	r7, #40	@ 0x28
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bd80      	pop	{r7, pc}

080087bc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b08a      	sub	sp, #40	@ 0x28
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	60f8      	str	r0, [r7, #12]
 80087c4:	60b9      	str	r1, [r7, #8]
 80087c6:	4613      	mov	r3, r2
 80087c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80087ce:	2b20      	cmp	r3, #32
 80087d0:	d165      	bne.n	800889e <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d002      	beq.n	80087de <HAL_UART_Transmit_DMA+0x22>
 80087d8:	88fb      	ldrh	r3, [r7, #6]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d101      	bne.n	80087e2 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 80087de:	2301      	movs	r3, #1
 80087e0:	e05e      	b.n	80088a0 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	68ba      	ldr	r2, [r7, #8]
 80087e6:	64da      	str	r2, [r3, #76]	@ 0x4c
    huart->TxXferSize  = Size;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	88fa      	ldrh	r2, [r7, #6]
 80087ec:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80087f0:	68fb      	ldr	r3, [r7, #12]
 80087f2:	88fa      	ldrh	r2, [r7, #6]
 80087f4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2200      	movs	r2, #0
 80087fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	2221      	movs	r2, #33	@ 0x21
 8008804:	67da      	str	r2, [r3, #124]	@ 0x7c

    if (huart->hdmatx != NULL)
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800880a:	2b00      	cmp	r3, #0
 800880c:	d027      	beq.n	800885e <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008812:	4a25      	ldr	r2, [pc, #148]	@ (80088a8 <HAL_UART_Transmit_DMA+0xec>)
 8008814:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800881a:	4a24      	ldr	r2, [pc, #144]	@ (80088ac <HAL_UART_Transmit_DMA+0xf0>)
 800881c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008822:	4a23      	ldr	r2, [pc, #140]	@ (80088b0 <HAL_UART_Transmit_DMA+0xf4>)
 8008824:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800882a:	2200      	movs	r2, #0
 800882c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008836:	4619      	mov	r1, r3
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	3328      	adds	r3, #40	@ 0x28
 800883e:	461a      	mov	r2, r3
 8008840:	88fb      	ldrh	r3, [r7, #6]
 8008842:	f7fc fa37 	bl	8004cb4 <HAL_DMA_Start_IT>
 8008846:	4603      	mov	r3, r0
 8008848:	2b00      	cmp	r3, #0
 800884a:	d008      	beq.n	800885e <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	2210      	movs	r2, #16
 8008850:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2220      	movs	r2, #32
 8008858:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_ERROR;
 800885a:	2301      	movs	r3, #1
 800885c:	e020      	b.n	80088a0 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	2240      	movs	r2, #64	@ 0x40
 8008864:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	3308      	adds	r3, #8
 800886c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800886e:	697b      	ldr	r3, [r7, #20]
 8008870:	e853 3f00 	ldrex	r3, [r3]
 8008874:	613b      	str	r3, [r7, #16]
   return(result);
 8008876:	693b      	ldr	r3, [r7, #16]
 8008878:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800887c:	627b      	str	r3, [r7, #36]	@ 0x24
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	3308      	adds	r3, #8
 8008884:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008886:	623a      	str	r2, [r7, #32]
 8008888:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800888a:	69f9      	ldr	r1, [r7, #28]
 800888c:	6a3a      	ldr	r2, [r7, #32]
 800888e:	e841 2300 	strex	r3, r2, [r1]
 8008892:	61bb      	str	r3, [r7, #24]
   return(result);
 8008894:	69bb      	ldr	r3, [r7, #24]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d1e5      	bne.n	8008866 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 800889a:	2300      	movs	r3, #0
 800889c:	e000      	b.n	80088a0 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 800889e:	2302      	movs	r3, #2
  }
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	3728      	adds	r7, #40	@ 0x28
 80088a4:	46bd      	mov	sp, r7
 80088a6:	bd80      	pop	{r7, pc}
 80088a8:	0800985d 	.word	0x0800985d
 80088ac:	080098f1 	.word	0x080098f1
 80088b0:	0800990d 	.word	0x0800990d

080088b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b0ba      	sub	sp, #232	@ 0xe8
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	69db      	ldr	r3, [r3, #28]
 80088c2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	689b      	ldr	r3, [r3, #8]
 80088d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80088da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80088de:	f640 030f 	movw	r3, #2063	@ 0x80f
 80088e2:	4013      	ands	r3, r2
 80088e4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80088e8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d115      	bne.n	800891c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80088f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088f4:	f003 0320 	and.w	r3, r3, #32
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d00f      	beq.n	800891c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80088fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008900:	f003 0320 	and.w	r3, r3, #32
 8008904:	2b00      	cmp	r3, #0
 8008906:	d009      	beq.n	800891c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800890c:	2b00      	cmp	r3, #0
 800890e:	f000 82ab 	beq.w	8008e68 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	4798      	blx	r3
      }
      return;
 800891a:	e2a5      	b.n	8008e68 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800891c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008920:	2b00      	cmp	r3, #0
 8008922:	f000 8117 	beq.w	8008b54 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008926:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800892a:	f003 0301 	and.w	r3, r3, #1
 800892e:	2b00      	cmp	r3, #0
 8008930:	d106      	bne.n	8008940 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008932:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008936:	4b85      	ldr	r3, [pc, #532]	@ (8008b4c <HAL_UART_IRQHandler+0x298>)
 8008938:	4013      	ands	r3, r2
 800893a:	2b00      	cmp	r3, #0
 800893c:	f000 810a 	beq.w	8008b54 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008940:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008944:	f003 0301 	and.w	r3, r3, #1
 8008948:	2b00      	cmp	r3, #0
 800894a:	d011      	beq.n	8008970 <HAL_UART_IRQHandler+0xbc>
 800894c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008954:	2b00      	cmp	r3, #0
 8008956:	d00b      	beq.n	8008970 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	2201      	movs	r2, #1
 800895e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008966:	f043 0201 	orr.w	r2, r3, #1
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008970:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008974:	f003 0302 	and.w	r3, r3, #2
 8008978:	2b00      	cmp	r3, #0
 800897a:	d011      	beq.n	80089a0 <HAL_UART_IRQHandler+0xec>
 800897c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008980:	f003 0301 	and.w	r3, r3, #1
 8008984:	2b00      	cmp	r3, #0
 8008986:	d00b      	beq.n	80089a0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	2202      	movs	r2, #2
 800898e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008996:	f043 0204 	orr.w	r2, r3, #4
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80089a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089a4:	f003 0304 	and.w	r3, r3, #4
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d011      	beq.n	80089d0 <HAL_UART_IRQHandler+0x11c>
 80089ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089b0:	f003 0301 	and.w	r3, r3, #1
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d00b      	beq.n	80089d0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	2204      	movs	r2, #4
 80089be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80089c6:	f043 0202 	orr.w	r2, r3, #2
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80089d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80089d4:	f003 0308 	and.w	r3, r3, #8
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d017      	beq.n	8008a0c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80089dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80089e0:	f003 0320 	and.w	r3, r3, #32
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d105      	bne.n	80089f4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80089e8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80089ec:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d00b      	beq.n	8008a0c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	2208      	movs	r2, #8
 80089fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a02:	f043 0208 	orr.w	r2, r3, #8
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008a0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d012      	beq.n	8008a3e <HAL_UART_IRQHandler+0x18a>
 8008a18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a1c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d00c      	beq.n	8008a3e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008a2c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a34:	f043 0220 	orr.w	r2, r3, #32
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	f000 8211 	beq.w	8008e6c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008a4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a4e:	f003 0320 	and.w	r3, r3, #32
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d00d      	beq.n	8008a72 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008a56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a5a:	f003 0320 	and.w	r3, r3, #32
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d007      	beq.n	8008a72 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d003      	beq.n	8008a72 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a78:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	689b      	ldr	r3, [r3, #8]
 8008a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a86:	2b40      	cmp	r3, #64	@ 0x40
 8008a88:	d005      	beq.n	8008a96 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008a8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008a8e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d04f      	beq.n	8008b36 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a96:	6878      	ldr	r0, [r7, #4]
 8008a98:	f000 fe7c 	bl	8009794 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	689b      	ldr	r3, [r3, #8]
 8008aa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008aa6:	2b40      	cmp	r3, #64	@ 0x40
 8008aa8:	d141      	bne.n	8008b2e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	3308      	adds	r3, #8
 8008ab0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008ab8:	e853 3f00 	ldrex	r3, [r3]
 8008abc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008ac0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008ac4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ac8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	3308      	adds	r3, #8
 8008ad2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008ad6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008ada:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ade:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008ae2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008ae6:	e841 2300 	strex	r3, r2, [r1]
 8008aea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008aee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d1d9      	bne.n	8008aaa <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d013      	beq.n	8008b26 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b02:	4a13      	ldr	r2, [pc, #76]	@ (8008b50 <HAL_UART_IRQHandler+0x29c>)
 8008b04:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f7fc f96a 	bl	8004de4 <HAL_DMA_Abort_IT>
 8008b10:	4603      	mov	r3, r0
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d017      	beq.n	8008b46 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8008b20:	4610      	mov	r0, r2
 8008b22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b24:	e00f      	b.n	8008b46 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008b26:	6878      	ldr	r0, [r7, #4]
 8008b28:	f000 f9be 	bl	8008ea8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b2c:	e00b      	b.n	8008b46 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b2e:	6878      	ldr	r0, [r7, #4]
 8008b30:	f000 f9ba 	bl	8008ea8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b34:	e007      	b.n	8008b46 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008b36:	6878      	ldr	r0, [r7, #4]
 8008b38:	f000 f9b6 	bl	8008ea8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8008b44:	e192      	b.n	8008e6c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b46:	bf00      	nop
    return;
 8008b48:	e190      	b.n	8008e6c <HAL_UART_IRQHandler+0x5b8>
 8008b4a:	bf00      	nop
 8008b4c:	04000120 	.word	0x04000120
 8008b50:	0800998b 	.word	0x0800998b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b58:	2b01      	cmp	r3, #1
 8008b5a:	f040 814b 	bne.w	8008df4 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008b5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b62:	f003 0310 	and.w	r3, r3, #16
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	f000 8144 	beq.w	8008df4 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008b6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b70:	f003 0310 	and.w	r3, r3, #16
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	f000 813d 	beq.w	8008df4 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	2210      	movs	r2, #16
 8008b80:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	689b      	ldr	r3, [r3, #8]
 8008b88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b8c:	2b40      	cmp	r3, #64	@ 0x40
 8008b8e:	f040 80b5 	bne.w	8008cfc <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	685b      	ldr	r3, [r3, #4]
 8008b9a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008b9e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	f000 8164 	beq.w	8008e70 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008bae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008bb2:	429a      	cmp	r2, r3
 8008bb4:	f080 815c 	bcs.w	8008e70 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008bbe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008bc6:	699b      	ldr	r3, [r3, #24]
 8008bc8:	2b20      	cmp	r3, #32
 8008bca:	f000 8086 	beq.w	8008cda <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008bda:	e853 3f00 	ldrex	r3, [r3]
 8008bde:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008be2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008be6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008bea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	461a      	mov	r2, r3
 8008bf4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008bf8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008bfc:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c00:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008c04:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008c08:	e841 2300 	strex	r3, r2, [r1]
 8008c0c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008c10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d1da      	bne.n	8008bce <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	3308      	adds	r3, #8
 8008c1e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008c22:	e853 3f00 	ldrex	r3, [r3]
 8008c26:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008c28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008c2a:	f023 0301 	bic.w	r3, r3, #1
 8008c2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	3308      	adds	r3, #8
 8008c38:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008c3c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008c40:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c42:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008c44:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008c48:	e841 2300 	strex	r3, r2, [r1]
 8008c4c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008c4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d1e1      	bne.n	8008c18 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	3308      	adds	r3, #8
 8008c5a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008c5e:	e853 3f00 	ldrex	r3, [r3]
 8008c62:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008c64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008c6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	3308      	adds	r3, #8
 8008c74:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008c78:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008c7a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c7c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008c7e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008c80:	e841 2300 	strex	r3, r2, [r1]
 8008c84:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008c86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d1e3      	bne.n	8008c54 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	2220      	movs	r2, #32
 8008c90:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2200      	movs	r2, #0
 8008c98:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ca0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008ca2:	e853 3f00 	ldrex	r3, [r3]
 8008ca6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008ca8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008caa:	f023 0310 	bic.w	r3, r3, #16
 8008cae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	461a      	mov	r2, r3
 8008cb8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008cbc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008cbe:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cc0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008cc2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008cc4:	e841 2300 	strex	r3, r2, [r1]
 8008cc8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008cca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d1e4      	bne.n	8008c9a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008cd4:	4618      	mov	r0, r3
 8008cd6:	f7fc f84c 	bl	8004d72 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2202      	movs	r2, #2
 8008cde:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	1ad3      	subs	r3, r2, r3
 8008cf0:	b29b      	uxth	r3, r3
 8008cf2:	4619      	mov	r1, r3
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f000 f8e1 	bl	8008ebc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008cfa:	e0b9      	b.n	8008e70 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	1ad3      	subs	r3, r2, r3
 8008d0c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008d16:	b29b      	uxth	r3, r3
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	f000 80ab 	beq.w	8008e74 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8008d1e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	f000 80a6 	beq.w	8008e74 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d30:	e853 3f00 	ldrex	r3, [r3]
 8008d34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008d36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	461a      	mov	r2, r3
 8008d46:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008d4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008d4c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008d50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008d52:	e841 2300 	strex	r3, r2, [r1]
 8008d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008d58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d1e4      	bne.n	8008d28 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	3308      	adds	r3, #8
 8008d64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d68:	e853 3f00 	ldrex	r3, [r3]
 8008d6c:	623b      	str	r3, [r7, #32]
   return(result);
 8008d6e:	6a3b      	ldr	r3, [r7, #32]
 8008d70:	f023 0301 	bic.w	r3, r3, #1
 8008d74:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	3308      	adds	r3, #8
 8008d7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008d82:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d8a:	e841 2300 	strex	r3, r2, [r1]
 8008d8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d1e3      	bne.n	8008d5e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	2220      	movs	r2, #32
 8008d9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	2200      	movs	r2, #0
 8008da2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2200      	movs	r2, #0
 8008da8:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	e853 3f00 	ldrex	r3, [r3]
 8008db6:	60fb      	str	r3, [r7, #12]
   return(result);
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	f023 0310 	bic.w	r3, r3, #16
 8008dbe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008dcc:	61fb      	str	r3, [r7, #28]
 8008dce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dd0:	69b9      	ldr	r1, [r7, #24]
 8008dd2:	69fa      	ldr	r2, [r7, #28]
 8008dd4:	e841 2300 	strex	r3, r2, [r1]
 8008dd8:	617b      	str	r3, [r7, #20]
   return(result);
 8008dda:	697b      	ldr	r3, [r7, #20]
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d1e4      	bne.n	8008daa <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2202      	movs	r2, #2
 8008de4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008de6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008dea:	4619      	mov	r1, r3
 8008dec:	6878      	ldr	r0, [r7, #4]
 8008dee:	f000 f865 	bl	8008ebc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008df2:	e03f      	b.n	8008e74 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008df4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008df8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d00e      	beq.n	8008e1e <HAL_UART_IRQHandler+0x56a>
 8008e00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d008      	beq.n	8008e1e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008e14:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008e16:	6878      	ldr	r0, [r7, #4]
 8008e18:	f000 ff9f 	bl	8009d5a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008e1c:	e02d      	b.n	8008e7a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008e1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d00e      	beq.n	8008e48 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008e2a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d008      	beq.n	8008e48 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d01c      	beq.n	8008e78 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008e42:	6878      	ldr	r0, [r7, #4]
 8008e44:	4798      	blx	r3
    }
    return;
 8008e46:	e017      	b.n	8008e78 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008e48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d012      	beq.n	8008e7a <HAL_UART_IRQHandler+0x5c6>
 8008e54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d00c      	beq.n	8008e7a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f000 fda8 	bl	80099b6 <UART_EndTransmit_IT>
    return;
 8008e66:	e008      	b.n	8008e7a <HAL_UART_IRQHandler+0x5c6>
      return;
 8008e68:	bf00      	nop
 8008e6a:	e006      	b.n	8008e7a <HAL_UART_IRQHandler+0x5c6>
    return;
 8008e6c:	bf00      	nop
 8008e6e:	e004      	b.n	8008e7a <HAL_UART_IRQHandler+0x5c6>
      return;
 8008e70:	bf00      	nop
 8008e72:	e002      	b.n	8008e7a <HAL_UART_IRQHandler+0x5c6>
      return;
 8008e74:	bf00      	nop
 8008e76:	e000      	b.n	8008e7a <HAL_UART_IRQHandler+0x5c6>
    return;
 8008e78:	bf00      	nop
  }

}
 8008e7a:	37e8      	adds	r7, #232	@ 0xe8
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}

08008e80 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e80:	b480      	push	{r7}
 8008e82:	b083      	sub	sp, #12
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008e88:	bf00      	nop
 8008e8a:	370c      	adds	r7, #12
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr

08008e94 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008e94:	b480      	push	{r7}
 8008e96:	b083      	sub	sp, #12
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008e9c:	bf00      	nop
 8008e9e:	370c      	adds	r7, #12
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea6:	4770      	bx	lr

08008ea8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008eb0:	bf00      	nop
 8008eb2:	370c      	adds	r7, #12
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eba:	4770      	bx	lr

08008ebc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008ebc:	b480      	push	{r7}
 8008ebe:	b083      	sub	sp, #12
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
 8008ec4:	460b      	mov	r3, r1
 8008ec6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008ec8:	bf00      	nop
 8008eca:	370c      	adds	r7, #12
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr

08008ed4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b088      	sub	sp, #32
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008edc:	2300      	movs	r3, #0
 8008ede:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	689a      	ldr	r2, [r3, #8]
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	691b      	ldr	r3, [r3, #16]
 8008ee8:	431a      	orrs	r2, r3
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	695b      	ldr	r3, [r3, #20]
 8008eee:	431a      	orrs	r2, r3
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	69db      	ldr	r3, [r3, #28]
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8008f02:	f023 030c 	bic.w	r3, r3, #12
 8008f06:	687a      	ldr	r2, [r7, #4]
 8008f08:	6812      	ldr	r2, [r2, #0]
 8008f0a:	6979      	ldr	r1, [r7, #20]
 8008f0c:	430b      	orrs	r3, r1
 8008f0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	68da      	ldr	r2, [r3, #12]
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	430a      	orrs	r2, r1
 8008f24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	699b      	ldr	r3, [r3, #24]
 8008f2a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6a1b      	ldr	r3, [r3, #32]
 8008f30:	697a      	ldr	r2, [r7, #20]
 8008f32:	4313      	orrs	r3, r2
 8008f34:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	689b      	ldr	r3, [r3, #8]
 8008f3c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	697a      	ldr	r2, [r7, #20]
 8008f46:	430a      	orrs	r2, r1
 8008f48:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	4aa7      	ldr	r2, [pc, #668]	@ (80091ec <UART_SetConfig+0x318>)
 8008f50:	4293      	cmp	r3, r2
 8008f52:	d120      	bne.n	8008f96 <UART_SetConfig+0xc2>
 8008f54:	4ba6      	ldr	r3, [pc, #664]	@ (80091f0 <UART_SetConfig+0x31c>)
 8008f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f58:	f003 0303 	and.w	r3, r3, #3
 8008f5c:	2b03      	cmp	r3, #3
 8008f5e:	d817      	bhi.n	8008f90 <UART_SetConfig+0xbc>
 8008f60:	a201      	add	r2, pc, #4	@ (adr r2, 8008f68 <UART_SetConfig+0x94>)
 8008f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f66:	bf00      	nop
 8008f68:	08008f79 	.word	0x08008f79
 8008f6c:	08008f85 	.word	0x08008f85
 8008f70:	08008f8b 	.word	0x08008f8b
 8008f74:	08008f7f 	.word	0x08008f7f
 8008f78:	2301      	movs	r3, #1
 8008f7a:	77fb      	strb	r3, [r7, #31]
 8008f7c:	e0b5      	b.n	80090ea <UART_SetConfig+0x216>
 8008f7e:	2302      	movs	r3, #2
 8008f80:	77fb      	strb	r3, [r7, #31]
 8008f82:	e0b2      	b.n	80090ea <UART_SetConfig+0x216>
 8008f84:	2304      	movs	r3, #4
 8008f86:	77fb      	strb	r3, [r7, #31]
 8008f88:	e0af      	b.n	80090ea <UART_SetConfig+0x216>
 8008f8a:	2308      	movs	r3, #8
 8008f8c:	77fb      	strb	r3, [r7, #31]
 8008f8e:	e0ac      	b.n	80090ea <UART_SetConfig+0x216>
 8008f90:	2310      	movs	r3, #16
 8008f92:	77fb      	strb	r3, [r7, #31]
 8008f94:	e0a9      	b.n	80090ea <UART_SetConfig+0x216>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	4a96      	ldr	r2, [pc, #600]	@ (80091f4 <UART_SetConfig+0x320>)
 8008f9c:	4293      	cmp	r3, r2
 8008f9e:	d124      	bne.n	8008fea <UART_SetConfig+0x116>
 8008fa0:	4b93      	ldr	r3, [pc, #588]	@ (80091f0 <UART_SetConfig+0x31c>)
 8008fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008fa4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008fa8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008fac:	d011      	beq.n	8008fd2 <UART_SetConfig+0xfe>
 8008fae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008fb2:	d817      	bhi.n	8008fe4 <UART_SetConfig+0x110>
 8008fb4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008fb8:	d011      	beq.n	8008fde <UART_SetConfig+0x10a>
 8008fba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008fbe:	d811      	bhi.n	8008fe4 <UART_SetConfig+0x110>
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d003      	beq.n	8008fcc <UART_SetConfig+0xf8>
 8008fc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008fc8:	d006      	beq.n	8008fd8 <UART_SetConfig+0x104>
 8008fca:	e00b      	b.n	8008fe4 <UART_SetConfig+0x110>
 8008fcc:	2300      	movs	r3, #0
 8008fce:	77fb      	strb	r3, [r7, #31]
 8008fd0:	e08b      	b.n	80090ea <UART_SetConfig+0x216>
 8008fd2:	2302      	movs	r3, #2
 8008fd4:	77fb      	strb	r3, [r7, #31]
 8008fd6:	e088      	b.n	80090ea <UART_SetConfig+0x216>
 8008fd8:	2304      	movs	r3, #4
 8008fda:	77fb      	strb	r3, [r7, #31]
 8008fdc:	e085      	b.n	80090ea <UART_SetConfig+0x216>
 8008fde:	2308      	movs	r3, #8
 8008fe0:	77fb      	strb	r3, [r7, #31]
 8008fe2:	e082      	b.n	80090ea <UART_SetConfig+0x216>
 8008fe4:	2310      	movs	r3, #16
 8008fe6:	77fb      	strb	r3, [r7, #31]
 8008fe8:	e07f      	b.n	80090ea <UART_SetConfig+0x216>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4a82      	ldr	r2, [pc, #520]	@ (80091f8 <UART_SetConfig+0x324>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d124      	bne.n	800903e <UART_SetConfig+0x16a>
 8008ff4:	4b7e      	ldr	r3, [pc, #504]	@ (80091f0 <UART_SetConfig+0x31c>)
 8008ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ff8:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8008ffc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8009000:	d011      	beq.n	8009026 <UART_SetConfig+0x152>
 8009002:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8009006:	d817      	bhi.n	8009038 <UART_SetConfig+0x164>
 8009008:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800900c:	d011      	beq.n	8009032 <UART_SetConfig+0x15e>
 800900e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009012:	d811      	bhi.n	8009038 <UART_SetConfig+0x164>
 8009014:	2b00      	cmp	r3, #0
 8009016:	d003      	beq.n	8009020 <UART_SetConfig+0x14c>
 8009018:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800901c:	d006      	beq.n	800902c <UART_SetConfig+0x158>
 800901e:	e00b      	b.n	8009038 <UART_SetConfig+0x164>
 8009020:	2300      	movs	r3, #0
 8009022:	77fb      	strb	r3, [r7, #31]
 8009024:	e061      	b.n	80090ea <UART_SetConfig+0x216>
 8009026:	2302      	movs	r3, #2
 8009028:	77fb      	strb	r3, [r7, #31]
 800902a:	e05e      	b.n	80090ea <UART_SetConfig+0x216>
 800902c:	2304      	movs	r3, #4
 800902e:	77fb      	strb	r3, [r7, #31]
 8009030:	e05b      	b.n	80090ea <UART_SetConfig+0x216>
 8009032:	2308      	movs	r3, #8
 8009034:	77fb      	strb	r3, [r7, #31]
 8009036:	e058      	b.n	80090ea <UART_SetConfig+0x216>
 8009038:	2310      	movs	r3, #16
 800903a:	77fb      	strb	r3, [r7, #31]
 800903c:	e055      	b.n	80090ea <UART_SetConfig+0x216>
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	4a6e      	ldr	r2, [pc, #440]	@ (80091fc <UART_SetConfig+0x328>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d124      	bne.n	8009092 <UART_SetConfig+0x1be>
 8009048:	4b69      	ldr	r3, [pc, #420]	@ (80091f0 <UART_SetConfig+0x31c>)
 800904a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800904c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8009050:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009054:	d011      	beq.n	800907a <UART_SetConfig+0x1a6>
 8009056:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800905a:	d817      	bhi.n	800908c <UART_SetConfig+0x1b8>
 800905c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009060:	d011      	beq.n	8009086 <UART_SetConfig+0x1b2>
 8009062:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009066:	d811      	bhi.n	800908c <UART_SetConfig+0x1b8>
 8009068:	2b00      	cmp	r3, #0
 800906a:	d003      	beq.n	8009074 <UART_SetConfig+0x1a0>
 800906c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009070:	d006      	beq.n	8009080 <UART_SetConfig+0x1ac>
 8009072:	e00b      	b.n	800908c <UART_SetConfig+0x1b8>
 8009074:	2300      	movs	r3, #0
 8009076:	77fb      	strb	r3, [r7, #31]
 8009078:	e037      	b.n	80090ea <UART_SetConfig+0x216>
 800907a:	2302      	movs	r3, #2
 800907c:	77fb      	strb	r3, [r7, #31]
 800907e:	e034      	b.n	80090ea <UART_SetConfig+0x216>
 8009080:	2304      	movs	r3, #4
 8009082:	77fb      	strb	r3, [r7, #31]
 8009084:	e031      	b.n	80090ea <UART_SetConfig+0x216>
 8009086:	2308      	movs	r3, #8
 8009088:	77fb      	strb	r3, [r7, #31]
 800908a:	e02e      	b.n	80090ea <UART_SetConfig+0x216>
 800908c:	2310      	movs	r3, #16
 800908e:	77fb      	strb	r3, [r7, #31]
 8009090:	e02b      	b.n	80090ea <UART_SetConfig+0x216>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	4a5a      	ldr	r2, [pc, #360]	@ (8009200 <UART_SetConfig+0x32c>)
 8009098:	4293      	cmp	r3, r2
 800909a:	d124      	bne.n	80090e6 <UART_SetConfig+0x212>
 800909c:	4b54      	ldr	r3, [pc, #336]	@ (80091f0 <UART_SetConfig+0x31c>)
 800909e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80090a0:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80090a4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80090a8:	d011      	beq.n	80090ce <UART_SetConfig+0x1fa>
 80090aa:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80090ae:	d817      	bhi.n	80090e0 <UART_SetConfig+0x20c>
 80090b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80090b4:	d011      	beq.n	80090da <UART_SetConfig+0x206>
 80090b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80090ba:	d811      	bhi.n	80090e0 <UART_SetConfig+0x20c>
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d003      	beq.n	80090c8 <UART_SetConfig+0x1f4>
 80090c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80090c4:	d006      	beq.n	80090d4 <UART_SetConfig+0x200>
 80090c6:	e00b      	b.n	80090e0 <UART_SetConfig+0x20c>
 80090c8:	2300      	movs	r3, #0
 80090ca:	77fb      	strb	r3, [r7, #31]
 80090cc:	e00d      	b.n	80090ea <UART_SetConfig+0x216>
 80090ce:	2302      	movs	r3, #2
 80090d0:	77fb      	strb	r3, [r7, #31]
 80090d2:	e00a      	b.n	80090ea <UART_SetConfig+0x216>
 80090d4:	2304      	movs	r3, #4
 80090d6:	77fb      	strb	r3, [r7, #31]
 80090d8:	e007      	b.n	80090ea <UART_SetConfig+0x216>
 80090da:	2308      	movs	r3, #8
 80090dc:	77fb      	strb	r3, [r7, #31]
 80090de:	e004      	b.n	80090ea <UART_SetConfig+0x216>
 80090e0:	2310      	movs	r3, #16
 80090e2:	77fb      	strb	r3, [r7, #31]
 80090e4:	e001      	b.n	80090ea <UART_SetConfig+0x216>
 80090e6:	2310      	movs	r3, #16
 80090e8:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	69db      	ldr	r3, [r3, #28]
 80090ee:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80090f2:	d15b      	bne.n	80091ac <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 80090f4:	7ffb      	ldrb	r3, [r7, #31]
 80090f6:	2b08      	cmp	r3, #8
 80090f8:	d827      	bhi.n	800914a <UART_SetConfig+0x276>
 80090fa:	a201      	add	r2, pc, #4	@ (adr r2, 8009100 <UART_SetConfig+0x22c>)
 80090fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009100:	08009125 	.word	0x08009125
 8009104:	0800912d 	.word	0x0800912d
 8009108:	08009135 	.word	0x08009135
 800910c:	0800914b 	.word	0x0800914b
 8009110:	0800913b 	.word	0x0800913b
 8009114:	0800914b 	.word	0x0800914b
 8009118:	0800914b 	.word	0x0800914b
 800911c:	0800914b 	.word	0x0800914b
 8009120:	08009143 	.word	0x08009143
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009124:	f7fe f824 	bl	8007170 <HAL_RCC_GetPCLK1Freq>
 8009128:	61b8      	str	r0, [r7, #24]
        break;
 800912a:	e013      	b.n	8009154 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800912c:	f7fe f842 	bl	80071b4 <HAL_RCC_GetPCLK2Freq>
 8009130:	61b8      	str	r0, [r7, #24]
        break;
 8009132:	e00f      	b.n	8009154 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009134:	4b33      	ldr	r3, [pc, #204]	@ (8009204 <UART_SetConfig+0x330>)
 8009136:	61bb      	str	r3, [r7, #24]
        break;
 8009138:	e00c      	b.n	8009154 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800913a:	f7fd ffa3 	bl	8007084 <HAL_RCC_GetSysClockFreq>
 800913e:	61b8      	str	r0, [r7, #24]
        break;
 8009140:	e008      	b.n	8009154 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009142:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009146:	61bb      	str	r3, [r7, #24]
        break;
 8009148:	e004      	b.n	8009154 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 800914a:	2300      	movs	r3, #0
 800914c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800914e:	2301      	movs	r3, #1
 8009150:	77bb      	strb	r3, [r7, #30]
        break;
 8009152:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009154:	69bb      	ldr	r3, [r7, #24]
 8009156:	2b00      	cmp	r3, #0
 8009158:	f000 8082 	beq.w	8009260 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800915c:	69bb      	ldr	r3, [r7, #24]
 800915e:	005a      	lsls	r2, r3, #1
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	685b      	ldr	r3, [r3, #4]
 8009164:	085b      	lsrs	r3, r3, #1
 8009166:	441a      	add	r2, r3
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	685b      	ldr	r3, [r3, #4]
 800916c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009170:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009172:	693b      	ldr	r3, [r7, #16]
 8009174:	2b0f      	cmp	r3, #15
 8009176:	d916      	bls.n	80091a6 <UART_SetConfig+0x2d2>
 8009178:	693b      	ldr	r3, [r7, #16]
 800917a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800917e:	d212      	bcs.n	80091a6 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	b29b      	uxth	r3, r3
 8009184:	f023 030f 	bic.w	r3, r3, #15
 8009188:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	085b      	lsrs	r3, r3, #1
 800918e:	b29b      	uxth	r3, r3
 8009190:	f003 0307 	and.w	r3, r3, #7
 8009194:	b29a      	uxth	r2, r3
 8009196:	89fb      	ldrh	r3, [r7, #14]
 8009198:	4313      	orrs	r3, r2
 800919a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	89fa      	ldrh	r2, [r7, #14]
 80091a2:	60da      	str	r2, [r3, #12]
 80091a4:	e05c      	b.n	8009260 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80091a6:	2301      	movs	r3, #1
 80091a8:	77bb      	strb	r3, [r7, #30]
 80091aa:	e059      	b.n	8009260 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80091ac:	7ffb      	ldrb	r3, [r7, #31]
 80091ae:	2b08      	cmp	r3, #8
 80091b0:	d835      	bhi.n	800921e <UART_SetConfig+0x34a>
 80091b2:	a201      	add	r2, pc, #4	@ (adr r2, 80091b8 <UART_SetConfig+0x2e4>)
 80091b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091b8:	080091dd 	.word	0x080091dd
 80091bc:	080091e5 	.word	0x080091e5
 80091c0:	08009209 	.word	0x08009209
 80091c4:	0800921f 	.word	0x0800921f
 80091c8:	0800920f 	.word	0x0800920f
 80091cc:	0800921f 	.word	0x0800921f
 80091d0:	0800921f 	.word	0x0800921f
 80091d4:	0800921f 	.word	0x0800921f
 80091d8:	08009217 	.word	0x08009217
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80091dc:	f7fd ffc8 	bl	8007170 <HAL_RCC_GetPCLK1Freq>
 80091e0:	61b8      	str	r0, [r7, #24]
        break;
 80091e2:	e021      	b.n	8009228 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80091e4:	f7fd ffe6 	bl	80071b4 <HAL_RCC_GetPCLK2Freq>
 80091e8:	61b8      	str	r0, [r7, #24]
        break;
 80091ea:	e01d      	b.n	8009228 <UART_SetConfig+0x354>
 80091ec:	40013800 	.word	0x40013800
 80091f0:	40021000 	.word	0x40021000
 80091f4:	40004400 	.word	0x40004400
 80091f8:	40004800 	.word	0x40004800
 80091fc:	40004c00 	.word	0x40004c00
 8009200:	40005000 	.word	0x40005000
 8009204:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009208:	4b1b      	ldr	r3, [pc, #108]	@ (8009278 <UART_SetConfig+0x3a4>)
 800920a:	61bb      	str	r3, [r7, #24]
        break;
 800920c:	e00c      	b.n	8009228 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800920e:	f7fd ff39 	bl	8007084 <HAL_RCC_GetSysClockFreq>
 8009212:	61b8      	str	r0, [r7, #24]
        break;
 8009214:	e008      	b.n	8009228 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009216:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800921a:	61bb      	str	r3, [r7, #24]
        break;
 800921c:	e004      	b.n	8009228 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 800921e:	2300      	movs	r3, #0
 8009220:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009222:	2301      	movs	r3, #1
 8009224:	77bb      	strb	r3, [r7, #30]
        break;
 8009226:	bf00      	nop
    }

    if (pclk != 0U)
 8009228:	69bb      	ldr	r3, [r7, #24]
 800922a:	2b00      	cmp	r3, #0
 800922c:	d018      	beq.n	8009260 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	685b      	ldr	r3, [r3, #4]
 8009232:	085a      	lsrs	r2, r3, #1
 8009234:	69bb      	ldr	r3, [r7, #24]
 8009236:	441a      	add	r2, r3
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	685b      	ldr	r3, [r3, #4]
 800923c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009240:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009242:	693b      	ldr	r3, [r7, #16]
 8009244:	2b0f      	cmp	r3, #15
 8009246:	d909      	bls.n	800925c <UART_SetConfig+0x388>
 8009248:	693b      	ldr	r3, [r7, #16]
 800924a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800924e:	d205      	bcs.n	800925c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009250:	693b      	ldr	r3, [r7, #16]
 8009252:	b29a      	uxth	r2, r3
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	60da      	str	r2, [r3, #12]
 800925a:	e001      	b.n	8009260 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800925c:	2301      	movs	r3, #1
 800925e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2200      	movs	r2, #0
 8009264:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2200      	movs	r2, #0
 800926a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800926c:	7fbb      	ldrb	r3, [r7, #30]
}
 800926e:	4618      	mov	r0, r3
 8009270:	3720      	adds	r7, #32
 8009272:	46bd      	mov	sp, r7
 8009274:	bd80      	pop	{r7, pc}
 8009276:	bf00      	nop
 8009278:	007a1200 	.word	0x007a1200

0800927c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800927c:	b480      	push	{r7}
 800927e:	b083      	sub	sp, #12
 8009280:	af00      	add	r7, sp, #0
 8009282:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009288:	f003 0301 	and.w	r3, r3, #1
 800928c:	2b00      	cmp	r3, #0
 800928e:	d00a      	beq.n	80092a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	685b      	ldr	r3, [r3, #4]
 8009296:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	430a      	orrs	r2, r1
 80092a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092aa:	f003 0302 	and.w	r3, r3, #2
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d00a      	beq.n	80092c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	430a      	orrs	r2, r1
 80092c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092cc:	f003 0304 	and.w	r3, r3, #4
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d00a      	beq.n	80092ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	685b      	ldr	r3, [r3, #4]
 80092da:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	430a      	orrs	r2, r1
 80092e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092ee:	f003 0308 	and.w	r3, r3, #8
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d00a      	beq.n	800930c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	430a      	orrs	r2, r1
 800930a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009310:	f003 0310 	and.w	r3, r3, #16
 8009314:	2b00      	cmp	r3, #0
 8009316:	d00a      	beq.n	800932e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	689b      	ldr	r3, [r3, #8]
 800931e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	430a      	orrs	r2, r1
 800932c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009332:	f003 0320 	and.w	r3, r3, #32
 8009336:	2b00      	cmp	r3, #0
 8009338:	d00a      	beq.n	8009350 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	689b      	ldr	r3, [r3, #8]
 8009340:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	430a      	orrs	r2, r1
 800934e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009354:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009358:	2b00      	cmp	r3, #0
 800935a:	d01a      	beq.n	8009392 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	685b      	ldr	r3, [r3, #4]
 8009362:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	430a      	orrs	r2, r1
 8009370:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009376:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800937a:	d10a      	bne.n	8009392 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	685b      	ldr	r3, [r3, #4]
 8009382:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	430a      	orrs	r2, r1
 8009390:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009396:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800939a:	2b00      	cmp	r3, #0
 800939c:	d00a      	beq.n	80093b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	430a      	orrs	r2, r1
 80093b2:	605a      	str	r2, [r3, #4]
  }
}
 80093b4:	bf00      	nop
 80093b6:	370c      	adds	r7, #12
 80093b8:	46bd      	mov	sp, r7
 80093ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093be:	4770      	bx	lr

080093c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b098      	sub	sp, #96	@ 0x60
 80093c4:	af02      	add	r7, sp, #8
 80093c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	2200      	movs	r2, #0
 80093cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80093d0:	f7f9 fc46 	bl	8002c60 <HAL_GetTick>
 80093d4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	f003 0308 	and.w	r3, r3, #8
 80093e0:	2b08      	cmp	r3, #8
 80093e2:	d12e      	bne.n	8009442 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80093e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80093e8:	9300      	str	r3, [sp, #0]
 80093ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80093ec:	2200      	movs	r2, #0
 80093ee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f000 f88c 	bl	8009510 <UART_WaitOnFlagUntilTimeout>
 80093f8:	4603      	mov	r3, r0
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d021      	beq.n	8009442 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009406:	e853 3f00 	ldrex	r3, [r3]
 800940a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800940c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800940e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009412:	653b      	str	r3, [r7, #80]	@ 0x50
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	461a      	mov	r2, r3
 800941a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800941c:	647b      	str	r3, [r7, #68]	@ 0x44
 800941e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009420:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009422:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009424:	e841 2300 	strex	r3, r2, [r1]
 8009428:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800942a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800942c:	2b00      	cmp	r3, #0
 800942e:	d1e6      	bne.n	80093fe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	2220      	movs	r2, #32
 8009434:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	2200      	movs	r2, #0
 800943a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800943e:	2303      	movs	r3, #3
 8009440:	e062      	b.n	8009508 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f003 0304 	and.w	r3, r3, #4
 800944c:	2b04      	cmp	r3, #4
 800944e:	d149      	bne.n	80094e4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009450:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009454:	9300      	str	r3, [sp, #0]
 8009456:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009458:	2200      	movs	r2, #0
 800945a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800945e:	6878      	ldr	r0, [r7, #4]
 8009460:	f000 f856 	bl	8009510 <UART_WaitOnFlagUntilTimeout>
 8009464:	4603      	mov	r3, r0
 8009466:	2b00      	cmp	r3, #0
 8009468:	d03c      	beq.n	80094e4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009472:	e853 3f00 	ldrex	r3, [r3]
 8009476:	623b      	str	r3, [r7, #32]
   return(result);
 8009478:	6a3b      	ldr	r3, [r7, #32]
 800947a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800947e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	461a      	mov	r2, r3
 8009486:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009488:	633b      	str	r3, [r7, #48]	@ 0x30
 800948a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800948c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800948e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009490:	e841 2300 	strex	r3, r2, [r1]
 8009494:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009496:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009498:	2b00      	cmp	r3, #0
 800949a:	d1e6      	bne.n	800946a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	3308      	adds	r3, #8
 80094a2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	e853 3f00 	ldrex	r3, [r3]
 80094aa:	60fb      	str	r3, [r7, #12]
   return(result);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	f023 0301 	bic.w	r3, r3, #1
 80094b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	3308      	adds	r3, #8
 80094ba:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80094bc:	61fa      	str	r2, [r7, #28]
 80094be:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094c0:	69b9      	ldr	r1, [r7, #24]
 80094c2:	69fa      	ldr	r2, [r7, #28]
 80094c4:	e841 2300 	strex	r3, r2, [r1]
 80094c8:	617b      	str	r3, [r7, #20]
   return(result);
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d1e5      	bne.n	800949c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2220      	movs	r2, #32
 80094d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2200      	movs	r2, #0
 80094dc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80094e0:	2303      	movs	r3, #3
 80094e2:	e011      	b.n	8009508 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2220      	movs	r2, #32
 80094e8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2220      	movs	r2, #32
 80094ee:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	2200      	movs	r2, #0
 80094f6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2200      	movs	r2, #0
 80094fc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	2200      	movs	r2, #0
 8009502:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8009506:	2300      	movs	r3, #0
}
 8009508:	4618      	mov	r0, r3
 800950a:	3758      	adds	r7, #88	@ 0x58
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}

08009510 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b084      	sub	sp, #16
 8009514:	af00      	add	r7, sp, #0
 8009516:	60f8      	str	r0, [r7, #12]
 8009518:	60b9      	str	r1, [r7, #8]
 800951a:	603b      	str	r3, [r7, #0]
 800951c:	4613      	mov	r3, r2
 800951e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009520:	e049      	b.n	80095b6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009522:	69bb      	ldr	r3, [r7, #24]
 8009524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009528:	d045      	beq.n	80095b6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800952a:	f7f9 fb99 	bl	8002c60 <HAL_GetTick>
 800952e:	4602      	mov	r2, r0
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	1ad3      	subs	r3, r2, r3
 8009534:	69ba      	ldr	r2, [r7, #24]
 8009536:	429a      	cmp	r2, r3
 8009538:	d302      	bcc.n	8009540 <UART_WaitOnFlagUntilTimeout+0x30>
 800953a:	69bb      	ldr	r3, [r7, #24]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d101      	bne.n	8009544 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009540:	2303      	movs	r3, #3
 8009542:	e048      	b.n	80095d6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f003 0304 	and.w	r3, r3, #4
 800954e:	2b00      	cmp	r3, #0
 8009550:	d031      	beq.n	80095b6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	69db      	ldr	r3, [r3, #28]
 8009558:	f003 0308 	and.w	r3, r3, #8
 800955c:	2b08      	cmp	r3, #8
 800955e:	d110      	bne.n	8009582 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	2208      	movs	r2, #8
 8009566:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8009568:	68f8      	ldr	r0, [r7, #12]
 800956a:	f000 f913 	bl	8009794 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	2208      	movs	r2, #8
 8009572:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	2200      	movs	r2, #0
 800957a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

           return HAL_ERROR;
 800957e:	2301      	movs	r3, #1
 8009580:	e029      	b.n	80095d6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	69db      	ldr	r3, [r3, #28]
 8009588:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800958c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009590:	d111      	bne.n	80095b6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800959a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800959c:	68f8      	ldr	r0, [r7, #12]
 800959e:	f000 f8f9 	bl	8009794 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	2220      	movs	r2, #32
 80095a6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	2200      	movs	r2, #0
 80095ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80095b2:	2303      	movs	r3, #3
 80095b4:	e00f      	b.n	80095d6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	69da      	ldr	r2, [r3, #28]
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	4013      	ands	r3, r2
 80095c0:	68ba      	ldr	r2, [r7, #8]
 80095c2:	429a      	cmp	r2, r3
 80095c4:	bf0c      	ite	eq
 80095c6:	2301      	moveq	r3, #1
 80095c8:	2300      	movne	r3, #0
 80095ca:	b2db      	uxtb	r3, r3
 80095cc:	461a      	mov	r2, r3
 80095ce:	79fb      	ldrb	r3, [r7, #7]
 80095d0:	429a      	cmp	r2, r3
 80095d2:	d0a6      	beq.n	8009522 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80095d4:	2300      	movs	r3, #0
}
 80095d6:	4618      	mov	r0, r3
 80095d8:	3710      	adds	r7, #16
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}
	...

080095e0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b097      	sub	sp, #92	@ 0x5c
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	60f8      	str	r0, [r7, #12]
 80095e8:	60b9      	str	r1, [r7, #8]
 80095ea:	4613      	mov	r3, r2
 80095ec:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	68ba      	ldr	r2, [r7, #8]
 80095f2:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	88fa      	ldrh	r2, [r7, #6]
 80095f8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	88fa      	ldrh	r2, [r7, #6]
 8009600:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	2200      	movs	r2, #0
 8009608:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	689b      	ldr	r3, [r3, #8]
 800960e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009612:	d10e      	bne.n	8009632 <UART_Start_Receive_IT+0x52>
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	691b      	ldr	r3, [r3, #16]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d105      	bne.n	8009628 <UART_Start_Receive_IT+0x48>
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8009622:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009626:	e01a      	b.n	800965e <UART_Start_Receive_IT+0x7e>
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	22ff      	movs	r2, #255	@ 0xff
 800962c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009630:	e015      	b.n	800965e <UART_Start_Receive_IT+0x7e>
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	689b      	ldr	r3, [r3, #8]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d10d      	bne.n	8009656 <UART_Start_Receive_IT+0x76>
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	691b      	ldr	r3, [r3, #16]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d104      	bne.n	800964c <UART_Start_Receive_IT+0x6c>
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	22ff      	movs	r2, #255	@ 0xff
 8009646:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800964a:	e008      	b.n	800965e <UART_Start_Receive_IT+0x7e>
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	227f      	movs	r2, #127	@ 0x7f
 8009650:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009654:	e003      	b.n	800965e <UART_Start_Receive_IT+0x7e>
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	2200      	movs	r2, #0
 800965a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	2200      	movs	r2, #0
 8009662:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	2222      	movs	r2, #34	@ 0x22
 800966a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	3308      	adds	r3, #8
 8009674:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009676:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009678:	e853 3f00 	ldrex	r3, [r3]
 800967c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800967e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009680:	f043 0301 	orr.w	r3, r3, #1
 8009684:	657b      	str	r3, [r7, #84]	@ 0x54
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	3308      	adds	r3, #8
 800968c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800968e:	64ba      	str	r2, [r7, #72]	@ 0x48
 8009690:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009692:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009694:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009696:	e841 2300 	strex	r3, r2, [r1]
 800969a:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800969c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800969e:	2b00      	cmp	r3, #0
 80096a0:	d1e5      	bne.n	800966e <UART_Start_Receive_IT+0x8e>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	689b      	ldr	r3, [r3, #8]
 80096a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80096aa:	d107      	bne.n	80096bc <UART_Start_Receive_IT+0xdc>
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	691b      	ldr	r3, [r3, #16]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d103      	bne.n	80096bc <UART_Start_Receive_IT+0xdc>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	4a22      	ldr	r2, [pc, #136]	@ (8009740 <UART_Start_Receive_IT+0x160>)
 80096b8:	669a      	str	r2, [r3, #104]	@ 0x68
 80096ba:	e002      	b.n	80096c2 <UART_Start_Receive_IT+0xe2>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	4a21      	ldr	r2, [pc, #132]	@ (8009744 <UART_Start_Receive_IT+0x164>)
 80096c0:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	691b      	ldr	r3, [r3, #16]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d019      	beq.n	80096fe <UART_Start_Receive_IT+0x11e>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096d2:	e853 3f00 	ldrex	r3, [r3]
 80096d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80096d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096da:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80096de:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	461a      	mov	r2, r3
 80096e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80096e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80096ea:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ec:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80096ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80096f0:	e841 2300 	strex	r3, r2, [r1]
 80096f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80096f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d1e6      	bne.n	80096ca <UART_Start_Receive_IT+0xea>
 80096fc:	e018      	b.n	8009730 <UART_Start_Receive_IT+0x150>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009704:	697b      	ldr	r3, [r7, #20]
 8009706:	e853 3f00 	ldrex	r3, [r3]
 800970a:	613b      	str	r3, [r7, #16]
   return(result);
 800970c:	693b      	ldr	r3, [r7, #16]
 800970e:	f043 0320 	orr.w	r3, r3, #32
 8009712:	653b      	str	r3, [r7, #80]	@ 0x50
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	461a      	mov	r2, r3
 800971a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800971c:	623b      	str	r3, [r7, #32]
 800971e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009720:	69f9      	ldr	r1, [r7, #28]
 8009722:	6a3a      	ldr	r2, [r7, #32]
 8009724:	e841 2300 	strex	r3, r2, [r1]
 8009728:	61bb      	str	r3, [r7, #24]
   return(result);
 800972a:	69bb      	ldr	r3, [r7, #24]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d1e6      	bne.n	80096fe <UART_Start_Receive_IT+0x11e>
  }
  return HAL_OK;
 8009730:	2300      	movs	r3, #0
}
 8009732:	4618      	mov	r0, r3
 8009734:	375c      	adds	r7, #92	@ 0x5c
 8009736:	46bd      	mov	sp, r7
 8009738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800973c:	4770      	bx	lr
 800973e:	bf00      	nop
 8009740:	08009bb3 	.word	0x08009bb3
 8009744:	08009a0b 	.word	0x08009a0b

08009748 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009748:	b480      	push	{r7}
 800974a:	b089      	sub	sp, #36	@ 0x24
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	e853 3f00 	ldrex	r3, [r3]
 800975c:	60bb      	str	r3, [r7, #8]
   return(result);
 800975e:	68bb      	ldr	r3, [r7, #8]
 8009760:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009764:	61fb      	str	r3, [r7, #28]
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	461a      	mov	r2, r3
 800976c:	69fb      	ldr	r3, [r7, #28]
 800976e:	61bb      	str	r3, [r7, #24]
 8009770:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009772:	6979      	ldr	r1, [r7, #20]
 8009774:	69ba      	ldr	r2, [r7, #24]
 8009776:	e841 2300 	strex	r3, r2, [r1]
 800977a:	613b      	str	r3, [r7, #16]
   return(result);
 800977c:	693b      	ldr	r3, [r7, #16]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d1e6      	bne.n	8009750 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2220      	movs	r2, #32
 8009786:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8009788:	bf00      	nop
 800978a:	3724      	adds	r7, #36	@ 0x24
 800978c:	46bd      	mov	sp, r7
 800978e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009792:	4770      	bx	lr

08009794 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009794:	b480      	push	{r7}
 8009796:	b095      	sub	sp, #84	@ 0x54
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097a4:	e853 3f00 	ldrex	r3, [r3]
 80097a8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80097aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097ac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80097b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	461a      	mov	r2, r3
 80097b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80097bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097be:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80097c0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80097c2:	e841 2300 	strex	r3, r2, [r1]
 80097c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80097c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d1e6      	bne.n	800979c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	3308      	adds	r3, #8
 80097d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d6:	6a3b      	ldr	r3, [r7, #32]
 80097d8:	e853 3f00 	ldrex	r3, [r3]
 80097dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80097de:	69fb      	ldr	r3, [r7, #28]
 80097e0:	f023 0301 	bic.w	r3, r3, #1
 80097e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	3308      	adds	r3, #8
 80097ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80097ee:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80097f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80097f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097f6:	e841 2300 	strex	r3, r2, [r1]
 80097fa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80097fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d1e5      	bne.n	80097ce <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009806:	2b01      	cmp	r3, #1
 8009808:	d118      	bne.n	800983c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	e853 3f00 	ldrex	r3, [r3]
 8009816:	60bb      	str	r3, [r7, #8]
   return(result);
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	f023 0310 	bic.w	r3, r3, #16
 800981e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	461a      	mov	r2, r3
 8009826:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009828:	61bb      	str	r3, [r7, #24]
 800982a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800982c:	6979      	ldr	r1, [r7, #20]
 800982e:	69ba      	ldr	r2, [r7, #24]
 8009830:	e841 2300 	strex	r3, r2, [r1]
 8009834:	613b      	str	r3, [r7, #16]
   return(result);
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d1e6      	bne.n	800980a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	2220      	movs	r2, #32
 8009840:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	2200      	movs	r2, #0
 8009848:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2200      	movs	r2, #0
 800984e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8009850:	bf00      	nop
 8009852:	3754      	adds	r7, #84	@ 0x54
 8009854:	46bd      	mov	sp, r7
 8009856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985a:	4770      	bx	lr

0800985c <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b090      	sub	sp, #64	@ 0x40
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009868:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	699b      	ldr	r3, [r3, #24]
 800986e:	2b20      	cmp	r3, #32
 8009870:	d037      	beq.n	80098e2 <UART_DMATransmitCplt+0x86>
  {
    huart->TxXferCount = 0U;
 8009872:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009874:	2200      	movs	r2, #0
 8009876:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800987a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	3308      	adds	r3, #8
 8009880:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009884:	e853 3f00 	ldrex	r3, [r3]
 8009888:	623b      	str	r3, [r7, #32]
   return(result);
 800988a:	6a3b      	ldr	r3, [r7, #32]
 800988c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009890:	63bb      	str	r3, [r7, #56]	@ 0x38
 8009892:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	3308      	adds	r3, #8
 8009898:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800989a:	633a      	str	r2, [r7, #48]	@ 0x30
 800989c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800989e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80098a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80098a2:	e841 2300 	strex	r3, r2, [r1]
 80098a6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80098a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d1e5      	bne.n	800987a <UART_DMATransmitCplt+0x1e>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80098ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098b4:	693b      	ldr	r3, [r7, #16]
 80098b6:	e853 3f00 	ldrex	r3, [r3]
 80098ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80098c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	461a      	mov	r2, r3
 80098ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098cc:	61fb      	str	r3, [r7, #28]
 80098ce:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098d0:	69b9      	ldr	r1, [r7, #24]
 80098d2:	69fa      	ldr	r2, [r7, #28]
 80098d4:	e841 2300 	strex	r3, r2, [r1]
 80098d8:	617b      	str	r3, [r7, #20]
   return(result);
 80098da:	697b      	ldr	r3, [r7, #20]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d1e6      	bne.n	80098ae <UART_DMATransmitCplt+0x52>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80098e0:	e002      	b.n	80098e8 <UART_DMATransmitCplt+0x8c>
    HAL_UART_TxCpltCallback(huart);
 80098e2:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80098e4:	f7ff facc 	bl	8008e80 <HAL_UART_TxCpltCallback>
}
 80098e8:	bf00      	nop
 80098ea:	3740      	adds	r7, #64	@ 0x40
 80098ec:	46bd      	mov	sp, r7
 80098ee:	bd80      	pop	{r7, pc}

080098f0 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b084      	sub	sp, #16
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098fc:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80098fe:	68f8      	ldr	r0, [r7, #12]
 8009900:	f7ff fac8 	bl	8008e94 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009904:	bf00      	nop
 8009906:	3710      	adds	r7, #16
 8009908:	46bd      	mov	sp, r7
 800990a:	bd80      	pop	{r7, pc}

0800990c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b086      	sub	sp, #24
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009918:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800991a:	697b      	ldr	r3, [r7, #20]
 800991c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800991e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009920:	697b      	ldr	r3, [r7, #20]
 8009922:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009926:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009928:	697b      	ldr	r3, [r7, #20]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	689b      	ldr	r3, [r3, #8]
 800992e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009932:	2b80      	cmp	r3, #128	@ 0x80
 8009934:	d109      	bne.n	800994a <UART_DMAError+0x3e>
 8009936:	693b      	ldr	r3, [r7, #16]
 8009938:	2b21      	cmp	r3, #33	@ 0x21
 800993a:	d106      	bne.n	800994a <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800993c:	697b      	ldr	r3, [r7, #20]
 800993e:	2200      	movs	r2, #0
 8009940:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 8009944:	6978      	ldr	r0, [r7, #20]
 8009946:	f7ff feff 	bl	8009748 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800994a:	697b      	ldr	r3, [r7, #20]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	689b      	ldr	r3, [r3, #8]
 8009950:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009954:	2b40      	cmp	r3, #64	@ 0x40
 8009956:	d109      	bne.n	800996c <UART_DMAError+0x60>
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	2b22      	cmp	r3, #34	@ 0x22
 800995c:	d106      	bne.n	800996c <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800995e:	697b      	ldr	r3, [r7, #20]
 8009960:	2200      	movs	r2, #0
 8009962:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8009966:	6978      	ldr	r0, [r7, #20]
 8009968:	f7ff ff14 	bl	8009794 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800996c:	697b      	ldr	r3, [r7, #20]
 800996e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009972:	f043 0210 	orr.w	r2, r3, #16
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800997c:	6978      	ldr	r0, [r7, #20]
 800997e:	f7ff fa93 	bl	8008ea8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009982:	bf00      	nop
 8009984:	3718      	adds	r7, #24
 8009986:	46bd      	mov	sp, r7
 8009988:	bd80      	pop	{r7, pc}

0800998a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800998a:	b580      	push	{r7, lr}
 800998c:	b084      	sub	sp, #16
 800998e:	af00      	add	r7, sp, #0
 8009990:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009996:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2200      	movs	r2, #0
 800999c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	2200      	movs	r2, #0
 80099a4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80099a8:	68f8      	ldr	r0, [r7, #12]
 80099aa:	f7ff fa7d 	bl	8008ea8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099ae:	bf00      	nop
 80099b0:	3710      	adds	r7, #16
 80099b2:	46bd      	mov	sp, r7
 80099b4:	bd80      	pop	{r7, pc}

080099b6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80099b6:	b580      	push	{r7, lr}
 80099b8:	b088      	sub	sp, #32
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	e853 3f00 	ldrex	r3, [r3]
 80099ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80099cc:	68bb      	ldr	r3, [r7, #8]
 80099ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80099d2:	61fb      	str	r3, [r7, #28]
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	461a      	mov	r2, r3
 80099da:	69fb      	ldr	r3, [r7, #28]
 80099dc:	61bb      	str	r3, [r7, #24]
 80099de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e0:	6979      	ldr	r1, [r7, #20]
 80099e2:	69ba      	ldr	r2, [r7, #24]
 80099e4:	e841 2300 	strex	r3, r2, [r1]
 80099e8:	613b      	str	r3, [r7, #16]
   return(result);
 80099ea:	693b      	ldr	r3, [r7, #16]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d1e6      	bne.n	80099be <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	2220      	movs	r2, #32
 80099f4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2200      	movs	r2, #0
 80099fa:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f7ff fa3f 	bl	8008e80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a02:	bf00      	nop
 8009a04:	3720      	adds	r7, #32
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}

08009a0a <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009a0a:	b580      	push	{r7, lr}
 8009a0c:	b09c      	sub	sp, #112	@ 0x70
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009a18:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a22:	2b22      	cmp	r3, #34	@ 0x22
 8009a24:	f040 80b9 	bne.w	8009b9a <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009a2e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009a32:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8009a36:	b2d9      	uxtb	r1, r3
 8009a38:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009a3c:	b2da      	uxtb	r2, r3
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a42:	400a      	ands	r2, r1
 8009a44:	b2d2      	uxtb	r2, r2
 8009a46:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a4c:	1c5a      	adds	r2, r3, #1
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009a58:	b29b      	uxth	r3, r3
 8009a5a:	3b01      	subs	r3, #1
 8009a5c:	b29a      	uxth	r2, r3
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009a6a:	b29b      	uxth	r3, r3
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	f040 809c 	bne.w	8009baa <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009a7a:	e853 3f00 	ldrex	r3, [r3]
 8009a7e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009a80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009a82:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009a86:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	461a      	mov	r2, r3
 8009a8e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009a90:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009a92:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a94:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009a96:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009a98:	e841 2300 	strex	r3, r2, [r1]
 8009a9c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009a9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d1e6      	bne.n	8009a72 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	3308      	adds	r3, #8
 8009aaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aae:	e853 3f00 	ldrex	r3, [r3]
 8009ab2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009ab4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ab6:	f023 0301 	bic.w	r3, r3, #1
 8009aba:	667b      	str	r3, [r7, #100]	@ 0x64
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	3308      	adds	r3, #8
 8009ac2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009ac4:	647a      	str	r2, [r7, #68]	@ 0x44
 8009ac6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ac8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009aca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009acc:	e841 2300 	strex	r3, r2, [r1]
 8009ad0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009ad2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d1e5      	bne.n	8009aa4 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2220      	movs	r2, #32
 8009adc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	685b      	ldr	r3, [r3, #4]
 8009af2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d018      	beq.n	8009b2c <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b02:	e853 3f00 	ldrex	r3, [r3]
 8009b06:	623b      	str	r3, [r7, #32]
   return(result);
 8009b08:	6a3b      	ldr	r3, [r7, #32]
 8009b0a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009b0e:	663b      	str	r3, [r7, #96]	@ 0x60
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	461a      	mov	r2, r3
 8009b16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009b18:	633b      	str	r3, [r7, #48]	@ 0x30
 8009b1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b1c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009b1e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b20:	e841 2300 	strex	r3, r2, [r1]
 8009b24:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d1e6      	bne.n	8009afa <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b30:	2b01      	cmp	r3, #1
 8009b32:	d12e      	bne.n	8009b92 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	2200      	movs	r2, #0
 8009b38:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	e853 3f00 	ldrex	r3, [r3]
 8009b46:	60fb      	str	r3, [r7, #12]
   return(result);
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	f023 0310 	bic.w	r3, r3, #16
 8009b4e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	461a      	mov	r2, r3
 8009b56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009b58:	61fb      	str	r3, [r7, #28]
 8009b5a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b5c:	69b9      	ldr	r1, [r7, #24]
 8009b5e:	69fa      	ldr	r2, [r7, #28]
 8009b60:	e841 2300 	strex	r3, r2, [r1]
 8009b64:	617b      	str	r3, [r7, #20]
   return(result);
 8009b66:	697b      	ldr	r3, [r7, #20]
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d1e6      	bne.n	8009b3a <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	69db      	ldr	r3, [r3, #28]
 8009b72:	f003 0310 	and.w	r3, r3, #16
 8009b76:	2b10      	cmp	r3, #16
 8009b78:	d103      	bne.n	8009b82 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	2210      	movs	r2, #16
 8009b80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009b88:	4619      	mov	r1, r3
 8009b8a:	6878      	ldr	r0, [r7, #4]
 8009b8c:	f7ff f996 	bl	8008ebc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009b90:	e00b      	b.n	8009baa <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8009b92:	6878      	ldr	r0, [r7, #4]
 8009b94:	f7f7 fd9c 	bl	80016d0 <HAL_UART_RxCpltCallback>
}
 8009b98:	e007      	b.n	8009baa <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	699a      	ldr	r2, [r3, #24]
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f042 0208 	orr.w	r2, r2, #8
 8009ba8:	619a      	str	r2, [r3, #24]
}
 8009baa:	bf00      	nop
 8009bac:	3770      	adds	r7, #112	@ 0x70
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	bd80      	pop	{r7, pc}

08009bb2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009bb2:	b580      	push	{r7, lr}
 8009bb4:	b09c      	sub	sp, #112	@ 0x70
 8009bb6:	af00      	add	r7, sp, #0
 8009bb8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009bc0:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009bca:	2b22      	cmp	r3, #34	@ 0x22
 8009bcc:	f040 80b9 	bne.w	8009d42 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8009bd6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bde:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009be0:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009be4:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8009be8:	4013      	ands	r3, r2
 8009bea:	b29a      	uxth	r2, r3
 8009bec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009bee:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009bf4:	1c9a      	adds	r2, r3, #2
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009c00:	b29b      	uxth	r3, r3
 8009c02:	3b01      	subs	r3, #1
 8009c04:	b29a      	uxth	r2, r3
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009c12:	b29b      	uxth	r3, r3
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	f040 809c 	bne.w	8009d52 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c22:	e853 3f00 	ldrex	r3, [r3]
 8009c26:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009c28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009c2a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009c2e:	667b      	str	r3, [r7, #100]	@ 0x64
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	461a      	mov	r2, r3
 8009c36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009c38:	657b      	str	r3, [r7, #84]	@ 0x54
 8009c3a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c3c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009c3e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009c40:	e841 2300 	strex	r3, r2, [r1]
 8009c44:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009c46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d1e6      	bne.n	8009c1a <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	3308      	adds	r3, #8
 8009c52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c56:	e853 3f00 	ldrex	r3, [r3]
 8009c5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c5e:	f023 0301 	bic.w	r3, r3, #1
 8009c62:	663b      	str	r3, [r7, #96]	@ 0x60
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	3308      	adds	r3, #8
 8009c6a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009c6c:	643a      	str	r2, [r7, #64]	@ 0x40
 8009c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009c72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009c74:	e841 2300 	strex	r3, r2, [r1]
 8009c78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d1e5      	bne.n	8009c4c <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2220      	movs	r2, #32
 8009c84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	2200      	movs	r2, #0
 8009c92:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	685b      	ldr	r3, [r3, #4]
 8009c9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d018      	beq.n	8009cd4 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ca8:	6a3b      	ldr	r3, [r7, #32]
 8009caa:	e853 3f00 	ldrex	r3, [r3]
 8009cae:	61fb      	str	r3, [r7, #28]
   return(result);
 8009cb0:	69fb      	ldr	r3, [r7, #28]
 8009cb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009cb6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	461a      	mov	r2, r3
 8009cbe:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009cc2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cc4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009cc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009cc8:	e841 2300 	strex	r3, r2, [r1]
 8009ccc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d1e6      	bne.n	8009ca2 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	d12e      	bne.n	8009d3a <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	2200      	movs	r2, #0
 8009ce0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	e853 3f00 	ldrex	r3, [r3]
 8009cee:	60bb      	str	r3, [r7, #8]
   return(result);
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	f023 0310 	bic.w	r3, r3, #16
 8009cf6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	461a      	mov	r2, r3
 8009cfe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009d00:	61bb      	str	r3, [r7, #24]
 8009d02:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d04:	6979      	ldr	r1, [r7, #20]
 8009d06:	69ba      	ldr	r2, [r7, #24]
 8009d08:	e841 2300 	strex	r3, r2, [r1]
 8009d0c:	613b      	str	r3, [r7, #16]
   return(result);
 8009d0e:	693b      	ldr	r3, [r7, #16]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d1e6      	bne.n	8009ce2 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	69db      	ldr	r3, [r3, #28]
 8009d1a:	f003 0310 	and.w	r3, r3, #16
 8009d1e:	2b10      	cmp	r3, #16
 8009d20:	d103      	bne.n	8009d2a <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	2210      	movs	r2, #16
 8009d28:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009d30:	4619      	mov	r1, r3
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f7ff f8c2 	bl	8008ebc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009d38:	e00b      	b.n	8009d52 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	f7f7 fcc8 	bl	80016d0 <HAL_UART_RxCpltCallback>
}
 8009d40:	e007      	b.n	8009d52 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	699a      	ldr	r2, [r3, #24]
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f042 0208 	orr.w	r2, r2, #8
 8009d50:	619a      	str	r2, [r3, #24]
}
 8009d52:	bf00      	nop
 8009d54:	3770      	adds	r7, #112	@ 0x70
 8009d56:	46bd      	mov	sp, r7
 8009d58:	bd80      	pop	{r7, pc}

08009d5a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009d5a:	b480      	push	{r7}
 8009d5c:	b083      	sub	sp, #12
 8009d5e:	af00      	add	r7, sp, #0
 8009d60:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009d62:	bf00      	nop
 8009d64:	370c      	adds	r7, #12
 8009d66:	46bd      	mov	sp, r7
 8009d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6c:	4770      	bx	lr

08009d6e <__cvt>:
 8009d6e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d72:	ec57 6b10 	vmov	r6, r7, d0
 8009d76:	2f00      	cmp	r7, #0
 8009d78:	460c      	mov	r4, r1
 8009d7a:	4619      	mov	r1, r3
 8009d7c:	463b      	mov	r3, r7
 8009d7e:	bfbb      	ittet	lt
 8009d80:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8009d84:	461f      	movlt	r7, r3
 8009d86:	2300      	movge	r3, #0
 8009d88:	232d      	movlt	r3, #45	@ 0x2d
 8009d8a:	700b      	strb	r3, [r1, #0]
 8009d8c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009d8e:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8009d92:	4691      	mov	r9, r2
 8009d94:	f023 0820 	bic.w	r8, r3, #32
 8009d98:	bfbc      	itt	lt
 8009d9a:	4632      	movlt	r2, r6
 8009d9c:	4616      	movlt	r6, r2
 8009d9e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009da2:	d005      	beq.n	8009db0 <__cvt+0x42>
 8009da4:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009da8:	d100      	bne.n	8009dac <__cvt+0x3e>
 8009daa:	3401      	adds	r4, #1
 8009dac:	2102      	movs	r1, #2
 8009dae:	e000      	b.n	8009db2 <__cvt+0x44>
 8009db0:	2103      	movs	r1, #3
 8009db2:	ab03      	add	r3, sp, #12
 8009db4:	9301      	str	r3, [sp, #4]
 8009db6:	ab02      	add	r3, sp, #8
 8009db8:	9300      	str	r3, [sp, #0]
 8009dba:	ec47 6b10 	vmov	d0, r6, r7
 8009dbe:	4653      	mov	r3, sl
 8009dc0:	4622      	mov	r2, r4
 8009dc2:	f001 f885 	bl	800aed0 <_dtoa_r>
 8009dc6:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009dca:	4605      	mov	r5, r0
 8009dcc:	d119      	bne.n	8009e02 <__cvt+0x94>
 8009dce:	f019 0f01 	tst.w	r9, #1
 8009dd2:	d00e      	beq.n	8009df2 <__cvt+0x84>
 8009dd4:	eb00 0904 	add.w	r9, r0, r4
 8009dd8:	2200      	movs	r2, #0
 8009dda:	2300      	movs	r3, #0
 8009ddc:	4630      	mov	r0, r6
 8009dde:	4639      	mov	r1, r7
 8009de0:	f7f6 fe72 	bl	8000ac8 <__aeabi_dcmpeq>
 8009de4:	b108      	cbz	r0, 8009dea <__cvt+0x7c>
 8009de6:	f8cd 900c 	str.w	r9, [sp, #12]
 8009dea:	2230      	movs	r2, #48	@ 0x30
 8009dec:	9b03      	ldr	r3, [sp, #12]
 8009dee:	454b      	cmp	r3, r9
 8009df0:	d31e      	bcc.n	8009e30 <__cvt+0xc2>
 8009df2:	9b03      	ldr	r3, [sp, #12]
 8009df4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009df6:	1b5b      	subs	r3, r3, r5
 8009df8:	4628      	mov	r0, r5
 8009dfa:	6013      	str	r3, [r2, #0]
 8009dfc:	b004      	add	sp, #16
 8009dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e02:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009e06:	eb00 0904 	add.w	r9, r0, r4
 8009e0a:	d1e5      	bne.n	8009dd8 <__cvt+0x6a>
 8009e0c:	7803      	ldrb	r3, [r0, #0]
 8009e0e:	2b30      	cmp	r3, #48	@ 0x30
 8009e10:	d10a      	bne.n	8009e28 <__cvt+0xba>
 8009e12:	2200      	movs	r2, #0
 8009e14:	2300      	movs	r3, #0
 8009e16:	4630      	mov	r0, r6
 8009e18:	4639      	mov	r1, r7
 8009e1a:	f7f6 fe55 	bl	8000ac8 <__aeabi_dcmpeq>
 8009e1e:	b918      	cbnz	r0, 8009e28 <__cvt+0xba>
 8009e20:	f1c4 0401 	rsb	r4, r4, #1
 8009e24:	f8ca 4000 	str.w	r4, [sl]
 8009e28:	f8da 3000 	ldr.w	r3, [sl]
 8009e2c:	4499      	add	r9, r3
 8009e2e:	e7d3      	b.n	8009dd8 <__cvt+0x6a>
 8009e30:	1c59      	adds	r1, r3, #1
 8009e32:	9103      	str	r1, [sp, #12]
 8009e34:	701a      	strb	r2, [r3, #0]
 8009e36:	e7d9      	b.n	8009dec <__cvt+0x7e>

08009e38 <__exponent>:
 8009e38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009e3a:	2900      	cmp	r1, #0
 8009e3c:	bfba      	itte	lt
 8009e3e:	4249      	neglt	r1, r1
 8009e40:	232d      	movlt	r3, #45	@ 0x2d
 8009e42:	232b      	movge	r3, #43	@ 0x2b
 8009e44:	2909      	cmp	r1, #9
 8009e46:	7002      	strb	r2, [r0, #0]
 8009e48:	7043      	strb	r3, [r0, #1]
 8009e4a:	dd29      	ble.n	8009ea0 <__exponent+0x68>
 8009e4c:	f10d 0307 	add.w	r3, sp, #7
 8009e50:	461d      	mov	r5, r3
 8009e52:	270a      	movs	r7, #10
 8009e54:	461a      	mov	r2, r3
 8009e56:	fbb1 f6f7 	udiv	r6, r1, r7
 8009e5a:	fb07 1416 	mls	r4, r7, r6, r1
 8009e5e:	3430      	adds	r4, #48	@ 0x30
 8009e60:	f802 4c01 	strb.w	r4, [r2, #-1]
 8009e64:	460c      	mov	r4, r1
 8009e66:	2c63      	cmp	r4, #99	@ 0x63
 8009e68:	f103 33ff 	add.w	r3, r3, #4294967295
 8009e6c:	4631      	mov	r1, r6
 8009e6e:	dcf1      	bgt.n	8009e54 <__exponent+0x1c>
 8009e70:	3130      	adds	r1, #48	@ 0x30
 8009e72:	1e94      	subs	r4, r2, #2
 8009e74:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009e78:	1c41      	adds	r1, r0, #1
 8009e7a:	4623      	mov	r3, r4
 8009e7c:	42ab      	cmp	r3, r5
 8009e7e:	d30a      	bcc.n	8009e96 <__exponent+0x5e>
 8009e80:	f10d 0309 	add.w	r3, sp, #9
 8009e84:	1a9b      	subs	r3, r3, r2
 8009e86:	42ac      	cmp	r4, r5
 8009e88:	bf88      	it	hi
 8009e8a:	2300      	movhi	r3, #0
 8009e8c:	3302      	adds	r3, #2
 8009e8e:	4403      	add	r3, r0
 8009e90:	1a18      	subs	r0, r3, r0
 8009e92:	b003      	add	sp, #12
 8009e94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e96:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009e9a:	f801 6f01 	strb.w	r6, [r1, #1]!
 8009e9e:	e7ed      	b.n	8009e7c <__exponent+0x44>
 8009ea0:	2330      	movs	r3, #48	@ 0x30
 8009ea2:	3130      	adds	r1, #48	@ 0x30
 8009ea4:	7083      	strb	r3, [r0, #2]
 8009ea6:	70c1      	strb	r1, [r0, #3]
 8009ea8:	1d03      	adds	r3, r0, #4
 8009eaa:	e7f1      	b.n	8009e90 <__exponent+0x58>

08009eac <_printf_float>:
 8009eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eb0:	b08d      	sub	sp, #52	@ 0x34
 8009eb2:	460c      	mov	r4, r1
 8009eb4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009eb8:	4616      	mov	r6, r2
 8009eba:	461f      	mov	r7, r3
 8009ebc:	4605      	mov	r5, r0
 8009ebe:	f000 ff01 	bl	800acc4 <_localeconv_r>
 8009ec2:	6803      	ldr	r3, [r0, #0]
 8009ec4:	9304      	str	r3, [sp, #16]
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	f7f6 f9d2 	bl	8000270 <strlen>
 8009ecc:	2300      	movs	r3, #0
 8009ece:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ed0:	f8d8 3000 	ldr.w	r3, [r8]
 8009ed4:	9005      	str	r0, [sp, #20]
 8009ed6:	3307      	adds	r3, #7
 8009ed8:	f023 0307 	bic.w	r3, r3, #7
 8009edc:	f103 0208 	add.w	r2, r3, #8
 8009ee0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009ee4:	f8d4 b000 	ldr.w	fp, [r4]
 8009ee8:	f8c8 2000 	str.w	r2, [r8]
 8009eec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009ef0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009ef4:	9307      	str	r3, [sp, #28]
 8009ef6:	f8cd 8018 	str.w	r8, [sp, #24]
 8009efa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009efe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f02:	4b9c      	ldr	r3, [pc, #624]	@ (800a174 <_printf_float+0x2c8>)
 8009f04:	f04f 32ff 	mov.w	r2, #4294967295
 8009f08:	f7f6 fe10 	bl	8000b2c <__aeabi_dcmpun>
 8009f0c:	bb70      	cbnz	r0, 8009f6c <_printf_float+0xc0>
 8009f0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009f12:	4b98      	ldr	r3, [pc, #608]	@ (800a174 <_printf_float+0x2c8>)
 8009f14:	f04f 32ff 	mov.w	r2, #4294967295
 8009f18:	f7f6 fdea 	bl	8000af0 <__aeabi_dcmple>
 8009f1c:	bb30      	cbnz	r0, 8009f6c <_printf_float+0xc0>
 8009f1e:	2200      	movs	r2, #0
 8009f20:	2300      	movs	r3, #0
 8009f22:	4640      	mov	r0, r8
 8009f24:	4649      	mov	r1, r9
 8009f26:	f7f6 fdd9 	bl	8000adc <__aeabi_dcmplt>
 8009f2a:	b110      	cbz	r0, 8009f32 <_printf_float+0x86>
 8009f2c:	232d      	movs	r3, #45	@ 0x2d
 8009f2e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f32:	4a91      	ldr	r2, [pc, #580]	@ (800a178 <_printf_float+0x2cc>)
 8009f34:	4b91      	ldr	r3, [pc, #580]	@ (800a17c <_printf_float+0x2d0>)
 8009f36:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009f3a:	bf94      	ite	ls
 8009f3c:	4690      	movls	r8, r2
 8009f3e:	4698      	movhi	r8, r3
 8009f40:	2303      	movs	r3, #3
 8009f42:	6123      	str	r3, [r4, #16]
 8009f44:	f02b 0304 	bic.w	r3, fp, #4
 8009f48:	6023      	str	r3, [r4, #0]
 8009f4a:	f04f 0900 	mov.w	r9, #0
 8009f4e:	9700      	str	r7, [sp, #0]
 8009f50:	4633      	mov	r3, r6
 8009f52:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009f54:	4621      	mov	r1, r4
 8009f56:	4628      	mov	r0, r5
 8009f58:	f000 f9d2 	bl	800a300 <_printf_common>
 8009f5c:	3001      	adds	r0, #1
 8009f5e:	f040 808d 	bne.w	800a07c <_printf_float+0x1d0>
 8009f62:	f04f 30ff 	mov.w	r0, #4294967295
 8009f66:	b00d      	add	sp, #52	@ 0x34
 8009f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f6c:	4642      	mov	r2, r8
 8009f6e:	464b      	mov	r3, r9
 8009f70:	4640      	mov	r0, r8
 8009f72:	4649      	mov	r1, r9
 8009f74:	f7f6 fdda 	bl	8000b2c <__aeabi_dcmpun>
 8009f78:	b140      	cbz	r0, 8009f8c <_printf_float+0xe0>
 8009f7a:	464b      	mov	r3, r9
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	bfbc      	itt	lt
 8009f80:	232d      	movlt	r3, #45	@ 0x2d
 8009f82:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009f86:	4a7e      	ldr	r2, [pc, #504]	@ (800a180 <_printf_float+0x2d4>)
 8009f88:	4b7e      	ldr	r3, [pc, #504]	@ (800a184 <_printf_float+0x2d8>)
 8009f8a:	e7d4      	b.n	8009f36 <_printf_float+0x8a>
 8009f8c:	6863      	ldr	r3, [r4, #4]
 8009f8e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009f92:	9206      	str	r2, [sp, #24]
 8009f94:	1c5a      	adds	r2, r3, #1
 8009f96:	d13b      	bne.n	800a010 <_printf_float+0x164>
 8009f98:	2306      	movs	r3, #6
 8009f9a:	6063      	str	r3, [r4, #4]
 8009f9c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	6022      	str	r2, [r4, #0]
 8009fa4:	9303      	str	r3, [sp, #12]
 8009fa6:	ab0a      	add	r3, sp, #40	@ 0x28
 8009fa8:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009fac:	ab09      	add	r3, sp, #36	@ 0x24
 8009fae:	9300      	str	r3, [sp, #0]
 8009fb0:	6861      	ldr	r1, [r4, #4]
 8009fb2:	ec49 8b10 	vmov	d0, r8, r9
 8009fb6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009fba:	4628      	mov	r0, r5
 8009fbc:	f7ff fed7 	bl	8009d6e <__cvt>
 8009fc0:	9b06      	ldr	r3, [sp, #24]
 8009fc2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009fc4:	2b47      	cmp	r3, #71	@ 0x47
 8009fc6:	4680      	mov	r8, r0
 8009fc8:	d129      	bne.n	800a01e <_printf_float+0x172>
 8009fca:	1cc8      	adds	r0, r1, #3
 8009fcc:	db02      	blt.n	8009fd4 <_printf_float+0x128>
 8009fce:	6863      	ldr	r3, [r4, #4]
 8009fd0:	4299      	cmp	r1, r3
 8009fd2:	dd41      	ble.n	800a058 <_printf_float+0x1ac>
 8009fd4:	f1aa 0a02 	sub.w	sl, sl, #2
 8009fd8:	fa5f fa8a 	uxtb.w	sl, sl
 8009fdc:	3901      	subs	r1, #1
 8009fde:	4652      	mov	r2, sl
 8009fe0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009fe4:	9109      	str	r1, [sp, #36]	@ 0x24
 8009fe6:	f7ff ff27 	bl	8009e38 <__exponent>
 8009fea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009fec:	1813      	adds	r3, r2, r0
 8009fee:	2a01      	cmp	r2, #1
 8009ff0:	4681      	mov	r9, r0
 8009ff2:	6123      	str	r3, [r4, #16]
 8009ff4:	dc02      	bgt.n	8009ffc <_printf_float+0x150>
 8009ff6:	6822      	ldr	r2, [r4, #0]
 8009ff8:	07d2      	lsls	r2, r2, #31
 8009ffa:	d501      	bpl.n	800a000 <_printf_float+0x154>
 8009ffc:	3301      	adds	r3, #1
 8009ffe:	6123      	str	r3, [r4, #16]
 800a000:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a004:	2b00      	cmp	r3, #0
 800a006:	d0a2      	beq.n	8009f4e <_printf_float+0xa2>
 800a008:	232d      	movs	r3, #45	@ 0x2d
 800a00a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a00e:	e79e      	b.n	8009f4e <_printf_float+0xa2>
 800a010:	9a06      	ldr	r2, [sp, #24]
 800a012:	2a47      	cmp	r2, #71	@ 0x47
 800a014:	d1c2      	bne.n	8009f9c <_printf_float+0xf0>
 800a016:	2b00      	cmp	r3, #0
 800a018:	d1c0      	bne.n	8009f9c <_printf_float+0xf0>
 800a01a:	2301      	movs	r3, #1
 800a01c:	e7bd      	b.n	8009f9a <_printf_float+0xee>
 800a01e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a022:	d9db      	bls.n	8009fdc <_printf_float+0x130>
 800a024:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a028:	d118      	bne.n	800a05c <_printf_float+0x1b0>
 800a02a:	2900      	cmp	r1, #0
 800a02c:	6863      	ldr	r3, [r4, #4]
 800a02e:	dd0b      	ble.n	800a048 <_printf_float+0x19c>
 800a030:	6121      	str	r1, [r4, #16]
 800a032:	b913      	cbnz	r3, 800a03a <_printf_float+0x18e>
 800a034:	6822      	ldr	r2, [r4, #0]
 800a036:	07d0      	lsls	r0, r2, #31
 800a038:	d502      	bpl.n	800a040 <_printf_float+0x194>
 800a03a:	3301      	adds	r3, #1
 800a03c:	440b      	add	r3, r1
 800a03e:	6123      	str	r3, [r4, #16]
 800a040:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a042:	f04f 0900 	mov.w	r9, #0
 800a046:	e7db      	b.n	800a000 <_printf_float+0x154>
 800a048:	b913      	cbnz	r3, 800a050 <_printf_float+0x1a4>
 800a04a:	6822      	ldr	r2, [r4, #0]
 800a04c:	07d2      	lsls	r2, r2, #31
 800a04e:	d501      	bpl.n	800a054 <_printf_float+0x1a8>
 800a050:	3302      	adds	r3, #2
 800a052:	e7f4      	b.n	800a03e <_printf_float+0x192>
 800a054:	2301      	movs	r3, #1
 800a056:	e7f2      	b.n	800a03e <_printf_float+0x192>
 800a058:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a05c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a05e:	4299      	cmp	r1, r3
 800a060:	db05      	blt.n	800a06e <_printf_float+0x1c2>
 800a062:	6823      	ldr	r3, [r4, #0]
 800a064:	6121      	str	r1, [r4, #16]
 800a066:	07d8      	lsls	r0, r3, #31
 800a068:	d5ea      	bpl.n	800a040 <_printf_float+0x194>
 800a06a:	1c4b      	adds	r3, r1, #1
 800a06c:	e7e7      	b.n	800a03e <_printf_float+0x192>
 800a06e:	2900      	cmp	r1, #0
 800a070:	bfd4      	ite	le
 800a072:	f1c1 0202 	rsble	r2, r1, #2
 800a076:	2201      	movgt	r2, #1
 800a078:	4413      	add	r3, r2
 800a07a:	e7e0      	b.n	800a03e <_printf_float+0x192>
 800a07c:	6823      	ldr	r3, [r4, #0]
 800a07e:	055a      	lsls	r2, r3, #21
 800a080:	d407      	bmi.n	800a092 <_printf_float+0x1e6>
 800a082:	6923      	ldr	r3, [r4, #16]
 800a084:	4642      	mov	r2, r8
 800a086:	4631      	mov	r1, r6
 800a088:	4628      	mov	r0, r5
 800a08a:	47b8      	blx	r7
 800a08c:	3001      	adds	r0, #1
 800a08e:	d12b      	bne.n	800a0e8 <_printf_float+0x23c>
 800a090:	e767      	b.n	8009f62 <_printf_float+0xb6>
 800a092:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a096:	f240 80dd 	bls.w	800a254 <_printf_float+0x3a8>
 800a09a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a09e:	2200      	movs	r2, #0
 800a0a0:	2300      	movs	r3, #0
 800a0a2:	f7f6 fd11 	bl	8000ac8 <__aeabi_dcmpeq>
 800a0a6:	2800      	cmp	r0, #0
 800a0a8:	d033      	beq.n	800a112 <_printf_float+0x266>
 800a0aa:	4a37      	ldr	r2, [pc, #220]	@ (800a188 <_printf_float+0x2dc>)
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	4631      	mov	r1, r6
 800a0b0:	4628      	mov	r0, r5
 800a0b2:	47b8      	blx	r7
 800a0b4:	3001      	adds	r0, #1
 800a0b6:	f43f af54 	beq.w	8009f62 <_printf_float+0xb6>
 800a0ba:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a0be:	4543      	cmp	r3, r8
 800a0c0:	db02      	blt.n	800a0c8 <_printf_float+0x21c>
 800a0c2:	6823      	ldr	r3, [r4, #0]
 800a0c4:	07d8      	lsls	r0, r3, #31
 800a0c6:	d50f      	bpl.n	800a0e8 <_printf_float+0x23c>
 800a0c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a0cc:	4631      	mov	r1, r6
 800a0ce:	4628      	mov	r0, r5
 800a0d0:	47b8      	blx	r7
 800a0d2:	3001      	adds	r0, #1
 800a0d4:	f43f af45 	beq.w	8009f62 <_printf_float+0xb6>
 800a0d8:	f04f 0900 	mov.w	r9, #0
 800a0dc:	f108 38ff 	add.w	r8, r8, #4294967295
 800a0e0:	f104 0a1a 	add.w	sl, r4, #26
 800a0e4:	45c8      	cmp	r8, r9
 800a0e6:	dc09      	bgt.n	800a0fc <_printf_float+0x250>
 800a0e8:	6823      	ldr	r3, [r4, #0]
 800a0ea:	079b      	lsls	r3, r3, #30
 800a0ec:	f100 8103 	bmi.w	800a2f6 <_printf_float+0x44a>
 800a0f0:	68e0      	ldr	r0, [r4, #12]
 800a0f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a0f4:	4298      	cmp	r0, r3
 800a0f6:	bfb8      	it	lt
 800a0f8:	4618      	movlt	r0, r3
 800a0fa:	e734      	b.n	8009f66 <_printf_float+0xba>
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	4652      	mov	r2, sl
 800a100:	4631      	mov	r1, r6
 800a102:	4628      	mov	r0, r5
 800a104:	47b8      	blx	r7
 800a106:	3001      	adds	r0, #1
 800a108:	f43f af2b 	beq.w	8009f62 <_printf_float+0xb6>
 800a10c:	f109 0901 	add.w	r9, r9, #1
 800a110:	e7e8      	b.n	800a0e4 <_printf_float+0x238>
 800a112:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a114:	2b00      	cmp	r3, #0
 800a116:	dc39      	bgt.n	800a18c <_printf_float+0x2e0>
 800a118:	4a1b      	ldr	r2, [pc, #108]	@ (800a188 <_printf_float+0x2dc>)
 800a11a:	2301      	movs	r3, #1
 800a11c:	4631      	mov	r1, r6
 800a11e:	4628      	mov	r0, r5
 800a120:	47b8      	blx	r7
 800a122:	3001      	adds	r0, #1
 800a124:	f43f af1d 	beq.w	8009f62 <_printf_float+0xb6>
 800a128:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a12c:	ea59 0303 	orrs.w	r3, r9, r3
 800a130:	d102      	bne.n	800a138 <_printf_float+0x28c>
 800a132:	6823      	ldr	r3, [r4, #0]
 800a134:	07d9      	lsls	r1, r3, #31
 800a136:	d5d7      	bpl.n	800a0e8 <_printf_float+0x23c>
 800a138:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a13c:	4631      	mov	r1, r6
 800a13e:	4628      	mov	r0, r5
 800a140:	47b8      	blx	r7
 800a142:	3001      	adds	r0, #1
 800a144:	f43f af0d 	beq.w	8009f62 <_printf_float+0xb6>
 800a148:	f04f 0a00 	mov.w	sl, #0
 800a14c:	f104 0b1a 	add.w	fp, r4, #26
 800a150:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a152:	425b      	negs	r3, r3
 800a154:	4553      	cmp	r3, sl
 800a156:	dc01      	bgt.n	800a15c <_printf_float+0x2b0>
 800a158:	464b      	mov	r3, r9
 800a15a:	e793      	b.n	800a084 <_printf_float+0x1d8>
 800a15c:	2301      	movs	r3, #1
 800a15e:	465a      	mov	r2, fp
 800a160:	4631      	mov	r1, r6
 800a162:	4628      	mov	r0, r5
 800a164:	47b8      	blx	r7
 800a166:	3001      	adds	r0, #1
 800a168:	f43f aefb 	beq.w	8009f62 <_printf_float+0xb6>
 800a16c:	f10a 0a01 	add.w	sl, sl, #1
 800a170:	e7ee      	b.n	800a150 <_printf_float+0x2a4>
 800a172:	bf00      	nop
 800a174:	7fefffff 	.word	0x7fefffff
 800a178:	0800f314 	.word	0x0800f314
 800a17c:	0800f318 	.word	0x0800f318
 800a180:	0800f31c 	.word	0x0800f31c
 800a184:	0800f320 	.word	0x0800f320
 800a188:	0800f324 	.word	0x0800f324
 800a18c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a18e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a192:	4553      	cmp	r3, sl
 800a194:	bfa8      	it	ge
 800a196:	4653      	movge	r3, sl
 800a198:	2b00      	cmp	r3, #0
 800a19a:	4699      	mov	r9, r3
 800a19c:	dc36      	bgt.n	800a20c <_printf_float+0x360>
 800a19e:	f04f 0b00 	mov.w	fp, #0
 800a1a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a1a6:	f104 021a 	add.w	r2, r4, #26
 800a1aa:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a1ac:	9306      	str	r3, [sp, #24]
 800a1ae:	eba3 0309 	sub.w	r3, r3, r9
 800a1b2:	455b      	cmp	r3, fp
 800a1b4:	dc31      	bgt.n	800a21a <_printf_float+0x36e>
 800a1b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1b8:	459a      	cmp	sl, r3
 800a1ba:	dc3a      	bgt.n	800a232 <_printf_float+0x386>
 800a1bc:	6823      	ldr	r3, [r4, #0]
 800a1be:	07da      	lsls	r2, r3, #31
 800a1c0:	d437      	bmi.n	800a232 <_printf_float+0x386>
 800a1c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1c4:	ebaa 0903 	sub.w	r9, sl, r3
 800a1c8:	9b06      	ldr	r3, [sp, #24]
 800a1ca:	ebaa 0303 	sub.w	r3, sl, r3
 800a1ce:	4599      	cmp	r9, r3
 800a1d0:	bfa8      	it	ge
 800a1d2:	4699      	movge	r9, r3
 800a1d4:	f1b9 0f00 	cmp.w	r9, #0
 800a1d8:	dc33      	bgt.n	800a242 <_printf_float+0x396>
 800a1da:	f04f 0800 	mov.w	r8, #0
 800a1de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a1e2:	f104 0b1a 	add.w	fp, r4, #26
 800a1e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1e8:	ebaa 0303 	sub.w	r3, sl, r3
 800a1ec:	eba3 0309 	sub.w	r3, r3, r9
 800a1f0:	4543      	cmp	r3, r8
 800a1f2:	f77f af79 	ble.w	800a0e8 <_printf_float+0x23c>
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	465a      	mov	r2, fp
 800a1fa:	4631      	mov	r1, r6
 800a1fc:	4628      	mov	r0, r5
 800a1fe:	47b8      	blx	r7
 800a200:	3001      	adds	r0, #1
 800a202:	f43f aeae 	beq.w	8009f62 <_printf_float+0xb6>
 800a206:	f108 0801 	add.w	r8, r8, #1
 800a20a:	e7ec      	b.n	800a1e6 <_printf_float+0x33a>
 800a20c:	4642      	mov	r2, r8
 800a20e:	4631      	mov	r1, r6
 800a210:	4628      	mov	r0, r5
 800a212:	47b8      	blx	r7
 800a214:	3001      	adds	r0, #1
 800a216:	d1c2      	bne.n	800a19e <_printf_float+0x2f2>
 800a218:	e6a3      	b.n	8009f62 <_printf_float+0xb6>
 800a21a:	2301      	movs	r3, #1
 800a21c:	4631      	mov	r1, r6
 800a21e:	4628      	mov	r0, r5
 800a220:	9206      	str	r2, [sp, #24]
 800a222:	47b8      	blx	r7
 800a224:	3001      	adds	r0, #1
 800a226:	f43f ae9c 	beq.w	8009f62 <_printf_float+0xb6>
 800a22a:	9a06      	ldr	r2, [sp, #24]
 800a22c:	f10b 0b01 	add.w	fp, fp, #1
 800a230:	e7bb      	b.n	800a1aa <_printf_float+0x2fe>
 800a232:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a236:	4631      	mov	r1, r6
 800a238:	4628      	mov	r0, r5
 800a23a:	47b8      	blx	r7
 800a23c:	3001      	adds	r0, #1
 800a23e:	d1c0      	bne.n	800a1c2 <_printf_float+0x316>
 800a240:	e68f      	b.n	8009f62 <_printf_float+0xb6>
 800a242:	9a06      	ldr	r2, [sp, #24]
 800a244:	464b      	mov	r3, r9
 800a246:	4442      	add	r2, r8
 800a248:	4631      	mov	r1, r6
 800a24a:	4628      	mov	r0, r5
 800a24c:	47b8      	blx	r7
 800a24e:	3001      	adds	r0, #1
 800a250:	d1c3      	bne.n	800a1da <_printf_float+0x32e>
 800a252:	e686      	b.n	8009f62 <_printf_float+0xb6>
 800a254:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a258:	f1ba 0f01 	cmp.w	sl, #1
 800a25c:	dc01      	bgt.n	800a262 <_printf_float+0x3b6>
 800a25e:	07db      	lsls	r3, r3, #31
 800a260:	d536      	bpl.n	800a2d0 <_printf_float+0x424>
 800a262:	2301      	movs	r3, #1
 800a264:	4642      	mov	r2, r8
 800a266:	4631      	mov	r1, r6
 800a268:	4628      	mov	r0, r5
 800a26a:	47b8      	blx	r7
 800a26c:	3001      	adds	r0, #1
 800a26e:	f43f ae78 	beq.w	8009f62 <_printf_float+0xb6>
 800a272:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a276:	4631      	mov	r1, r6
 800a278:	4628      	mov	r0, r5
 800a27a:	47b8      	blx	r7
 800a27c:	3001      	adds	r0, #1
 800a27e:	f43f ae70 	beq.w	8009f62 <_printf_float+0xb6>
 800a282:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a286:	2200      	movs	r2, #0
 800a288:	2300      	movs	r3, #0
 800a28a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a28e:	f7f6 fc1b 	bl	8000ac8 <__aeabi_dcmpeq>
 800a292:	b9c0      	cbnz	r0, 800a2c6 <_printf_float+0x41a>
 800a294:	4653      	mov	r3, sl
 800a296:	f108 0201 	add.w	r2, r8, #1
 800a29a:	4631      	mov	r1, r6
 800a29c:	4628      	mov	r0, r5
 800a29e:	47b8      	blx	r7
 800a2a0:	3001      	adds	r0, #1
 800a2a2:	d10c      	bne.n	800a2be <_printf_float+0x412>
 800a2a4:	e65d      	b.n	8009f62 <_printf_float+0xb6>
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	465a      	mov	r2, fp
 800a2aa:	4631      	mov	r1, r6
 800a2ac:	4628      	mov	r0, r5
 800a2ae:	47b8      	blx	r7
 800a2b0:	3001      	adds	r0, #1
 800a2b2:	f43f ae56 	beq.w	8009f62 <_printf_float+0xb6>
 800a2b6:	f108 0801 	add.w	r8, r8, #1
 800a2ba:	45d0      	cmp	r8, sl
 800a2bc:	dbf3      	blt.n	800a2a6 <_printf_float+0x3fa>
 800a2be:	464b      	mov	r3, r9
 800a2c0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a2c4:	e6df      	b.n	800a086 <_printf_float+0x1da>
 800a2c6:	f04f 0800 	mov.w	r8, #0
 800a2ca:	f104 0b1a 	add.w	fp, r4, #26
 800a2ce:	e7f4      	b.n	800a2ba <_printf_float+0x40e>
 800a2d0:	2301      	movs	r3, #1
 800a2d2:	4642      	mov	r2, r8
 800a2d4:	e7e1      	b.n	800a29a <_printf_float+0x3ee>
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	464a      	mov	r2, r9
 800a2da:	4631      	mov	r1, r6
 800a2dc:	4628      	mov	r0, r5
 800a2de:	47b8      	blx	r7
 800a2e0:	3001      	adds	r0, #1
 800a2e2:	f43f ae3e 	beq.w	8009f62 <_printf_float+0xb6>
 800a2e6:	f108 0801 	add.w	r8, r8, #1
 800a2ea:	68e3      	ldr	r3, [r4, #12]
 800a2ec:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a2ee:	1a5b      	subs	r3, r3, r1
 800a2f0:	4543      	cmp	r3, r8
 800a2f2:	dcf0      	bgt.n	800a2d6 <_printf_float+0x42a>
 800a2f4:	e6fc      	b.n	800a0f0 <_printf_float+0x244>
 800a2f6:	f04f 0800 	mov.w	r8, #0
 800a2fa:	f104 0919 	add.w	r9, r4, #25
 800a2fe:	e7f4      	b.n	800a2ea <_printf_float+0x43e>

0800a300 <_printf_common>:
 800a300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a304:	4616      	mov	r6, r2
 800a306:	4698      	mov	r8, r3
 800a308:	688a      	ldr	r2, [r1, #8]
 800a30a:	690b      	ldr	r3, [r1, #16]
 800a30c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a310:	4293      	cmp	r3, r2
 800a312:	bfb8      	it	lt
 800a314:	4613      	movlt	r3, r2
 800a316:	6033      	str	r3, [r6, #0]
 800a318:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a31c:	4607      	mov	r7, r0
 800a31e:	460c      	mov	r4, r1
 800a320:	b10a      	cbz	r2, 800a326 <_printf_common+0x26>
 800a322:	3301      	adds	r3, #1
 800a324:	6033      	str	r3, [r6, #0]
 800a326:	6823      	ldr	r3, [r4, #0]
 800a328:	0699      	lsls	r1, r3, #26
 800a32a:	bf42      	ittt	mi
 800a32c:	6833      	ldrmi	r3, [r6, #0]
 800a32e:	3302      	addmi	r3, #2
 800a330:	6033      	strmi	r3, [r6, #0]
 800a332:	6825      	ldr	r5, [r4, #0]
 800a334:	f015 0506 	ands.w	r5, r5, #6
 800a338:	d106      	bne.n	800a348 <_printf_common+0x48>
 800a33a:	f104 0a19 	add.w	sl, r4, #25
 800a33e:	68e3      	ldr	r3, [r4, #12]
 800a340:	6832      	ldr	r2, [r6, #0]
 800a342:	1a9b      	subs	r3, r3, r2
 800a344:	42ab      	cmp	r3, r5
 800a346:	dc26      	bgt.n	800a396 <_printf_common+0x96>
 800a348:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a34c:	6822      	ldr	r2, [r4, #0]
 800a34e:	3b00      	subs	r3, #0
 800a350:	bf18      	it	ne
 800a352:	2301      	movne	r3, #1
 800a354:	0692      	lsls	r2, r2, #26
 800a356:	d42b      	bmi.n	800a3b0 <_printf_common+0xb0>
 800a358:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a35c:	4641      	mov	r1, r8
 800a35e:	4638      	mov	r0, r7
 800a360:	47c8      	blx	r9
 800a362:	3001      	adds	r0, #1
 800a364:	d01e      	beq.n	800a3a4 <_printf_common+0xa4>
 800a366:	6823      	ldr	r3, [r4, #0]
 800a368:	6922      	ldr	r2, [r4, #16]
 800a36a:	f003 0306 	and.w	r3, r3, #6
 800a36e:	2b04      	cmp	r3, #4
 800a370:	bf02      	ittt	eq
 800a372:	68e5      	ldreq	r5, [r4, #12]
 800a374:	6833      	ldreq	r3, [r6, #0]
 800a376:	1aed      	subeq	r5, r5, r3
 800a378:	68a3      	ldr	r3, [r4, #8]
 800a37a:	bf0c      	ite	eq
 800a37c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a380:	2500      	movne	r5, #0
 800a382:	4293      	cmp	r3, r2
 800a384:	bfc4      	itt	gt
 800a386:	1a9b      	subgt	r3, r3, r2
 800a388:	18ed      	addgt	r5, r5, r3
 800a38a:	2600      	movs	r6, #0
 800a38c:	341a      	adds	r4, #26
 800a38e:	42b5      	cmp	r5, r6
 800a390:	d11a      	bne.n	800a3c8 <_printf_common+0xc8>
 800a392:	2000      	movs	r0, #0
 800a394:	e008      	b.n	800a3a8 <_printf_common+0xa8>
 800a396:	2301      	movs	r3, #1
 800a398:	4652      	mov	r2, sl
 800a39a:	4641      	mov	r1, r8
 800a39c:	4638      	mov	r0, r7
 800a39e:	47c8      	blx	r9
 800a3a0:	3001      	adds	r0, #1
 800a3a2:	d103      	bne.n	800a3ac <_printf_common+0xac>
 800a3a4:	f04f 30ff 	mov.w	r0, #4294967295
 800a3a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3ac:	3501      	adds	r5, #1
 800a3ae:	e7c6      	b.n	800a33e <_printf_common+0x3e>
 800a3b0:	18e1      	adds	r1, r4, r3
 800a3b2:	1c5a      	adds	r2, r3, #1
 800a3b4:	2030      	movs	r0, #48	@ 0x30
 800a3b6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a3ba:	4422      	add	r2, r4
 800a3bc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a3c0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a3c4:	3302      	adds	r3, #2
 800a3c6:	e7c7      	b.n	800a358 <_printf_common+0x58>
 800a3c8:	2301      	movs	r3, #1
 800a3ca:	4622      	mov	r2, r4
 800a3cc:	4641      	mov	r1, r8
 800a3ce:	4638      	mov	r0, r7
 800a3d0:	47c8      	blx	r9
 800a3d2:	3001      	adds	r0, #1
 800a3d4:	d0e6      	beq.n	800a3a4 <_printf_common+0xa4>
 800a3d6:	3601      	adds	r6, #1
 800a3d8:	e7d9      	b.n	800a38e <_printf_common+0x8e>
	...

0800a3dc <_printf_i>:
 800a3dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a3e0:	7e0f      	ldrb	r7, [r1, #24]
 800a3e2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a3e4:	2f78      	cmp	r7, #120	@ 0x78
 800a3e6:	4691      	mov	r9, r2
 800a3e8:	4680      	mov	r8, r0
 800a3ea:	460c      	mov	r4, r1
 800a3ec:	469a      	mov	sl, r3
 800a3ee:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a3f2:	d807      	bhi.n	800a404 <_printf_i+0x28>
 800a3f4:	2f62      	cmp	r7, #98	@ 0x62
 800a3f6:	d80a      	bhi.n	800a40e <_printf_i+0x32>
 800a3f8:	2f00      	cmp	r7, #0
 800a3fa:	f000 80d2 	beq.w	800a5a2 <_printf_i+0x1c6>
 800a3fe:	2f58      	cmp	r7, #88	@ 0x58
 800a400:	f000 80b9 	beq.w	800a576 <_printf_i+0x19a>
 800a404:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a408:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a40c:	e03a      	b.n	800a484 <_printf_i+0xa8>
 800a40e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a412:	2b15      	cmp	r3, #21
 800a414:	d8f6      	bhi.n	800a404 <_printf_i+0x28>
 800a416:	a101      	add	r1, pc, #4	@ (adr r1, 800a41c <_printf_i+0x40>)
 800a418:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a41c:	0800a475 	.word	0x0800a475
 800a420:	0800a489 	.word	0x0800a489
 800a424:	0800a405 	.word	0x0800a405
 800a428:	0800a405 	.word	0x0800a405
 800a42c:	0800a405 	.word	0x0800a405
 800a430:	0800a405 	.word	0x0800a405
 800a434:	0800a489 	.word	0x0800a489
 800a438:	0800a405 	.word	0x0800a405
 800a43c:	0800a405 	.word	0x0800a405
 800a440:	0800a405 	.word	0x0800a405
 800a444:	0800a405 	.word	0x0800a405
 800a448:	0800a589 	.word	0x0800a589
 800a44c:	0800a4b3 	.word	0x0800a4b3
 800a450:	0800a543 	.word	0x0800a543
 800a454:	0800a405 	.word	0x0800a405
 800a458:	0800a405 	.word	0x0800a405
 800a45c:	0800a5ab 	.word	0x0800a5ab
 800a460:	0800a405 	.word	0x0800a405
 800a464:	0800a4b3 	.word	0x0800a4b3
 800a468:	0800a405 	.word	0x0800a405
 800a46c:	0800a405 	.word	0x0800a405
 800a470:	0800a54b 	.word	0x0800a54b
 800a474:	6833      	ldr	r3, [r6, #0]
 800a476:	1d1a      	adds	r2, r3, #4
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	6032      	str	r2, [r6, #0]
 800a47c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a480:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a484:	2301      	movs	r3, #1
 800a486:	e09d      	b.n	800a5c4 <_printf_i+0x1e8>
 800a488:	6833      	ldr	r3, [r6, #0]
 800a48a:	6820      	ldr	r0, [r4, #0]
 800a48c:	1d19      	adds	r1, r3, #4
 800a48e:	6031      	str	r1, [r6, #0]
 800a490:	0606      	lsls	r6, r0, #24
 800a492:	d501      	bpl.n	800a498 <_printf_i+0xbc>
 800a494:	681d      	ldr	r5, [r3, #0]
 800a496:	e003      	b.n	800a4a0 <_printf_i+0xc4>
 800a498:	0645      	lsls	r5, r0, #25
 800a49a:	d5fb      	bpl.n	800a494 <_printf_i+0xb8>
 800a49c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a4a0:	2d00      	cmp	r5, #0
 800a4a2:	da03      	bge.n	800a4ac <_printf_i+0xd0>
 800a4a4:	232d      	movs	r3, #45	@ 0x2d
 800a4a6:	426d      	negs	r5, r5
 800a4a8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a4ac:	4859      	ldr	r0, [pc, #356]	@ (800a614 <_printf_i+0x238>)
 800a4ae:	230a      	movs	r3, #10
 800a4b0:	e011      	b.n	800a4d6 <_printf_i+0xfa>
 800a4b2:	6821      	ldr	r1, [r4, #0]
 800a4b4:	6833      	ldr	r3, [r6, #0]
 800a4b6:	0608      	lsls	r0, r1, #24
 800a4b8:	f853 5b04 	ldr.w	r5, [r3], #4
 800a4bc:	d402      	bmi.n	800a4c4 <_printf_i+0xe8>
 800a4be:	0649      	lsls	r1, r1, #25
 800a4c0:	bf48      	it	mi
 800a4c2:	b2ad      	uxthmi	r5, r5
 800a4c4:	2f6f      	cmp	r7, #111	@ 0x6f
 800a4c6:	4853      	ldr	r0, [pc, #332]	@ (800a614 <_printf_i+0x238>)
 800a4c8:	6033      	str	r3, [r6, #0]
 800a4ca:	bf14      	ite	ne
 800a4cc:	230a      	movne	r3, #10
 800a4ce:	2308      	moveq	r3, #8
 800a4d0:	2100      	movs	r1, #0
 800a4d2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a4d6:	6866      	ldr	r6, [r4, #4]
 800a4d8:	60a6      	str	r6, [r4, #8]
 800a4da:	2e00      	cmp	r6, #0
 800a4dc:	bfa2      	ittt	ge
 800a4de:	6821      	ldrge	r1, [r4, #0]
 800a4e0:	f021 0104 	bicge.w	r1, r1, #4
 800a4e4:	6021      	strge	r1, [r4, #0]
 800a4e6:	b90d      	cbnz	r5, 800a4ec <_printf_i+0x110>
 800a4e8:	2e00      	cmp	r6, #0
 800a4ea:	d04b      	beq.n	800a584 <_printf_i+0x1a8>
 800a4ec:	4616      	mov	r6, r2
 800a4ee:	fbb5 f1f3 	udiv	r1, r5, r3
 800a4f2:	fb03 5711 	mls	r7, r3, r1, r5
 800a4f6:	5dc7      	ldrb	r7, [r0, r7]
 800a4f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a4fc:	462f      	mov	r7, r5
 800a4fe:	42bb      	cmp	r3, r7
 800a500:	460d      	mov	r5, r1
 800a502:	d9f4      	bls.n	800a4ee <_printf_i+0x112>
 800a504:	2b08      	cmp	r3, #8
 800a506:	d10b      	bne.n	800a520 <_printf_i+0x144>
 800a508:	6823      	ldr	r3, [r4, #0]
 800a50a:	07df      	lsls	r7, r3, #31
 800a50c:	d508      	bpl.n	800a520 <_printf_i+0x144>
 800a50e:	6923      	ldr	r3, [r4, #16]
 800a510:	6861      	ldr	r1, [r4, #4]
 800a512:	4299      	cmp	r1, r3
 800a514:	bfde      	ittt	le
 800a516:	2330      	movle	r3, #48	@ 0x30
 800a518:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a51c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a520:	1b92      	subs	r2, r2, r6
 800a522:	6122      	str	r2, [r4, #16]
 800a524:	f8cd a000 	str.w	sl, [sp]
 800a528:	464b      	mov	r3, r9
 800a52a:	aa03      	add	r2, sp, #12
 800a52c:	4621      	mov	r1, r4
 800a52e:	4640      	mov	r0, r8
 800a530:	f7ff fee6 	bl	800a300 <_printf_common>
 800a534:	3001      	adds	r0, #1
 800a536:	d14a      	bne.n	800a5ce <_printf_i+0x1f2>
 800a538:	f04f 30ff 	mov.w	r0, #4294967295
 800a53c:	b004      	add	sp, #16
 800a53e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a542:	6823      	ldr	r3, [r4, #0]
 800a544:	f043 0320 	orr.w	r3, r3, #32
 800a548:	6023      	str	r3, [r4, #0]
 800a54a:	4833      	ldr	r0, [pc, #204]	@ (800a618 <_printf_i+0x23c>)
 800a54c:	2778      	movs	r7, #120	@ 0x78
 800a54e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a552:	6823      	ldr	r3, [r4, #0]
 800a554:	6831      	ldr	r1, [r6, #0]
 800a556:	061f      	lsls	r7, r3, #24
 800a558:	f851 5b04 	ldr.w	r5, [r1], #4
 800a55c:	d402      	bmi.n	800a564 <_printf_i+0x188>
 800a55e:	065f      	lsls	r7, r3, #25
 800a560:	bf48      	it	mi
 800a562:	b2ad      	uxthmi	r5, r5
 800a564:	6031      	str	r1, [r6, #0]
 800a566:	07d9      	lsls	r1, r3, #31
 800a568:	bf44      	itt	mi
 800a56a:	f043 0320 	orrmi.w	r3, r3, #32
 800a56e:	6023      	strmi	r3, [r4, #0]
 800a570:	b11d      	cbz	r5, 800a57a <_printf_i+0x19e>
 800a572:	2310      	movs	r3, #16
 800a574:	e7ac      	b.n	800a4d0 <_printf_i+0xf4>
 800a576:	4827      	ldr	r0, [pc, #156]	@ (800a614 <_printf_i+0x238>)
 800a578:	e7e9      	b.n	800a54e <_printf_i+0x172>
 800a57a:	6823      	ldr	r3, [r4, #0]
 800a57c:	f023 0320 	bic.w	r3, r3, #32
 800a580:	6023      	str	r3, [r4, #0]
 800a582:	e7f6      	b.n	800a572 <_printf_i+0x196>
 800a584:	4616      	mov	r6, r2
 800a586:	e7bd      	b.n	800a504 <_printf_i+0x128>
 800a588:	6833      	ldr	r3, [r6, #0]
 800a58a:	6825      	ldr	r5, [r4, #0]
 800a58c:	6961      	ldr	r1, [r4, #20]
 800a58e:	1d18      	adds	r0, r3, #4
 800a590:	6030      	str	r0, [r6, #0]
 800a592:	062e      	lsls	r6, r5, #24
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	d501      	bpl.n	800a59c <_printf_i+0x1c0>
 800a598:	6019      	str	r1, [r3, #0]
 800a59a:	e002      	b.n	800a5a2 <_printf_i+0x1c6>
 800a59c:	0668      	lsls	r0, r5, #25
 800a59e:	d5fb      	bpl.n	800a598 <_printf_i+0x1bc>
 800a5a0:	8019      	strh	r1, [r3, #0]
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	6123      	str	r3, [r4, #16]
 800a5a6:	4616      	mov	r6, r2
 800a5a8:	e7bc      	b.n	800a524 <_printf_i+0x148>
 800a5aa:	6833      	ldr	r3, [r6, #0]
 800a5ac:	1d1a      	adds	r2, r3, #4
 800a5ae:	6032      	str	r2, [r6, #0]
 800a5b0:	681e      	ldr	r6, [r3, #0]
 800a5b2:	6862      	ldr	r2, [r4, #4]
 800a5b4:	2100      	movs	r1, #0
 800a5b6:	4630      	mov	r0, r6
 800a5b8:	f7f5 fe0a 	bl	80001d0 <memchr>
 800a5bc:	b108      	cbz	r0, 800a5c2 <_printf_i+0x1e6>
 800a5be:	1b80      	subs	r0, r0, r6
 800a5c0:	6060      	str	r0, [r4, #4]
 800a5c2:	6863      	ldr	r3, [r4, #4]
 800a5c4:	6123      	str	r3, [r4, #16]
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a5cc:	e7aa      	b.n	800a524 <_printf_i+0x148>
 800a5ce:	6923      	ldr	r3, [r4, #16]
 800a5d0:	4632      	mov	r2, r6
 800a5d2:	4649      	mov	r1, r9
 800a5d4:	4640      	mov	r0, r8
 800a5d6:	47d0      	blx	sl
 800a5d8:	3001      	adds	r0, #1
 800a5da:	d0ad      	beq.n	800a538 <_printf_i+0x15c>
 800a5dc:	6823      	ldr	r3, [r4, #0]
 800a5de:	079b      	lsls	r3, r3, #30
 800a5e0:	d413      	bmi.n	800a60a <_printf_i+0x22e>
 800a5e2:	68e0      	ldr	r0, [r4, #12]
 800a5e4:	9b03      	ldr	r3, [sp, #12]
 800a5e6:	4298      	cmp	r0, r3
 800a5e8:	bfb8      	it	lt
 800a5ea:	4618      	movlt	r0, r3
 800a5ec:	e7a6      	b.n	800a53c <_printf_i+0x160>
 800a5ee:	2301      	movs	r3, #1
 800a5f0:	4632      	mov	r2, r6
 800a5f2:	4649      	mov	r1, r9
 800a5f4:	4640      	mov	r0, r8
 800a5f6:	47d0      	blx	sl
 800a5f8:	3001      	adds	r0, #1
 800a5fa:	d09d      	beq.n	800a538 <_printf_i+0x15c>
 800a5fc:	3501      	adds	r5, #1
 800a5fe:	68e3      	ldr	r3, [r4, #12]
 800a600:	9903      	ldr	r1, [sp, #12]
 800a602:	1a5b      	subs	r3, r3, r1
 800a604:	42ab      	cmp	r3, r5
 800a606:	dcf2      	bgt.n	800a5ee <_printf_i+0x212>
 800a608:	e7eb      	b.n	800a5e2 <_printf_i+0x206>
 800a60a:	2500      	movs	r5, #0
 800a60c:	f104 0619 	add.w	r6, r4, #25
 800a610:	e7f5      	b.n	800a5fe <_printf_i+0x222>
 800a612:	bf00      	nop
 800a614:	0800f326 	.word	0x0800f326
 800a618:	0800f337 	.word	0x0800f337

0800a61c <_scanf_float>:
 800a61c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a620:	b087      	sub	sp, #28
 800a622:	4617      	mov	r7, r2
 800a624:	9303      	str	r3, [sp, #12]
 800a626:	688b      	ldr	r3, [r1, #8]
 800a628:	1e5a      	subs	r2, r3, #1
 800a62a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a62e:	bf81      	itttt	hi
 800a630:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a634:	eb03 0b05 	addhi.w	fp, r3, r5
 800a638:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a63c:	608b      	strhi	r3, [r1, #8]
 800a63e:	680b      	ldr	r3, [r1, #0]
 800a640:	460a      	mov	r2, r1
 800a642:	f04f 0500 	mov.w	r5, #0
 800a646:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a64a:	f842 3b1c 	str.w	r3, [r2], #28
 800a64e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a652:	4680      	mov	r8, r0
 800a654:	460c      	mov	r4, r1
 800a656:	bf98      	it	ls
 800a658:	f04f 0b00 	movls.w	fp, #0
 800a65c:	9201      	str	r2, [sp, #4]
 800a65e:	4616      	mov	r6, r2
 800a660:	46aa      	mov	sl, r5
 800a662:	46a9      	mov	r9, r5
 800a664:	9502      	str	r5, [sp, #8]
 800a666:	68a2      	ldr	r2, [r4, #8]
 800a668:	b152      	cbz	r2, 800a680 <_scanf_float+0x64>
 800a66a:	683b      	ldr	r3, [r7, #0]
 800a66c:	781b      	ldrb	r3, [r3, #0]
 800a66e:	2b4e      	cmp	r3, #78	@ 0x4e
 800a670:	d864      	bhi.n	800a73c <_scanf_float+0x120>
 800a672:	2b40      	cmp	r3, #64	@ 0x40
 800a674:	d83c      	bhi.n	800a6f0 <_scanf_float+0xd4>
 800a676:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a67a:	b2c8      	uxtb	r0, r1
 800a67c:	280e      	cmp	r0, #14
 800a67e:	d93a      	bls.n	800a6f6 <_scanf_float+0xda>
 800a680:	f1b9 0f00 	cmp.w	r9, #0
 800a684:	d003      	beq.n	800a68e <_scanf_float+0x72>
 800a686:	6823      	ldr	r3, [r4, #0]
 800a688:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a68c:	6023      	str	r3, [r4, #0]
 800a68e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a692:	f1ba 0f01 	cmp.w	sl, #1
 800a696:	f200 8117 	bhi.w	800a8c8 <_scanf_float+0x2ac>
 800a69a:	9b01      	ldr	r3, [sp, #4]
 800a69c:	429e      	cmp	r6, r3
 800a69e:	f200 8108 	bhi.w	800a8b2 <_scanf_float+0x296>
 800a6a2:	2001      	movs	r0, #1
 800a6a4:	b007      	add	sp, #28
 800a6a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6aa:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a6ae:	2a0d      	cmp	r2, #13
 800a6b0:	d8e6      	bhi.n	800a680 <_scanf_float+0x64>
 800a6b2:	a101      	add	r1, pc, #4	@ (adr r1, 800a6b8 <_scanf_float+0x9c>)
 800a6b4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a6b8:	0800a7ff 	.word	0x0800a7ff
 800a6bc:	0800a681 	.word	0x0800a681
 800a6c0:	0800a681 	.word	0x0800a681
 800a6c4:	0800a681 	.word	0x0800a681
 800a6c8:	0800a85f 	.word	0x0800a85f
 800a6cc:	0800a837 	.word	0x0800a837
 800a6d0:	0800a681 	.word	0x0800a681
 800a6d4:	0800a681 	.word	0x0800a681
 800a6d8:	0800a80d 	.word	0x0800a80d
 800a6dc:	0800a681 	.word	0x0800a681
 800a6e0:	0800a681 	.word	0x0800a681
 800a6e4:	0800a681 	.word	0x0800a681
 800a6e8:	0800a681 	.word	0x0800a681
 800a6ec:	0800a7c5 	.word	0x0800a7c5
 800a6f0:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800a6f4:	e7db      	b.n	800a6ae <_scanf_float+0x92>
 800a6f6:	290e      	cmp	r1, #14
 800a6f8:	d8c2      	bhi.n	800a680 <_scanf_float+0x64>
 800a6fa:	a001      	add	r0, pc, #4	@ (adr r0, 800a700 <_scanf_float+0xe4>)
 800a6fc:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a700:	0800a7b5 	.word	0x0800a7b5
 800a704:	0800a681 	.word	0x0800a681
 800a708:	0800a7b5 	.word	0x0800a7b5
 800a70c:	0800a84b 	.word	0x0800a84b
 800a710:	0800a681 	.word	0x0800a681
 800a714:	0800a75d 	.word	0x0800a75d
 800a718:	0800a79b 	.word	0x0800a79b
 800a71c:	0800a79b 	.word	0x0800a79b
 800a720:	0800a79b 	.word	0x0800a79b
 800a724:	0800a79b 	.word	0x0800a79b
 800a728:	0800a79b 	.word	0x0800a79b
 800a72c:	0800a79b 	.word	0x0800a79b
 800a730:	0800a79b 	.word	0x0800a79b
 800a734:	0800a79b 	.word	0x0800a79b
 800a738:	0800a79b 	.word	0x0800a79b
 800a73c:	2b6e      	cmp	r3, #110	@ 0x6e
 800a73e:	d809      	bhi.n	800a754 <_scanf_float+0x138>
 800a740:	2b60      	cmp	r3, #96	@ 0x60
 800a742:	d8b2      	bhi.n	800a6aa <_scanf_float+0x8e>
 800a744:	2b54      	cmp	r3, #84	@ 0x54
 800a746:	d07b      	beq.n	800a840 <_scanf_float+0x224>
 800a748:	2b59      	cmp	r3, #89	@ 0x59
 800a74a:	d199      	bne.n	800a680 <_scanf_float+0x64>
 800a74c:	2d07      	cmp	r5, #7
 800a74e:	d197      	bne.n	800a680 <_scanf_float+0x64>
 800a750:	2508      	movs	r5, #8
 800a752:	e02c      	b.n	800a7ae <_scanf_float+0x192>
 800a754:	2b74      	cmp	r3, #116	@ 0x74
 800a756:	d073      	beq.n	800a840 <_scanf_float+0x224>
 800a758:	2b79      	cmp	r3, #121	@ 0x79
 800a75a:	e7f6      	b.n	800a74a <_scanf_float+0x12e>
 800a75c:	6821      	ldr	r1, [r4, #0]
 800a75e:	05c8      	lsls	r0, r1, #23
 800a760:	d51b      	bpl.n	800a79a <_scanf_float+0x17e>
 800a762:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800a766:	6021      	str	r1, [r4, #0]
 800a768:	f109 0901 	add.w	r9, r9, #1
 800a76c:	f1bb 0f00 	cmp.w	fp, #0
 800a770:	d003      	beq.n	800a77a <_scanf_float+0x15e>
 800a772:	3201      	adds	r2, #1
 800a774:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a778:	60a2      	str	r2, [r4, #8]
 800a77a:	68a3      	ldr	r3, [r4, #8]
 800a77c:	3b01      	subs	r3, #1
 800a77e:	60a3      	str	r3, [r4, #8]
 800a780:	6923      	ldr	r3, [r4, #16]
 800a782:	3301      	adds	r3, #1
 800a784:	6123      	str	r3, [r4, #16]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	3b01      	subs	r3, #1
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	607b      	str	r3, [r7, #4]
 800a78e:	f340 8087 	ble.w	800a8a0 <_scanf_float+0x284>
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	3301      	adds	r3, #1
 800a796:	603b      	str	r3, [r7, #0]
 800a798:	e765      	b.n	800a666 <_scanf_float+0x4a>
 800a79a:	eb1a 0105 	adds.w	r1, sl, r5
 800a79e:	f47f af6f 	bne.w	800a680 <_scanf_float+0x64>
 800a7a2:	6822      	ldr	r2, [r4, #0]
 800a7a4:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800a7a8:	6022      	str	r2, [r4, #0]
 800a7aa:	460d      	mov	r5, r1
 800a7ac:	468a      	mov	sl, r1
 800a7ae:	f806 3b01 	strb.w	r3, [r6], #1
 800a7b2:	e7e2      	b.n	800a77a <_scanf_float+0x15e>
 800a7b4:	6822      	ldr	r2, [r4, #0]
 800a7b6:	0610      	lsls	r0, r2, #24
 800a7b8:	f57f af62 	bpl.w	800a680 <_scanf_float+0x64>
 800a7bc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a7c0:	6022      	str	r2, [r4, #0]
 800a7c2:	e7f4      	b.n	800a7ae <_scanf_float+0x192>
 800a7c4:	f1ba 0f00 	cmp.w	sl, #0
 800a7c8:	d10e      	bne.n	800a7e8 <_scanf_float+0x1cc>
 800a7ca:	f1b9 0f00 	cmp.w	r9, #0
 800a7ce:	d10e      	bne.n	800a7ee <_scanf_float+0x1d2>
 800a7d0:	6822      	ldr	r2, [r4, #0]
 800a7d2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a7d6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a7da:	d108      	bne.n	800a7ee <_scanf_float+0x1d2>
 800a7dc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a7e0:	6022      	str	r2, [r4, #0]
 800a7e2:	f04f 0a01 	mov.w	sl, #1
 800a7e6:	e7e2      	b.n	800a7ae <_scanf_float+0x192>
 800a7e8:	f1ba 0f02 	cmp.w	sl, #2
 800a7ec:	d055      	beq.n	800a89a <_scanf_float+0x27e>
 800a7ee:	2d01      	cmp	r5, #1
 800a7f0:	d002      	beq.n	800a7f8 <_scanf_float+0x1dc>
 800a7f2:	2d04      	cmp	r5, #4
 800a7f4:	f47f af44 	bne.w	800a680 <_scanf_float+0x64>
 800a7f8:	3501      	adds	r5, #1
 800a7fa:	b2ed      	uxtb	r5, r5
 800a7fc:	e7d7      	b.n	800a7ae <_scanf_float+0x192>
 800a7fe:	f1ba 0f01 	cmp.w	sl, #1
 800a802:	f47f af3d 	bne.w	800a680 <_scanf_float+0x64>
 800a806:	f04f 0a02 	mov.w	sl, #2
 800a80a:	e7d0      	b.n	800a7ae <_scanf_float+0x192>
 800a80c:	b97d      	cbnz	r5, 800a82e <_scanf_float+0x212>
 800a80e:	f1b9 0f00 	cmp.w	r9, #0
 800a812:	f47f af38 	bne.w	800a686 <_scanf_float+0x6a>
 800a816:	6822      	ldr	r2, [r4, #0]
 800a818:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800a81c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800a820:	f040 8108 	bne.w	800aa34 <_scanf_float+0x418>
 800a824:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a828:	6022      	str	r2, [r4, #0]
 800a82a:	2501      	movs	r5, #1
 800a82c:	e7bf      	b.n	800a7ae <_scanf_float+0x192>
 800a82e:	2d03      	cmp	r5, #3
 800a830:	d0e2      	beq.n	800a7f8 <_scanf_float+0x1dc>
 800a832:	2d05      	cmp	r5, #5
 800a834:	e7de      	b.n	800a7f4 <_scanf_float+0x1d8>
 800a836:	2d02      	cmp	r5, #2
 800a838:	f47f af22 	bne.w	800a680 <_scanf_float+0x64>
 800a83c:	2503      	movs	r5, #3
 800a83e:	e7b6      	b.n	800a7ae <_scanf_float+0x192>
 800a840:	2d06      	cmp	r5, #6
 800a842:	f47f af1d 	bne.w	800a680 <_scanf_float+0x64>
 800a846:	2507      	movs	r5, #7
 800a848:	e7b1      	b.n	800a7ae <_scanf_float+0x192>
 800a84a:	6822      	ldr	r2, [r4, #0]
 800a84c:	0591      	lsls	r1, r2, #22
 800a84e:	f57f af17 	bpl.w	800a680 <_scanf_float+0x64>
 800a852:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800a856:	6022      	str	r2, [r4, #0]
 800a858:	f8cd 9008 	str.w	r9, [sp, #8]
 800a85c:	e7a7      	b.n	800a7ae <_scanf_float+0x192>
 800a85e:	6822      	ldr	r2, [r4, #0]
 800a860:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800a864:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800a868:	d006      	beq.n	800a878 <_scanf_float+0x25c>
 800a86a:	0550      	lsls	r0, r2, #21
 800a86c:	f57f af08 	bpl.w	800a680 <_scanf_float+0x64>
 800a870:	f1b9 0f00 	cmp.w	r9, #0
 800a874:	f000 80de 	beq.w	800aa34 <_scanf_float+0x418>
 800a878:	0591      	lsls	r1, r2, #22
 800a87a:	bf58      	it	pl
 800a87c:	9902      	ldrpl	r1, [sp, #8]
 800a87e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800a882:	bf58      	it	pl
 800a884:	eba9 0101 	subpl.w	r1, r9, r1
 800a888:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800a88c:	bf58      	it	pl
 800a88e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a892:	6022      	str	r2, [r4, #0]
 800a894:	f04f 0900 	mov.w	r9, #0
 800a898:	e789      	b.n	800a7ae <_scanf_float+0x192>
 800a89a:	f04f 0a03 	mov.w	sl, #3
 800a89e:	e786      	b.n	800a7ae <_scanf_float+0x192>
 800a8a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a8a4:	4639      	mov	r1, r7
 800a8a6:	4640      	mov	r0, r8
 800a8a8:	4798      	blx	r3
 800a8aa:	2800      	cmp	r0, #0
 800a8ac:	f43f aedb 	beq.w	800a666 <_scanf_float+0x4a>
 800a8b0:	e6e6      	b.n	800a680 <_scanf_float+0x64>
 800a8b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a8b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a8ba:	463a      	mov	r2, r7
 800a8bc:	4640      	mov	r0, r8
 800a8be:	4798      	blx	r3
 800a8c0:	6923      	ldr	r3, [r4, #16]
 800a8c2:	3b01      	subs	r3, #1
 800a8c4:	6123      	str	r3, [r4, #16]
 800a8c6:	e6e8      	b.n	800a69a <_scanf_float+0x7e>
 800a8c8:	1e6b      	subs	r3, r5, #1
 800a8ca:	2b06      	cmp	r3, #6
 800a8cc:	d824      	bhi.n	800a918 <_scanf_float+0x2fc>
 800a8ce:	2d02      	cmp	r5, #2
 800a8d0:	d836      	bhi.n	800a940 <_scanf_float+0x324>
 800a8d2:	9b01      	ldr	r3, [sp, #4]
 800a8d4:	429e      	cmp	r6, r3
 800a8d6:	f67f aee4 	bls.w	800a6a2 <_scanf_float+0x86>
 800a8da:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a8de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a8e2:	463a      	mov	r2, r7
 800a8e4:	4640      	mov	r0, r8
 800a8e6:	4798      	blx	r3
 800a8e8:	6923      	ldr	r3, [r4, #16]
 800a8ea:	3b01      	subs	r3, #1
 800a8ec:	6123      	str	r3, [r4, #16]
 800a8ee:	e7f0      	b.n	800a8d2 <_scanf_float+0x2b6>
 800a8f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a8f4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800a8f8:	463a      	mov	r2, r7
 800a8fa:	4640      	mov	r0, r8
 800a8fc:	4798      	blx	r3
 800a8fe:	6923      	ldr	r3, [r4, #16]
 800a900:	3b01      	subs	r3, #1
 800a902:	6123      	str	r3, [r4, #16]
 800a904:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a908:	fa5f fa8a 	uxtb.w	sl, sl
 800a90c:	f1ba 0f02 	cmp.w	sl, #2
 800a910:	d1ee      	bne.n	800a8f0 <_scanf_float+0x2d4>
 800a912:	3d03      	subs	r5, #3
 800a914:	b2ed      	uxtb	r5, r5
 800a916:	1b76      	subs	r6, r6, r5
 800a918:	6823      	ldr	r3, [r4, #0]
 800a91a:	05da      	lsls	r2, r3, #23
 800a91c:	d530      	bpl.n	800a980 <_scanf_float+0x364>
 800a91e:	055b      	lsls	r3, r3, #21
 800a920:	d511      	bpl.n	800a946 <_scanf_float+0x32a>
 800a922:	9b01      	ldr	r3, [sp, #4]
 800a924:	429e      	cmp	r6, r3
 800a926:	f67f aebc 	bls.w	800a6a2 <_scanf_float+0x86>
 800a92a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a92e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a932:	463a      	mov	r2, r7
 800a934:	4640      	mov	r0, r8
 800a936:	4798      	blx	r3
 800a938:	6923      	ldr	r3, [r4, #16]
 800a93a:	3b01      	subs	r3, #1
 800a93c:	6123      	str	r3, [r4, #16]
 800a93e:	e7f0      	b.n	800a922 <_scanf_float+0x306>
 800a940:	46aa      	mov	sl, r5
 800a942:	46b3      	mov	fp, r6
 800a944:	e7de      	b.n	800a904 <_scanf_float+0x2e8>
 800a946:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a94a:	6923      	ldr	r3, [r4, #16]
 800a94c:	2965      	cmp	r1, #101	@ 0x65
 800a94e:	f103 33ff 	add.w	r3, r3, #4294967295
 800a952:	f106 35ff 	add.w	r5, r6, #4294967295
 800a956:	6123      	str	r3, [r4, #16]
 800a958:	d00c      	beq.n	800a974 <_scanf_float+0x358>
 800a95a:	2945      	cmp	r1, #69	@ 0x45
 800a95c:	d00a      	beq.n	800a974 <_scanf_float+0x358>
 800a95e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a962:	463a      	mov	r2, r7
 800a964:	4640      	mov	r0, r8
 800a966:	4798      	blx	r3
 800a968:	6923      	ldr	r3, [r4, #16]
 800a96a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a96e:	3b01      	subs	r3, #1
 800a970:	1eb5      	subs	r5, r6, #2
 800a972:	6123      	str	r3, [r4, #16]
 800a974:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a978:	463a      	mov	r2, r7
 800a97a:	4640      	mov	r0, r8
 800a97c:	4798      	blx	r3
 800a97e:	462e      	mov	r6, r5
 800a980:	6822      	ldr	r2, [r4, #0]
 800a982:	f012 0210 	ands.w	r2, r2, #16
 800a986:	d001      	beq.n	800a98c <_scanf_float+0x370>
 800a988:	2000      	movs	r0, #0
 800a98a:	e68b      	b.n	800a6a4 <_scanf_float+0x88>
 800a98c:	7032      	strb	r2, [r6, #0]
 800a98e:	6823      	ldr	r3, [r4, #0]
 800a990:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800a994:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a998:	d11c      	bne.n	800a9d4 <_scanf_float+0x3b8>
 800a99a:	9b02      	ldr	r3, [sp, #8]
 800a99c:	454b      	cmp	r3, r9
 800a99e:	eba3 0209 	sub.w	r2, r3, r9
 800a9a2:	d123      	bne.n	800a9ec <_scanf_float+0x3d0>
 800a9a4:	9901      	ldr	r1, [sp, #4]
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	4640      	mov	r0, r8
 800a9aa:	f002 fc09 	bl	800d1c0 <_strtod_r>
 800a9ae:	9b03      	ldr	r3, [sp, #12]
 800a9b0:	6821      	ldr	r1, [r4, #0]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	f011 0f02 	tst.w	r1, #2
 800a9b8:	ec57 6b10 	vmov	r6, r7, d0
 800a9bc:	f103 0204 	add.w	r2, r3, #4
 800a9c0:	d01f      	beq.n	800aa02 <_scanf_float+0x3e6>
 800a9c2:	9903      	ldr	r1, [sp, #12]
 800a9c4:	600a      	str	r2, [r1, #0]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	e9c3 6700 	strd	r6, r7, [r3]
 800a9cc:	68e3      	ldr	r3, [r4, #12]
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	60e3      	str	r3, [r4, #12]
 800a9d2:	e7d9      	b.n	800a988 <_scanf_float+0x36c>
 800a9d4:	9b04      	ldr	r3, [sp, #16]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d0e4      	beq.n	800a9a4 <_scanf_float+0x388>
 800a9da:	9905      	ldr	r1, [sp, #20]
 800a9dc:	230a      	movs	r3, #10
 800a9de:	3101      	adds	r1, #1
 800a9e0:	4640      	mov	r0, r8
 800a9e2:	f002 fc6d 	bl	800d2c0 <_strtol_r>
 800a9e6:	9b04      	ldr	r3, [sp, #16]
 800a9e8:	9e05      	ldr	r6, [sp, #20]
 800a9ea:	1ac2      	subs	r2, r0, r3
 800a9ec:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800a9f0:	429e      	cmp	r6, r3
 800a9f2:	bf28      	it	cs
 800a9f4:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800a9f8:	4910      	ldr	r1, [pc, #64]	@ (800aa3c <_scanf_float+0x420>)
 800a9fa:	4630      	mov	r0, r6
 800a9fc:	f000 f8f6 	bl	800abec <siprintf>
 800aa00:	e7d0      	b.n	800a9a4 <_scanf_float+0x388>
 800aa02:	f011 0f04 	tst.w	r1, #4
 800aa06:	9903      	ldr	r1, [sp, #12]
 800aa08:	600a      	str	r2, [r1, #0]
 800aa0a:	d1dc      	bne.n	800a9c6 <_scanf_float+0x3aa>
 800aa0c:	681d      	ldr	r5, [r3, #0]
 800aa0e:	4632      	mov	r2, r6
 800aa10:	463b      	mov	r3, r7
 800aa12:	4630      	mov	r0, r6
 800aa14:	4639      	mov	r1, r7
 800aa16:	f7f6 f889 	bl	8000b2c <__aeabi_dcmpun>
 800aa1a:	b128      	cbz	r0, 800aa28 <_scanf_float+0x40c>
 800aa1c:	4808      	ldr	r0, [pc, #32]	@ (800aa40 <_scanf_float+0x424>)
 800aa1e:	f000 f9c9 	bl	800adb4 <nanf>
 800aa22:	ed85 0a00 	vstr	s0, [r5]
 800aa26:	e7d1      	b.n	800a9cc <_scanf_float+0x3b0>
 800aa28:	4630      	mov	r0, r6
 800aa2a:	4639      	mov	r1, r7
 800aa2c:	f7f6 f8dc 	bl	8000be8 <__aeabi_d2f>
 800aa30:	6028      	str	r0, [r5, #0]
 800aa32:	e7cb      	b.n	800a9cc <_scanf_float+0x3b0>
 800aa34:	f04f 0900 	mov.w	r9, #0
 800aa38:	e629      	b.n	800a68e <_scanf_float+0x72>
 800aa3a:	bf00      	nop
 800aa3c:	0800f348 	.word	0x0800f348
 800aa40:	0800f6dd 	.word	0x0800f6dd

0800aa44 <std>:
 800aa44:	2300      	movs	r3, #0
 800aa46:	b510      	push	{r4, lr}
 800aa48:	4604      	mov	r4, r0
 800aa4a:	e9c0 3300 	strd	r3, r3, [r0]
 800aa4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800aa52:	6083      	str	r3, [r0, #8]
 800aa54:	8181      	strh	r1, [r0, #12]
 800aa56:	6643      	str	r3, [r0, #100]	@ 0x64
 800aa58:	81c2      	strh	r2, [r0, #14]
 800aa5a:	6183      	str	r3, [r0, #24]
 800aa5c:	4619      	mov	r1, r3
 800aa5e:	2208      	movs	r2, #8
 800aa60:	305c      	adds	r0, #92	@ 0x5c
 800aa62:	f000 f926 	bl	800acb2 <memset>
 800aa66:	4b0d      	ldr	r3, [pc, #52]	@ (800aa9c <std+0x58>)
 800aa68:	6263      	str	r3, [r4, #36]	@ 0x24
 800aa6a:	4b0d      	ldr	r3, [pc, #52]	@ (800aaa0 <std+0x5c>)
 800aa6c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800aa6e:	4b0d      	ldr	r3, [pc, #52]	@ (800aaa4 <std+0x60>)
 800aa70:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800aa72:	4b0d      	ldr	r3, [pc, #52]	@ (800aaa8 <std+0x64>)
 800aa74:	6323      	str	r3, [r4, #48]	@ 0x30
 800aa76:	4b0d      	ldr	r3, [pc, #52]	@ (800aaac <std+0x68>)
 800aa78:	6224      	str	r4, [r4, #32]
 800aa7a:	429c      	cmp	r4, r3
 800aa7c:	d006      	beq.n	800aa8c <std+0x48>
 800aa7e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800aa82:	4294      	cmp	r4, r2
 800aa84:	d002      	beq.n	800aa8c <std+0x48>
 800aa86:	33d0      	adds	r3, #208	@ 0xd0
 800aa88:	429c      	cmp	r4, r3
 800aa8a:	d105      	bne.n	800aa98 <std+0x54>
 800aa8c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800aa90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa94:	f000 b98a 	b.w	800adac <__retarget_lock_init_recursive>
 800aa98:	bd10      	pop	{r4, pc}
 800aa9a:	bf00      	nop
 800aa9c:	0800ac2d 	.word	0x0800ac2d
 800aaa0:	0800ac4f 	.word	0x0800ac4f
 800aaa4:	0800ac87 	.word	0x0800ac87
 800aaa8:	0800acab 	.word	0x0800acab
 800aaac:	200009fc 	.word	0x200009fc

0800aab0 <stdio_exit_handler>:
 800aab0:	4a02      	ldr	r2, [pc, #8]	@ (800aabc <stdio_exit_handler+0xc>)
 800aab2:	4903      	ldr	r1, [pc, #12]	@ (800aac0 <stdio_exit_handler+0x10>)
 800aab4:	4803      	ldr	r0, [pc, #12]	@ (800aac4 <stdio_exit_handler+0x14>)
 800aab6:	f000 b869 	b.w	800ab8c <_fwalk_sglue>
 800aaba:	bf00      	nop
 800aabc:	20000014 	.word	0x20000014
 800aac0:	0800d901 	.word	0x0800d901
 800aac4:	20000024 	.word	0x20000024

0800aac8 <cleanup_stdio>:
 800aac8:	6841      	ldr	r1, [r0, #4]
 800aaca:	4b0c      	ldr	r3, [pc, #48]	@ (800aafc <cleanup_stdio+0x34>)
 800aacc:	4299      	cmp	r1, r3
 800aace:	b510      	push	{r4, lr}
 800aad0:	4604      	mov	r4, r0
 800aad2:	d001      	beq.n	800aad8 <cleanup_stdio+0x10>
 800aad4:	f002 ff14 	bl	800d900 <_fflush_r>
 800aad8:	68a1      	ldr	r1, [r4, #8]
 800aada:	4b09      	ldr	r3, [pc, #36]	@ (800ab00 <cleanup_stdio+0x38>)
 800aadc:	4299      	cmp	r1, r3
 800aade:	d002      	beq.n	800aae6 <cleanup_stdio+0x1e>
 800aae0:	4620      	mov	r0, r4
 800aae2:	f002 ff0d 	bl	800d900 <_fflush_r>
 800aae6:	68e1      	ldr	r1, [r4, #12]
 800aae8:	4b06      	ldr	r3, [pc, #24]	@ (800ab04 <cleanup_stdio+0x3c>)
 800aaea:	4299      	cmp	r1, r3
 800aaec:	d004      	beq.n	800aaf8 <cleanup_stdio+0x30>
 800aaee:	4620      	mov	r0, r4
 800aaf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aaf4:	f002 bf04 	b.w	800d900 <_fflush_r>
 800aaf8:	bd10      	pop	{r4, pc}
 800aafa:	bf00      	nop
 800aafc:	200009fc 	.word	0x200009fc
 800ab00:	20000a64 	.word	0x20000a64
 800ab04:	20000acc 	.word	0x20000acc

0800ab08 <global_stdio_init.part.0>:
 800ab08:	b510      	push	{r4, lr}
 800ab0a:	4b0b      	ldr	r3, [pc, #44]	@ (800ab38 <global_stdio_init.part.0+0x30>)
 800ab0c:	4c0b      	ldr	r4, [pc, #44]	@ (800ab3c <global_stdio_init.part.0+0x34>)
 800ab0e:	4a0c      	ldr	r2, [pc, #48]	@ (800ab40 <global_stdio_init.part.0+0x38>)
 800ab10:	601a      	str	r2, [r3, #0]
 800ab12:	4620      	mov	r0, r4
 800ab14:	2200      	movs	r2, #0
 800ab16:	2104      	movs	r1, #4
 800ab18:	f7ff ff94 	bl	800aa44 <std>
 800ab1c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ab20:	2201      	movs	r2, #1
 800ab22:	2109      	movs	r1, #9
 800ab24:	f7ff ff8e 	bl	800aa44 <std>
 800ab28:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ab2c:	2202      	movs	r2, #2
 800ab2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab32:	2112      	movs	r1, #18
 800ab34:	f7ff bf86 	b.w	800aa44 <std>
 800ab38:	20000b34 	.word	0x20000b34
 800ab3c:	200009fc 	.word	0x200009fc
 800ab40:	0800aab1 	.word	0x0800aab1

0800ab44 <__sfp_lock_acquire>:
 800ab44:	4801      	ldr	r0, [pc, #4]	@ (800ab4c <__sfp_lock_acquire+0x8>)
 800ab46:	f000 b932 	b.w	800adae <__retarget_lock_acquire_recursive>
 800ab4a:	bf00      	nop
 800ab4c:	20000b3d 	.word	0x20000b3d

0800ab50 <__sfp_lock_release>:
 800ab50:	4801      	ldr	r0, [pc, #4]	@ (800ab58 <__sfp_lock_release+0x8>)
 800ab52:	f000 b92d 	b.w	800adb0 <__retarget_lock_release_recursive>
 800ab56:	bf00      	nop
 800ab58:	20000b3d 	.word	0x20000b3d

0800ab5c <__sinit>:
 800ab5c:	b510      	push	{r4, lr}
 800ab5e:	4604      	mov	r4, r0
 800ab60:	f7ff fff0 	bl	800ab44 <__sfp_lock_acquire>
 800ab64:	6a23      	ldr	r3, [r4, #32]
 800ab66:	b11b      	cbz	r3, 800ab70 <__sinit+0x14>
 800ab68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ab6c:	f7ff bff0 	b.w	800ab50 <__sfp_lock_release>
 800ab70:	4b04      	ldr	r3, [pc, #16]	@ (800ab84 <__sinit+0x28>)
 800ab72:	6223      	str	r3, [r4, #32]
 800ab74:	4b04      	ldr	r3, [pc, #16]	@ (800ab88 <__sinit+0x2c>)
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d1f5      	bne.n	800ab68 <__sinit+0xc>
 800ab7c:	f7ff ffc4 	bl	800ab08 <global_stdio_init.part.0>
 800ab80:	e7f2      	b.n	800ab68 <__sinit+0xc>
 800ab82:	bf00      	nop
 800ab84:	0800aac9 	.word	0x0800aac9
 800ab88:	20000b34 	.word	0x20000b34

0800ab8c <_fwalk_sglue>:
 800ab8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ab90:	4607      	mov	r7, r0
 800ab92:	4688      	mov	r8, r1
 800ab94:	4614      	mov	r4, r2
 800ab96:	2600      	movs	r6, #0
 800ab98:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ab9c:	f1b9 0901 	subs.w	r9, r9, #1
 800aba0:	d505      	bpl.n	800abae <_fwalk_sglue+0x22>
 800aba2:	6824      	ldr	r4, [r4, #0]
 800aba4:	2c00      	cmp	r4, #0
 800aba6:	d1f7      	bne.n	800ab98 <_fwalk_sglue+0xc>
 800aba8:	4630      	mov	r0, r6
 800abaa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800abae:	89ab      	ldrh	r3, [r5, #12]
 800abb0:	2b01      	cmp	r3, #1
 800abb2:	d907      	bls.n	800abc4 <_fwalk_sglue+0x38>
 800abb4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800abb8:	3301      	adds	r3, #1
 800abba:	d003      	beq.n	800abc4 <_fwalk_sglue+0x38>
 800abbc:	4629      	mov	r1, r5
 800abbe:	4638      	mov	r0, r7
 800abc0:	47c0      	blx	r8
 800abc2:	4306      	orrs	r6, r0
 800abc4:	3568      	adds	r5, #104	@ 0x68
 800abc6:	e7e9      	b.n	800ab9c <_fwalk_sglue+0x10>

0800abc8 <iprintf>:
 800abc8:	b40f      	push	{r0, r1, r2, r3}
 800abca:	b507      	push	{r0, r1, r2, lr}
 800abcc:	4906      	ldr	r1, [pc, #24]	@ (800abe8 <iprintf+0x20>)
 800abce:	ab04      	add	r3, sp, #16
 800abd0:	6808      	ldr	r0, [r1, #0]
 800abd2:	f853 2b04 	ldr.w	r2, [r3], #4
 800abd6:	6881      	ldr	r1, [r0, #8]
 800abd8:	9301      	str	r3, [sp, #4]
 800abda:	f002 fcf5 	bl	800d5c8 <_vfiprintf_r>
 800abde:	b003      	add	sp, #12
 800abe0:	f85d eb04 	ldr.w	lr, [sp], #4
 800abe4:	b004      	add	sp, #16
 800abe6:	4770      	bx	lr
 800abe8:	20000020 	.word	0x20000020

0800abec <siprintf>:
 800abec:	b40e      	push	{r1, r2, r3}
 800abee:	b500      	push	{lr}
 800abf0:	b09c      	sub	sp, #112	@ 0x70
 800abf2:	ab1d      	add	r3, sp, #116	@ 0x74
 800abf4:	9002      	str	r0, [sp, #8]
 800abf6:	9006      	str	r0, [sp, #24]
 800abf8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800abfc:	4809      	ldr	r0, [pc, #36]	@ (800ac24 <siprintf+0x38>)
 800abfe:	9107      	str	r1, [sp, #28]
 800ac00:	9104      	str	r1, [sp, #16]
 800ac02:	4909      	ldr	r1, [pc, #36]	@ (800ac28 <siprintf+0x3c>)
 800ac04:	f853 2b04 	ldr.w	r2, [r3], #4
 800ac08:	9105      	str	r1, [sp, #20]
 800ac0a:	6800      	ldr	r0, [r0, #0]
 800ac0c:	9301      	str	r3, [sp, #4]
 800ac0e:	a902      	add	r1, sp, #8
 800ac10:	f002 fbb4 	bl	800d37c <_svfiprintf_r>
 800ac14:	9b02      	ldr	r3, [sp, #8]
 800ac16:	2200      	movs	r2, #0
 800ac18:	701a      	strb	r2, [r3, #0]
 800ac1a:	b01c      	add	sp, #112	@ 0x70
 800ac1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac20:	b003      	add	sp, #12
 800ac22:	4770      	bx	lr
 800ac24:	20000020 	.word	0x20000020
 800ac28:	ffff0208 	.word	0xffff0208

0800ac2c <__sread>:
 800ac2c:	b510      	push	{r4, lr}
 800ac2e:	460c      	mov	r4, r1
 800ac30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac34:	f000 f86c 	bl	800ad10 <_read_r>
 800ac38:	2800      	cmp	r0, #0
 800ac3a:	bfab      	itete	ge
 800ac3c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ac3e:	89a3      	ldrhlt	r3, [r4, #12]
 800ac40:	181b      	addge	r3, r3, r0
 800ac42:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ac46:	bfac      	ite	ge
 800ac48:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ac4a:	81a3      	strhlt	r3, [r4, #12]
 800ac4c:	bd10      	pop	{r4, pc}

0800ac4e <__swrite>:
 800ac4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac52:	461f      	mov	r7, r3
 800ac54:	898b      	ldrh	r3, [r1, #12]
 800ac56:	05db      	lsls	r3, r3, #23
 800ac58:	4605      	mov	r5, r0
 800ac5a:	460c      	mov	r4, r1
 800ac5c:	4616      	mov	r6, r2
 800ac5e:	d505      	bpl.n	800ac6c <__swrite+0x1e>
 800ac60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac64:	2302      	movs	r3, #2
 800ac66:	2200      	movs	r2, #0
 800ac68:	f000 f840 	bl	800acec <_lseek_r>
 800ac6c:	89a3      	ldrh	r3, [r4, #12]
 800ac6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ac76:	81a3      	strh	r3, [r4, #12]
 800ac78:	4632      	mov	r2, r6
 800ac7a:	463b      	mov	r3, r7
 800ac7c:	4628      	mov	r0, r5
 800ac7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac82:	f000 b857 	b.w	800ad34 <_write_r>

0800ac86 <__sseek>:
 800ac86:	b510      	push	{r4, lr}
 800ac88:	460c      	mov	r4, r1
 800ac8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac8e:	f000 f82d 	bl	800acec <_lseek_r>
 800ac92:	1c43      	adds	r3, r0, #1
 800ac94:	89a3      	ldrh	r3, [r4, #12]
 800ac96:	bf15      	itete	ne
 800ac98:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ac9a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ac9e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800aca2:	81a3      	strheq	r3, [r4, #12]
 800aca4:	bf18      	it	ne
 800aca6:	81a3      	strhne	r3, [r4, #12]
 800aca8:	bd10      	pop	{r4, pc}

0800acaa <__sclose>:
 800acaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acae:	f000 b80d 	b.w	800accc <_close_r>

0800acb2 <memset>:
 800acb2:	4402      	add	r2, r0
 800acb4:	4603      	mov	r3, r0
 800acb6:	4293      	cmp	r3, r2
 800acb8:	d100      	bne.n	800acbc <memset+0xa>
 800acba:	4770      	bx	lr
 800acbc:	f803 1b01 	strb.w	r1, [r3], #1
 800acc0:	e7f9      	b.n	800acb6 <memset+0x4>
	...

0800acc4 <_localeconv_r>:
 800acc4:	4800      	ldr	r0, [pc, #0]	@ (800acc8 <_localeconv_r+0x4>)
 800acc6:	4770      	bx	lr
 800acc8:	20000160 	.word	0x20000160

0800accc <_close_r>:
 800accc:	b538      	push	{r3, r4, r5, lr}
 800acce:	4d06      	ldr	r5, [pc, #24]	@ (800ace8 <_close_r+0x1c>)
 800acd0:	2300      	movs	r3, #0
 800acd2:	4604      	mov	r4, r0
 800acd4:	4608      	mov	r0, r1
 800acd6:	602b      	str	r3, [r5, #0]
 800acd8:	f7f7 fc84 	bl	80025e4 <_close>
 800acdc:	1c43      	adds	r3, r0, #1
 800acde:	d102      	bne.n	800ace6 <_close_r+0x1a>
 800ace0:	682b      	ldr	r3, [r5, #0]
 800ace2:	b103      	cbz	r3, 800ace6 <_close_r+0x1a>
 800ace4:	6023      	str	r3, [r4, #0]
 800ace6:	bd38      	pop	{r3, r4, r5, pc}
 800ace8:	20000b38 	.word	0x20000b38

0800acec <_lseek_r>:
 800acec:	b538      	push	{r3, r4, r5, lr}
 800acee:	4d07      	ldr	r5, [pc, #28]	@ (800ad0c <_lseek_r+0x20>)
 800acf0:	4604      	mov	r4, r0
 800acf2:	4608      	mov	r0, r1
 800acf4:	4611      	mov	r1, r2
 800acf6:	2200      	movs	r2, #0
 800acf8:	602a      	str	r2, [r5, #0]
 800acfa:	461a      	mov	r2, r3
 800acfc:	f7f7 fc99 	bl	8002632 <_lseek>
 800ad00:	1c43      	adds	r3, r0, #1
 800ad02:	d102      	bne.n	800ad0a <_lseek_r+0x1e>
 800ad04:	682b      	ldr	r3, [r5, #0]
 800ad06:	b103      	cbz	r3, 800ad0a <_lseek_r+0x1e>
 800ad08:	6023      	str	r3, [r4, #0]
 800ad0a:	bd38      	pop	{r3, r4, r5, pc}
 800ad0c:	20000b38 	.word	0x20000b38

0800ad10 <_read_r>:
 800ad10:	b538      	push	{r3, r4, r5, lr}
 800ad12:	4d07      	ldr	r5, [pc, #28]	@ (800ad30 <_read_r+0x20>)
 800ad14:	4604      	mov	r4, r0
 800ad16:	4608      	mov	r0, r1
 800ad18:	4611      	mov	r1, r2
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	602a      	str	r2, [r5, #0]
 800ad1e:	461a      	mov	r2, r3
 800ad20:	f7f7 fc43 	bl	80025aa <_read>
 800ad24:	1c43      	adds	r3, r0, #1
 800ad26:	d102      	bne.n	800ad2e <_read_r+0x1e>
 800ad28:	682b      	ldr	r3, [r5, #0]
 800ad2a:	b103      	cbz	r3, 800ad2e <_read_r+0x1e>
 800ad2c:	6023      	str	r3, [r4, #0]
 800ad2e:	bd38      	pop	{r3, r4, r5, pc}
 800ad30:	20000b38 	.word	0x20000b38

0800ad34 <_write_r>:
 800ad34:	b538      	push	{r3, r4, r5, lr}
 800ad36:	4d07      	ldr	r5, [pc, #28]	@ (800ad54 <_write_r+0x20>)
 800ad38:	4604      	mov	r4, r0
 800ad3a:	4608      	mov	r0, r1
 800ad3c:	4611      	mov	r1, r2
 800ad3e:	2200      	movs	r2, #0
 800ad40:	602a      	str	r2, [r5, #0]
 800ad42:	461a      	mov	r2, r3
 800ad44:	f7f6 fcb0 	bl	80016a8 <_write>
 800ad48:	1c43      	adds	r3, r0, #1
 800ad4a:	d102      	bne.n	800ad52 <_write_r+0x1e>
 800ad4c:	682b      	ldr	r3, [r5, #0]
 800ad4e:	b103      	cbz	r3, 800ad52 <_write_r+0x1e>
 800ad50:	6023      	str	r3, [r4, #0]
 800ad52:	bd38      	pop	{r3, r4, r5, pc}
 800ad54:	20000b38 	.word	0x20000b38

0800ad58 <__errno>:
 800ad58:	4b01      	ldr	r3, [pc, #4]	@ (800ad60 <__errno+0x8>)
 800ad5a:	6818      	ldr	r0, [r3, #0]
 800ad5c:	4770      	bx	lr
 800ad5e:	bf00      	nop
 800ad60:	20000020 	.word	0x20000020

0800ad64 <__libc_init_array>:
 800ad64:	b570      	push	{r4, r5, r6, lr}
 800ad66:	4d0d      	ldr	r5, [pc, #52]	@ (800ad9c <__libc_init_array+0x38>)
 800ad68:	4c0d      	ldr	r4, [pc, #52]	@ (800ada0 <__libc_init_array+0x3c>)
 800ad6a:	1b64      	subs	r4, r4, r5
 800ad6c:	10a4      	asrs	r4, r4, #2
 800ad6e:	2600      	movs	r6, #0
 800ad70:	42a6      	cmp	r6, r4
 800ad72:	d109      	bne.n	800ad88 <__libc_init_array+0x24>
 800ad74:	4d0b      	ldr	r5, [pc, #44]	@ (800ada4 <__libc_init_array+0x40>)
 800ad76:	4c0c      	ldr	r4, [pc, #48]	@ (800ada8 <__libc_init_array+0x44>)
 800ad78:	f003 fb74 	bl	800e464 <_init>
 800ad7c:	1b64      	subs	r4, r4, r5
 800ad7e:	10a4      	asrs	r4, r4, #2
 800ad80:	2600      	movs	r6, #0
 800ad82:	42a6      	cmp	r6, r4
 800ad84:	d105      	bne.n	800ad92 <__libc_init_array+0x2e>
 800ad86:	bd70      	pop	{r4, r5, r6, pc}
 800ad88:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad8c:	4798      	blx	r3
 800ad8e:	3601      	adds	r6, #1
 800ad90:	e7ee      	b.n	800ad70 <__libc_init_array+0xc>
 800ad92:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad96:	4798      	blx	r3
 800ad98:	3601      	adds	r6, #1
 800ad9a:	e7f2      	b.n	800ad82 <__libc_init_array+0x1e>
 800ad9c:	0800f748 	.word	0x0800f748
 800ada0:	0800f748 	.word	0x0800f748
 800ada4:	0800f748 	.word	0x0800f748
 800ada8:	0800f74c 	.word	0x0800f74c

0800adac <__retarget_lock_init_recursive>:
 800adac:	4770      	bx	lr

0800adae <__retarget_lock_acquire_recursive>:
 800adae:	4770      	bx	lr

0800adb0 <__retarget_lock_release_recursive>:
 800adb0:	4770      	bx	lr
	...

0800adb4 <nanf>:
 800adb4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800adbc <nanf+0x8>
 800adb8:	4770      	bx	lr
 800adba:	bf00      	nop
 800adbc:	7fc00000 	.word	0x7fc00000

0800adc0 <quorem>:
 800adc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adc4:	6903      	ldr	r3, [r0, #16]
 800adc6:	690c      	ldr	r4, [r1, #16]
 800adc8:	42a3      	cmp	r3, r4
 800adca:	4607      	mov	r7, r0
 800adcc:	db7e      	blt.n	800aecc <quorem+0x10c>
 800adce:	3c01      	subs	r4, #1
 800add0:	f101 0814 	add.w	r8, r1, #20
 800add4:	00a3      	lsls	r3, r4, #2
 800add6:	f100 0514 	add.w	r5, r0, #20
 800adda:	9300      	str	r3, [sp, #0]
 800addc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ade0:	9301      	str	r3, [sp, #4]
 800ade2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ade6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800adea:	3301      	adds	r3, #1
 800adec:	429a      	cmp	r2, r3
 800adee:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800adf2:	fbb2 f6f3 	udiv	r6, r2, r3
 800adf6:	d32e      	bcc.n	800ae56 <quorem+0x96>
 800adf8:	f04f 0a00 	mov.w	sl, #0
 800adfc:	46c4      	mov	ip, r8
 800adfe:	46ae      	mov	lr, r5
 800ae00:	46d3      	mov	fp, sl
 800ae02:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ae06:	b298      	uxth	r0, r3
 800ae08:	fb06 a000 	mla	r0, r6, r0, sl
 800ae0c:	0c02      	lsrs	r2, r0, #16
 800ae0e:	0c1b      	lsrs	r3, r3, #16
 800ae10:	fb06 2303 	mla	r3, r6, r3, r2
 800ae14:	f8de 2000 	ldr.w	r2, [lr]
 800ae18:	b280      	uxth	r0, r0
 800ae1a:	b292      	uxth	r2, r2
 800ae1c:	1a12      	subs	r2, r2, r0
 800ae1e:	445a      	add	r2, fp
 800ae20:	f8de 0000 	ldr.w	r0, [lr]
 800ae24:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ae28:	b29b      	uxth	r3, r3
 800ae2a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ae2e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ae32:	b292      	uxth	r2, r2
 800ae34:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ae38:	45e1      	cmp	r9, ip
 800ae3a:	f84e 2b04 	str.w	r2, [lr], #4
 800ae3e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ae42:	d2de      	bcs.n	800ae02 <quorem+0x42>
 800ae44:	9b00      	ldr	r3, [sp, #0]
 800ae46:	58eb      	ldr	r3, [r5, r3]
 800ae48:	b92b      	cbnz	r3, 800ae56 <quorem+0x96>
 800ae4a:	9b01      	ldr	r3, [sp, #4]
 800ae4c:	3b04      	subs	r3, #4
 800ae4e:	429d      	cmp	r5, r3
 800ae50:	461a      	mov	r2, r3
 800ae52:	d32f      	bcc.n	800aeb4 <quorem+0xf4>
 800ae54:	613c      	str	r4, [r7, #16]
 800ae56:	4638      	mov	r0, r7
 800ae58:	f001 f9c2 	bl	800c1e0 <__mcmp>
 800ae5c:	2800      	cmp	r0, #0
 800ae5e:	db25      	blt.n	800aeac <quorem+0xec>
 800ae60:	4629      	mov	r1, r5
 800ae62:	2000      	movs	r0, #0
 800ae64:	f858 2b04 	ldr.w	r2, [r8], #4
 800ae68:	f8d1 c000 	ldr.w	ip, [r1]
 800ae6c:	fa1f fe82 	uxth.w	lr, r2
 800ae70:	fa1f f38c 	uxth.w	r3, ip
 800ae74:	eba3 030e 	sub.w	r3, r3, lr
 800ae78:	4403      	add	r3, r0
 800ae7a:	0c12      	lsrs	r2, r2, #16
 800ae7c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ae80:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ae84:	b29b      	uxth	r3, r3
 800ae86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae8a:	45c1      	cmp	r9, r8
 800ae8c:	f841 3b04 	str.w	r3, [r1], #4
 800ae90:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ae94:	d2e6      	bcs.n	800ae64 <quorem+0xa4>
 800ae96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae9e:	b922      	cbnz	r2, 800aeaa <quorem+0xea>
 800aea0:	3b04      	subs	r3, #4
 800aea2:	429d      	cmp	r5, r3
 800aea4:	461a      	mov	r2, r3
 800aea6:	d30b      	bcc.n	800aec0 <quorem+0x100>
 800aea8:	613c      	str	r4, [r7, #16]
 800aeaa:	3601      	adds	r6, #1
 800aeac:	4630      	mov	r0, r6
 800aeae:	b003      	add	sp, #12
 800aeb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeb4:	6812      	ldr	r2, [r2, #0]
 800aeb6:	3b04      	subs	r3, #4
 800aeb8:	2a00      	cmp	r2, #0
 800aeba:	d1cb      	bne.n	800ae54 <quorem+0x94>
 800aebc:	3c01      	subs	r4, #1
 800aebe:	e7c6      	b.n	800ae4e <quorem+0x8e>
 800aec0:	6812      	ldr	r2, [r2, #0]
 800aec2:	3b04      	subs	r3, #4
 800aec4:	2a00      	cmp	r2, #0
 800aec6:	d1ef      	bne.n	800aea8 <quorem+0xe8>
 800aec8:	3c01      	subs	r4, #1
 800aeca:	e7ea      	b.n	800aea2 <quorem+0xe2>
 800aecc:	2000      	movs	r0, #0
 800aece:	e7ee      	b.n	800aeae <quorem+0xee>

0800aed0 <_dtoa_r>:
 800aed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aed4:	69c7      	ldr	r7, [r0, #28]
 800aed6:	b099      	sub	sp, #100	@ 0x64
 800aed8:	ed8d 0b02 	vstr	d0, [sp, #8]
 800aedc:	ec55 4b10 	vmov	r4, r5, d0
 800aee0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800aee2:	9109      	str	r1, [sp, #36]	@ 0x24
 800aee4:	4683      	mov	fp, r0
 800aee6:	920e      	str	r2, [sp, #56]	@ 0x38
 800aee8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800aeea:	b97f      	cbnz	r7, 800af0c <_dtoa_r+0x3c>
 800aeec:	2010      	movs	r0, #16
 800aeee:	f000 fdfd 	bl	800baec <malloc>
 800aef2:	4602      	mov	r2, r0
 800aef4:	f8cb 001c 	str.w	r0, [fp, #28]
 800aef8:	b920      	cbnz	r0, 800af04 <_dtoa_r+0x34>
 800aefa:	4ba7      	ldr	r3, [pc, #668]	@ (800b198 <_dtoa_r+0x2c8>)
 800aefc:	21ef      	movs	r1, #239	@ 0xef
 800aefe:	48a7      	ldr	r0, [pc, #668]	@ (800b19c <_dtoa_r+0x2cc>)
 800af00:	f002 fe0e 	bl	800db20 <__assert_func>
 800af04:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800af08:	6007      	str	r7, [r0, #0]
 800af0a:	60c7      	str	r7, [r0, #12]
 800af0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800af10:	6819      	ldr	r1, [r3, #0]
 800af12:	b159      	cbz	r1, 800af2c <_dtoa_r+0x5c>
 800af14:	685a      	ldr	r2, [r3, #4]
 800af16:	604a      	str	r2, [r1, #4]
 800af18:	2301      	movs	r3, #1
 800af1a:	4093      	lsls	r3, r2
 800af1c:	608b      	str	r3, [r1, #8]
 800af1e:	4658      	mov	r0, fp
 800af20:	f000 feda 	bl	800bcd8 <_Bfree>
 800af24:	f8db 301c 	ldr.w	r3, [fp, #28]
 800af28:	2200      	movs	r2, #0
 800af2a:	601a      	str	r2, [r3, #0]
 800af2c:	1e2b      	subs	r3, r5, #0
 800af2e:	bfb9      	ittee	lt
 800af30:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800af34:	9303      	strlt	r3, [sp, #12]
 800af36:	2300      	movge	r3, #0
 800af38:	6033      	strge	r3, [r6, #0]
 800af3a:	9f03      	ldr	r7, [sp, #12]
 800af3c:	4b98      	ldr	r3, [pc, #608]	@ (800b1a0 <_dtoa_r+0x2d0>)
 800af3e:	bfbc      	itt	lt
 800af40:	2201      	movlt	r2, #1
 800af42:	6032      	strlt	r2, [r6, #0]
 800af44:	43bb      	bics	r3, r7
 800af46:	d112      	bne.n	800af6e <_dtoa_r+0x9e>
 800af48:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800af4a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800af4e:	6013      	str	r3, [r2, #0]
 800af50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800af54:	4323      	orrs	r3, r4
 800af56:	f000 854d 	beq.w	800b9f4 <_dtoa_r+0xb24>
 800af5a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af5c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b1b4 <_dtoa_r+0x2e4>
 800af60:	2b00      	cmp	r3, #0
 800af62:	f000 854f 	beq.w	800ba04 <_dtoa_r+0xb34>
 800af66:	f10a 0303 	add.w	r3, sl, #3
 800af6a:	f000 bd49 	b.w	800ba00 <_dtoa_r+0xb30>
 800af6e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800af72:	2200      	movs	r2, #0
 800af74:	ec51 0b17 	vmov	r0, r1, d7
 800af78:	2300      	movs	r3, #0
 800af7a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800af7e:	f7f5 fda3 	bl	8000ac8 <__aeabi_dcmpeq>
 800af82:	4680      	mov	r8, r0
 800af84:	b158      	cbz	r0, 800af9e <_dtoa_r+0xce>
 800af86:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800af88:	2301      	movs	r3, #1
 800af8a:	6013      	str	r3, [r2, #0]
 800af8c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800af8e:	b113      	cbz	r3, 800af96 <_dtoa_r+0xc6>
 800af90:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800af92:	4b84      	ldr	r3, [pc, #528]	@ (800b1a4 <_dtoa_r+0x2d4>)
 800af94:	6013      	str	r3, [r2, #0]
 800af96:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b1b8 <_dtoa_r+0x2e8>
 800af9a:	f000 bd33 	b.w	800ba04 <_dtoa_r+0xb34>
 800af9e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800afa2:	aa16      	add	r2, sp, #88	@ 0x58
 800afa4:	a917      	add	r1, sp, #92	@ 0x5c
 800afa6:	4658      	mov	r0, fp
 800afa8:	f001 fa3a 	bl	800c420 <__d2b>
 800afac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800afb0:	4681      	mov	r9, r0
 800afb2:	2e00      	cmp	r6, #0
 800afb4:	d077      	beq.n	800b0a6 <_dtoa_r+0x1d6>
 800afb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800afb8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800afbc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800afc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800afc4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800afc8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800afcc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800afd0:	4619      	mov	r1, r3
 800afd2:	2200      	movs	r2, #0
 800afd4:	4b74      	ldr	r3, [pc, #464]	@ (800b1a8 <_dtoa_r+0x2d8>)
 800afd6:	f7f5 f957 	bl	8000288 <__aeabi_dsub>
 800afda:	a369      	add	r3, pc, #420	@ (adr r3, 800b180 <_dtoa_r+0x2b0>)
 800afdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afe0:	f7f5 fb0a 	bl	80005f8 <__aeabi_dmul>
 800afe4:	a368      	add	r3, pc, #416	@ (adr r3, 800b188 <_dtoa_r+0x2b8>)
 800afe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afea:	f7f5 f94f 	bl	800028c <__adddf3>
 800afee:	4604      	mov	r4, r0
 800aff0:	4630      	mov	r0, r6
 800aff2:	460d      	mov	r5, r1
 800aff4:	f7f5 fa96 	bl	8000524 <__aeabi_i2d>
 800aff8:	a365      	add	r3, pc, #404	@ (adr r3, 800b190 <_dtoa_r+0x2c0>)
 800affa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800affe:	f7f5 fafb 	bl	80005f8 <__aeabi_dmul>
 800b002:	4602      	mov	r2, r0
 800b004:	460b      	mov	r3, r1
 800b006:	4620      	mov	r0, r4
 800b008:	4629      	mov	r1, r5
 800b00a:	f7f5 f93f 	bl	800028c <__adddf3>
 800b00e:	4604      	mov	r4, r0
 800b010:	460d      	mov	r5, r1
 800b012:	f7f5 fda1 	bl	8000b58 <__aeabi_d2iz>
 800b016:	2200      	movs	r2, #0
 800b018:	4607      	mov	r7, r0
 800b01a:	2300      	movs	r3, #0
 800b01c:	4620      	mov	r0, r4
 800b01e:	4629      	mov	r1, r5
 800b020:	f7f5 fd5c 	bl	8000adc <__aeabi_dcmplt>
 800b024:	b140      	cbz	r0, 800b038 <_dtoa_r+0x168>
 800b026:	4638      	mov	r0, r7
 800b028:	f7f5 fa7c 	bl	8000524 <__aeabi_i2d>
 800b02c:	4622      	mov	r2, r4
 800b02e:	462b      	mov	r3, r5
 800b030:	f7f5 fd4a 	bl	8000ac8 <__aeabi_dcmpeq>
 800b034:	b900      	cbnz	r0, 800b038 <_dtoa_r+0x168>
 800b036:	3f01      	subs	r7, #1
 800b038:	2f16      	cmp	r7, #22
 800b03a:	d851      	bhi.n	800b0e0 <_dtoa_r+0x210>
 800b03c:	4b5b      	ldr	r3, [pc, #364]	@ (800b1ac <_dtoa_r+0x2dc>)
 800b03e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b042:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b046:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b04a:	f7f5 fd47 	bl	8000adc <__aeabi_dcmplt>
 800b04e:	2800      	cmp	r0, #0
 800b050:	d048      	beq.n	800b0e4 <_dtoa_r+0x214>
 800b052:	3f01      	subs	r7, #1
 800b054:	2300      	movs	r3, #0
 800b056:	9312      	str	r3, [sp, #72]	@ 0x48
 800b058:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b05a:	1b9b      	subs	r3, r3, r6
 800b05c:	1e5a      	subs	r2, r3, #1
 800b05e:	bf44      	itt	mi
 800b060:	f1c3 0801 	rsbmi	r8, r3, #1
 800b064:	2300      	movmi	r3, #0
 800b066:	9208      	str	r2, [sp, #32]
 800b068:	bf54      	ite	pl
 800b06a:	f04f 0800 	movpl.w	r8, #0
 800b06e:	9308      	strmi	r3, [sp, #32]
 800b070:	2f00      	cmp	r7, #0
 800b072:	db39      	blt.n	800b0e8 <_dtoa_r+0x218>
 800b074:	9b08      	ldr	r3, [sp, #32]
 800b076:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b078:	443b      	add	r3, r7
 800b07a:	9308      	str	r3, [sp, #32]
 800b07c:	2300      	movs	r3, #0
 800b07e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b080:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b082:	2b09      	cmp	r3, #9
 800b084:	d864      	bhi.n	800b150 <_dtoa_r+0x280>
 800b086:	2b05      	cmp	r3, #5
 800b088:	bfc4      	itt	gt
 800b08a:	3b04      	subgt	r3, #4
 800b08c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b08e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b090:	f1a3 0302 	sub.w	r3, r3, #2
 800b094:	bfcc      	ite	gt
 800b096:	2400      	movgt	r4, #0
 800b098:	2401      	movle	r4, #1
 800b09a:	2b03      	cmp	r3, #3
 800b09c:	d863      	bhi.n	800b166 <_dtoa_r+0x296>
 800b09e:	e8df f003 	tbb	[pc, r3]
 800b0a2:	372a      	.short	0x372a
 800b0a4:	5535      	.short	0x5535
 800b0a6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b0aa:	441e      	add	r6, r3
 800b0ac:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b0b0:	2b20      	cmp	r3, #32
 800b0b2:	bfc1      	itttt	gt
 800b0b4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b0b8:	409f      	lslgt	r7, r3
 800b0ba:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b0be:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b0c2:	bfd6      	itet	le
 800b0c4:	f1c3 0320 	rsble	r3, r3, #32
 800b0c8:	ea47 0003 	orrgt.w	r0, r7, r3
 800b0cc:	fa04 f003 	lslle.w	r0, r4, r3
 800b0d0:	f7f5 fa18 	bl	8000504 <__aeabi_ui2d>
 800b0d4:	2201      	movs	r2, #1
 800b0d6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b0da:	3e01      	subs	r6, #1
 800b0dc:	9214      	str	r2, [sp, #80]	@ 0x50
 800b0de:	e777      	b.n	800afd0 <_dtoa_r+0x100>
 800b0e0:	2301      	movs	r3, #1
 800b0e2:	e7b8      	b.n	800b056 <_dtoa_r+0x186>
 800b0e4:	9012      	str	r0, [sp, #72]	@ 0x48
 800b0e6:	e7b7      	b.n	800b058 <_dtoa_r+0x188>
 800b0e8:	427b      	negs	r3, r7
 800b0ea:	930a      	str	r3, [sp, #40]	@ 0x28
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	eba8 0807 	sub.w	r8, r8, r7
 800b0f2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b0f4:	e7c4      	b.n	800b080 <_dtoa_r+0x1b0>
 800b0f6:	2300      	movs	r3, #0
 800b0f8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	dc35      	bgt.n	800b16c <_dtoa_r+0x29c>
 800b100:	2301      	movs	r3, #1
 800b102:	9300      	str	r3, [sp, #0]
 800b104:	9307      	str	r3, [sp, #28]
 800b106:	461a      	mov	r2, r3
 800b108:	920e      	str	r2, [sp, #56]	@ 0x38
 800b10a:	e00b      	b.n	800b124 <_dtoa_r+0x254>
 800b10c:	2301      	movs	r3, #1
 800b10e:	e7f3      	b.n	800b0f8 <_dtoa_r+0x228>
 800b110:	2300      	movs	r3, #0
 800b112:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b114:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b116:	18fb      	adds	r3, r7, r3
 800b118:	9300      	str	r3, [sp, #0]
 800b11a:	3301      	adds	r3, #1
 800b11c:	2b01      	cmp	r3, #1
 800b11e:	9307      	str	r3, [sp, #28]
 800b120:	bfb8      	it	lt
 800b122:	2301      	movlt	r3, #1
 800b124:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b128:	2100      	movs	r1, #0
 800b12a:	2204      	movs	r2, #4
 800b12c:	f102 0514 	add.w	r5, r2, #20
 800b130:	429d      	cmp	r5, r3
 800b132:	d91f      	bls.n	800b174 <_dtoa_r+0x2a4>
 800b134:	6041      	str	r1, [r0, #4]
 800b136:	4658      	mov	r0, fp
 800b138:	f000 fd8e 	bl	800bc58 <_Balloc>
 800b13c:	4682      	mov	sl, r0
 800b13e:	2800      	cmp	r0, #0
 800b140:	d13c      	bne.n	800b1bc <_dtoa_r+0x2ec>
 800b142:	4b1b      	ldr	r3, [pc, #108]	@ (800b1b0 <_dtoa_r+0x2e0>)
 800b144:	4602      	mov	r2, r0
 800b146:	f240 11af 	movw	r1, #431	@ 0x1af
 800b14a:	e6d8      	b.n	800aefe <_dtoa_r+0x2e>
 800b14c:	2301      	movs	r3, #1
 800b14e:	e7e0      	b.n	800b112 <_dtoa_r+0x242>
 800b150:	2401      	movs	r4, #1
 800b152:	2300      	movs	r3, #0
 800b154:	9309      	str	r3, [sp, #36]	@ 0x24
 800b156:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b158:	f04f 33ff 	mov.w	r3, #4294967295
 800b15c:	9300      	str	r3, [sp, #0]
 800b15e:	9307      	str	r3, [sp, #28]
 800b160:	2200      	movs	r2, #0
 800b162:	2312      	movs	r3, #18
 800b164:	e7d0      	b.n	800b108 <_dtoa_r+0x238>
 800b166:	2301      	movs	r3, #1
 800b168:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b16a:	e7f5      	b.n	800b158 <_dtoa_r+0x288>
 800b16c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b16e:	9300      	str	r3, [sp, #0]
 800b170:	9307      	str	r3, [sp, #28]
 800b172:	e7d7      	b.n	800b124 <_dtoa_r+0x254>
 800b174:	3101      	adds	r1, #1
 800b176:	0052      	lsls	r2, r2, #1
 800b178:	e7d8      	b.n	800b12c <_dtoa_r+0x25c>
 800b17a:	bf00      	nop
 800b17c:	f3af 8000 	nop.w
 800b180:	636f4361 	.word	0x636f4361
 800b184:	3fd287a7 	.word	0x3fd287a7
 800b188:	8b60c8b3 	.word	0x8b60c8b3
 800b18c:	3fc68a28 	.word	0x3fc68a28
 800b190:	509f79fb 	.word	0x509f79fb
 800b194:	3fd34413 	.word	0x3fd34413
 800b198:	0800f35a 	.word	0x0800f35a
 800b19c:	0800f371 	.word	0x0800f371
 800b1a0:	7ff00000 	.word	0x7ff00000
 800b1a4:	0800f325 	.word	0x0800f325
 800b1a8:	3ff80000 	.word	0x3ff80000
 800b1ac:	0800f468 	.word	0x0800f468
 800b1b0:	0800f3c9 	.word	0x0800f3c9
 800b1b4:	0800f356 	.word	0x0800f356
 800b1b8:	0800f324 	.word	0x0800f324
 800b1bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b1c0:	6018      	str	r0, [r3, #0]
 800b1c2:	9b07      	ldr	r3, [sp, #28]
 800b1c4:	2b0e      	cmp	r3, #14
 800b1c6:	f200 80a4 	bhi.w	800b312 <_dtoa_r+0x442>
 800b1ca:	2c00      	cmp	r4, #0
 800b1cc:	f000 80a1 	beq.w	800b312 <_dtoa_r+0x442>
 800b1d0:	2f00      	cmp	r7, #0
 800b1d2:	dd33      	ble.n	800b23c <_dtoa_r+0x36c>
 800b1d4:	4bad      	ldr	r3, [pc, #692]	@ (800b48c <_dtoa_r+0x5bc>)
 800b1d6:	f007 020f 	and.w	r2, r7, #15
 800b1da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b1de:	ed93 7b00 	vldr	d7, [r3]
 800b1e2:	05f8      	lsls	r0, r7, #23
 800b1e4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b1e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b1ec:	d516      	bpl.n	800b21c <_dtoa_r+0x34c>
 800b1ee:	4ba8      	ldr	r3, [pc, #672]	@ (800b490 <_dtoa_r+0x5c0>)
 800b1f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b1f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b1f8:	f7f5 fb28 	bl	800084c <__aeabi_ddiv>
 800b1fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b200:	f004 040f 	and.w	r4, r4, #15
 800b204:	2603      	movs	r6, #3
 800b206:	4da2      	ldr	r5, [pc, #648]	@ (800b490 <_dtoa_r+0x5c0>)
 800b208:	b954      	cbnz	r4, 800b220 <_dtoa_r+0x350>
 800b20a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b20e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b212:	f7f5 fb1b 	bl	800084c <__aeabi_ddiv>
 800b216:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b21a:	e028      	b.n	800b26e <_dtoa_r+0x39e>
 800b21c:	2602      	movs	r6, #2
 800b21e:	e7f2      	b.n	800b206 <_dtoa_r+0x336>
 800b220:	07e1      	lsls	r1, r4, #31
 800b222:	d508      	bpl.n	800b236 <_dtoa_r+0x366>
 800b224:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b228:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b22c:	f7f5 f9e4 	bl	80005f8 <__aeabi_dmul>
 800b230:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b234:	3601      	adds	r6, #1
 800b236:	1064      	asrs	r4, r4, #1
 800b238:	3508      	adds	r5, #8
 800b23a:	e7e5      	b.n	800b208 <_dtoa_r+0x338>
 800b23c:	f000 80d2 	beq.w	800b3e4 <_dtoa_r+0x514>
 800b240:	427c      	negs	r4, r7
 800b242:	4b92      	ldr	r3, [pc, #584]	@ (800b48c <_dtoa_r+0x5bc>)
 800b244:	4d92      	ldr	r5, [pc, #584]	@ (800b490 <_dtoa_r+0x5c0>)
 800b246:	f004 020f 	and.w	r2, r4, #15
 800b24a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b252:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b256:	f7f5 f9cf 	bl	80005f8 <__aeabi_dmul>
 800b25a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b25e:	1124      	asrs	r4, r4, #4
 800b260:	2300      	movs	r3, #0
 800b262:	2602      	movs	r6, #2
 800b264:	2c00      	cmp	r4, #0
 800b266:	f040 80b2 	bne.w	800b3ce <_dtoa_r+0x4fe>
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d1d3      	bne.n	800b216 <_dtoa_r+0x346>
 800b26e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b270:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b274:	2b00      	cmp	r3, #0
 800b276:	f000 80b7 	beq.w	800b3e8 <_dtoa_r+0x518>
 800b27a:	4b86      	ldr	r3, [pc, #536]	@ (800b494 <_dtoa_r+0x5c4>)
 800b27c:	2200      	movs	r2, #0
 800b27e:	4620      	mov	r0, r4
 800b280:	4629      	mov	r1, r5
 800b282:	f7f5 fc2b 	bl	8000adc <__aeabi_dcmplt>
 800b286:	2800      	cmp	r0, #0
 800b288:	f000 80ae 	beq.w	800b3e8 <_dtoa_r+0x518>
 800b28c:	9b07      	ldr	r3, [sp, #28]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	f000 80aa 	beq.w	800b3e8 <_dtoa_r+0x518>
 800b294:	9b00      	ldr	r3, [sp, #0]
 800b296:	2b00      	cmp	r3, #0
 800b298:	dd37      	ble.n	800b30a <_dtoa_r+0x43a>
 800b29a:	1e7b      	subs	r3, r7, #1
 800b29c:	9304      	str	r3, [sp, #16]
 800b29e:	4620      	mov	r0, r4
 800b2a0:	4b7d      	ldr	r3, [pc, #500]	@ (800b498 <_dtoa_r+0x5c8>)
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	4629      	mov	r1, r5
 800b2a6:	f7f5 f9a7 	bl	80005f8 <__aeabi_dmul>
 800b2aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b2ae:	9c00      	ldr	r4, [sp, #0]
 800b2b0:	3601      	adds	r6, #1
 800b2b2:	4630      	mov	r0, r6
 800b2b4:	f7f5 f936 	bl	8000524 <__aeabi_i2d>
 800b2b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b2bc:	f7f5 f99c 	bl	80005f8 <__aeabi_dmul>
 800b2c0:	4b76      	ldr	r3, [pc, #472]	@ (800b49c <_dtoa_r+0x5cc>)
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	f7f4 ffe2 	bl	800028c <__adddf3>
 800b2c8:	4605      	mov	r5, r0
 800b2ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b2ce:	2c00      	cmp	r4, #0
 800b2d0:	f040 808d 	bne.w	800b3ee <_dtoa_r+0x51e>
 800b2d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2d8:	4b71      	ldr	r3, [pc, #452]	@ (800b4a0 <_dtoa_r+0x5d0>)
 800b2da:	2200      	movs	r2, #0
 800b2dc:	f7f4 ffd4 	bl	8000288 <__aeabi_dsub>
 800b2e0:	4602      	mov	r2, r0
 800b2e2:	460b      	mov	r3, r1
 800b2e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b2e8:	462a      	mov	r2, r5
 800b2ea:	4633      	mov	r3, r6
 800b2ec:	f7f5 fc14 	bl	8000b18 <__aeabi_dcmpgt>
 800b2f0:	2800      	cmp	r0, #0
 800b2f2:	f040 828b 	bne.w	800b80c <_dtoa_r+0x93c>
 800b2f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b2fa:	462a      	mov	r2, r5
 800b2fc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b300:	f7f5 fbec 	bl	8000adc <__aeabi_dcmplt>
 800b304:	2800      	cmp	r0, #0
 800b306:	f040 8128 	bne.w	800b55a <_dtoa_r+0x68a>
 800b30a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b30e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b312:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b314:	2b00      	cmp	r3, #0
 800b316:	f2c0 815a 	blt.w	800b5ce <_dtoa_r+0x6fe>
 800b31a:	2f0e      	cmp	r7, #14
 800b31c:	f300 8157 	bgt.w	800b5ce <_dtoa_r+0x6fe>
 800b320:	4b5a      	ldr	r3, [pc, #360]	@ (800b48c <_dtoa_r+0x5bc>)
 800b322:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b326:	ed93 7b00 	vldr	d7, [r3]
 800b32a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	ed8d 7b00 	vstr	d7, [sp]
 800b332:	da03      	bge.n	800b33c <_dtoa_r+0x46c>
 800b334:	9b07      	ldr	r3, [sp, #28]
 800b336:	2b00      	cmp	r3, #0
 800b338:	f340 8101 	ble.w	800b53e <_dtoa_r+0x66e>
 800b33c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b340:	4656      	mov	r6, sl
 800b342:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b346:	4620      	mov	r0, r4
 800b348:	4629      	mov	r1, r5
 800b34a:	f7f5 fa7f 	bl	800084c <__aeabi_ddiv>
 800b34e:	f7f5 fc03 	bl	8000b58 <__aeabi_d2iz>
 800b352:	4680      	mov	r8, r0
 800b354:	f7f5 f8e6 	bl	8000524 <__aeabi_i2d>
 800b358:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b35c:	f7f5 f94c 	bl	80005f8 <__aeabi_dmul>
 800b360:	4602      	mov	r2, r0
 800b362:	460b      	mov	r3, r1
 800b364:	4620      	mov	r0, r4
 800b366:	4629      	mov	r1, r5
 800b368:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b36c:	f7f4 ff8c 	bl	8000288 <__aeabi_dsub>
 800b370:	f806 4b01 	strb.w	r4, [r6], #1
 800b374:	9d07      	ldr	r5, [sp, #28]
 800b376:	eba6 040a 	sub.w	r4, r6, sl
 800b37a:	42a5      	cmp	r5, r4
 800b37c:	4602      	mov	r2, r0
 800b37e:	460b      	mov	r3, r1
 800b380:	f040 8117 	bne.w	800b5b2 <_dtoa_r+0x6e2>
 800b384:	f7f4 ff82 	bl	800028c <__adddf3>
 800b388:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b38c:	4604      	mov	r4, r0
 800b38e:	460d      	mov	r5, r1
 800b390:	f7f5 fbc2 	bl	8000b18 <__aeabi_dcmpgt>
 800b394:	2800      	cmp	r0, #0
 800b396:	f040 80f9 	bne.w	800b58c <_dtoa_r+0x6bc>
 800b39a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b39e:	4620      	mov	r0, r4
 800b3a0:	4629      	mov	r1, r5
 800b3a2:	f7f5 fb91 	bl	8000ac8 <__aeabi_dcmpeq>
 800b3a6:	b118      	cbz	r0, 800b3b0 <_dtoa_r+0x4e0>
 800b3a8:	f018 0f01 	tst.w	r8, #1
 800b3ac:	f040 80ee 	bne.w	800b58c <_dtoa_r+0x6bc>
 800b3b0:	4649      	mov	r1, r9
 800b3b2:	4658      	mov	r0, fp
 800b3b4:	f000 fc90 	bl	800bcd8 <_Bfree>
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	7033      	strb	r3, [r6, #0]
 800b3bc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b3be:	3701      	adds	r7, #1
 800b3c0:	601f      	str	r7, [r3, #0]
 800b3c2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	f000 831d 	beq.w	800ba04 <_dtoa_r+0xb34>
 800b3ca:	601e      	str	r6, [r3, #0]
 800b3cc:	e31a      	b.n	800ba04 <_dtoa_r+0xb34>
 800b3ce:	07e2      	lsls	r2, r4, #31
 800b3d0:	d505      	bpl.n	800b3de <_dtoa_r+0x50e>
 800b3d2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b3d6:	f7f5 f90f 	bl	80005f8 <__aeabi_dmul>
 800b3da:	3601      	adds	r6, #1
 800b3dc:	2301      	movs	r3, #1
 800b3de:	1064      	asrs	r4, r4, #1
 800b3e0:	3508      	adds	r5, #8
 800b3e2:	e73f      	b.n	800b264 <_dtoa_r+0x394>
 800b3e4:	2602      	movs	r6, #2
 800b3e6:	e742      	b.n	800b26e <_dtoa_r+0x39e>
 800b3e8:	9c07      	ldr	r4, [sp, #28]
 800b3ea:	9704      	str	r7, [sp, #16]
 800b3ec:	e761      	b.n	800b2b2 <_dtoa_r+0x3e2>
 800b3ee:	4b27      	ldr	r3, [pc, #156]	@ (800b48c <_dtoa_r+0x5bc>)
 800b3f0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b3f2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b3f6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b3fa:	4454      	add	r4, sl
 800b3fc:	2900      	cmp	r1, #0
 800b3fe:	d053      	beq.n	800b4a8 <_dtoa_r+0x5d8>
 800b400:	4928      	ldr	r1, [pc, #160]	@ (800b4a4 <_dtoa_r+0x5d4>)
 800b402:	2000      	movs	r0, #0
 800b404:	f7f5 fa22 	bl	800084c <__aeabi_ddiv>
 800b408:	4633      	mov	r3, r6
 800b40a:	462a      	mov	r2, r5
 800b40c:	f7f4 ff3c 	bl	8000288 <__aeabi_dsub>
 800b410:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b414:	4656      	mov	r6, sl
 800b416:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b41a:	f7f5 fb9d 	bl	8000b58 <__aeabi_d2iz>
 800b41e:	4605      	mov	r5, r0
 800b420:	f7f5 f880 	bl	8000524 <__aeabi_i2d>
 800b424:	4602      	mov	r2, r0
 800b426:	460b      	mov	r3, r1
 800b428:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b42c:	f7f4 ff2c 	bl	8000288 <__aeabi_dsub>
 800b430:	3530      	adds	r5, #48	@ 0x30
 800b432:	4602      	mov	r2, r0
 800b434:	460b      	mov	r3, r1
 800b436:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b43a:	f806 5b01 	strb.w	r5, [r6], #1
 800b43e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b442:	f7f5 fb4b 	bl	8000adc <__aeabi_dcmplt>
 800b446:	2800      	cmp	r0, #0
 800b448:	d171      	bne.n	800b52e <_dtoa_r+0x65e>
 800b44a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b44e:	4911      	ldr	r1, [pc, #68]	@ (800b494 <_dtoa_r+0x5c4>)
 800b450:	2000      	movs	r0, #0
 800b452:	f7f4 ff19 	bl	8000288 <__aeabi_dsub>
 800b456:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b45a:	f7f5 fb3f 	bl	8000adc <__aeabi_dcmplt>
 800b45e:	2800      	cmp	r0, #0
 800b460:	f040 8095 	bne.w	800b58e <_dtoa_r+0x6be>
 800b464:	42a6      	cmp	r6, r4
 800b466:	f43f af50 	beq.w	800b30a <_dtoa_r+0x43a>
 800b46a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b46e:	4b0a      	ldr	r3, [pc, #40]	@ (800b498 <_dtoa_r+0x5c8>)
 800b470:	2200      	movs	r2, #0
 800b472:	f7f5 f8c1 	bl	80005f8 <__aeabi_dmul>
 800b476:	4b08      	ldr	r3, [pc, #32]	@ (800b498 <_dtoa_r+0x5c8>)
 800b478:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b47c:	2200      	movs	r2, #0
 800b47e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b482:	f7f5 f8b9 	bl	80005f8 <__aeabi_dmul>
 800b486:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b48a:	e7c4      	b.n	800b416 <_dtoa_r+0x546>
 800b48c:	0800f468 	.word	0x0800f468
 800b490:	0800f440 	.word	0x0800f440
 800b494:	3ff00000 	.word	0x3ff00000
 800b498:	40240000 	.word	0x40240000
 800b49c:	401c0000 	.word	0x401c0000
 800b4a0:	40140000 	.word	0x40140000
 800b4a4:	3fe00000 	.word	0x3fe00000
 800b4a8:	4631      	mov	r1, r6
 800b4aa:	4628      	mov	r0, r5
 800b4ac:	f7f5 f8a4 	bl	80005f8 <__aeabi_dmul>
 800b4b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800b4b4:	9415      	str	r4, [sp, #84]	@ 0x54
 800b4b6:	4656      	mov	r6, sl
 800b4b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4bc:	f7f5 fb4c 	bl	8000b58 <__aeabi_d2iz>
 800b4c0:	4605      	mov	r5, r0
 800b4c2:	f7f5 f82f 	bl	8000524 <__aeabi_i2d>
 800b4c6:	4602      	mov	r2, r0
 800b4c8:	460b      	mov	r3, r1
 800b4ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4ce:	f7f4 fedb 	bl	8000288 <__aeabi_dsub>
 800b4d2:	3530      	adds	r5, #48	@ 0x30
 800b4d4:	f806 5b01 	strb.w	r5, [r6], #1
 800b4d8:	4602      	mov	r2, r0
 800b4da:	460b      	mov	r3, r1
 800b4dc:	42a6      	cmp	r6, r4
 800b4de:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b4e2:	f04f 0200 	mov.w	r2, #0
 800b4e6:	d124      	bne.n	800b532 <_dtoa_r+0x662>
 800b4e8:	4bac      	ldr	r3, [pc, #688]	@ (800b79c <_dtoa_r+0x8cc>)
 800b4ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800b4ee:	f7f4 fecd 	bl	800028c <__adddf3>
 800b4f2:	4602      	mov	r2, r0
 800b4f4:	460b      	mov	r3, r1
 800b4f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b4fa:	f7f5 fb0d 	bl	8000b18 <__aeabi_dcmpgt>
 800b4fe:	2800      	cmp	r0, #0
 800b500:	d145      	bne.n	800b58e <_dtoa_r+0x6be>
 800b502:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800b506:	49a5      	ldr	r1, [pc, #660]	@ (800b79c <_dtoa_r+0x8cc>)
 800b508:	2000      	movs	r0, #0
 800b50a:	f7f4 febd 	bl	8000288 <__aeabi_dsub>
 800b50e:	4602      	mov	r2, r0
 800b510:	460b      	mov	r3, r1
 800b512:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b516:	f7f5 fae1 	bl	8000adc <__aeabi_dcmplt>
 800b51a:	2800      	cmp	r0, #0
 800b51c:	f43f aef5 	beq.w	800b30a <_dtoa_r+0x43a>
 800b520:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b522:	1e73      	subs	r3, r6, #1
 800b524:	9315      	str	r3, [sp, #84]	@ 0x54
 800b526:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b52a:	2b30      	cmp	r3, #48	@ 0x30
 800b52c:	d0f8      	beq.n	800b520 <_dtoa_r+0x650>
 800b52e:	9f04      	ldr	r7, [sp, #16]
 800b530:	e73e      	b.n	800b3b0 <_dtoa_r+0x4e0>
 800b532:	4b9b      	ldr	r3, [pc, #620]	@ (800b7a0 <_dtoa_r+0x8d0>)
 800b534:	f7f5 f860 	bl	80005f8 <__aeabi_dmul>
 800b538:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b53c:	e7bc      	b.n	800b4b8 <_dtoa_r+0x5e8>
 800b53e:	d10c      	bne.n	800b55a <_dtoa_r+0x68a>
 800b540:	4b98      	ldr	r3, [pc, #608]	@ (800b7a4 <_dtoa_r+0x8d4>)
 800b542:	2200      	movs	r2, #0
 800b544:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b548:	f7f5 f856 	bl	80005f8 <__aeabi_dmul>
 800b54c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b550:	f7f5 fad8 	bl	8000b04 <__aeabi_dcmpge>
 800b554:	2800      	cmp	r0, #0
 800b556:	f000 8157 	beq.w	800b808 <_dtoa_r+0x938>
 800b55a:	2400      	movs	r4, #0
 800b55c:	4625      	mov	r5, r4
 800b55e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b560:	43db      	mvns	r3, r3
 800b562:	9304      	str	r3, [sp, #16]
 800b564:	4656      	mov	r6, sl
 800b566:	2700      	movs	r7, #0
 800b568:	4621      	mov	r1, r4
 800b56a:	4658      	mov	r0, fp
 800b56c:	f000 fbb4 	bl	800bcd8 <_Bfree>
 800b570:	2d00      	cmp	r5, #0
 800b572:	d0dc      	beq.n	800b52e <_dtoa_r+0x65e>
 800b574:	b12f      	cbz	r7, 800b582 <_dtoa_r+0x6b2>
 800b576:	42af      	cmp	r7, r5
 800b578:	d003      	beq.n	800b582 <_dtoa_r+0x6b2>
 800b57a:	4639      	mov	r1, r7
 800b57c:	4658      	mov	r0, fp
 800b57e:	f000 fbab 	bl	800bcd8 <_Bfree>
 800b582:	4629      	mov	r1, r5
 800b584:	4658      	mov	r0, fp
 800b586:	f000 fba7 	bl	800bcd8 <_Bfree>
 800b58a:	e7d0      	b.n	800b52e <_dtoa_r+0x65e>
 800b58c:	9704      	str	r7, [sp, #16]
 800b58e:	4633      	mov	r3, r6
 800b590:	461e      	mov	r6, r3
 800b592:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b596:	2a39      	cmp	r2, #57	@ 0x39
 800b598:	d107      	bne.n	800b5aa <_dtoa_r+0x6da>
 800b59a:	459a      	cmp	sl, r3
 800b59c:	d1f8      	bne.n	800b590 <_dtoa_r+0x6c0>
 800b59e:	9a04      	ldr	r2, [sp, #16]
 800b5a0:	3201      	adds	r2, #1
 800b5a2:	9204      	str	r2, [sp, #16]
 800b5a4:	2230      	movs	r2, #48	@ 0x30
 800b5a6:	f88a 2000 	strb.w	r2, [sl]
 800b5aa:	781a      	ldrb	r2, [r3, #0]
 800b5ac:	3201      	adds	r2, #1
 800b5ae:	701a      	strb	r2, [r3, #0]
 800b5b0:	e7bd      	b.n	800b52e <_dtoa_r+0x65e>
 800b5b2:	4b7b      	ldr	r3, [pc, #492]	@ (800b7a0 <_dtoa_r+0x8d0>)
 800b5b4:	2200      	movs	r2, #0
 800b5b6:	f7f5 f81f 	bl	80005f8 <__aeabi_dmul>
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	2300      	movs	r3, #0
 800b5be:	4604      	mov	r4, r0
 800b5c0:	460d      	mov	r5, r1
 800b5c2:	f7f5 fa81 	bl	8000ac8 <__aeabi_dcmpeq>
 800b5c6:	2800      	cmp	r0, #0
 800b5c8:	f43f aebb 	beq.w	800b342 <_dtoa_r+0x472>
 800b5cc:	e6f0      	b.n	800b3b0 <_dtoa_r+0x4e0>
 800b5ce:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b5d0:	2a00      	cmp	r2, #0
 800b5d2:	f000 80db 	beq.w	800b78c <_dtoa_r+0x8bc>
 800b5d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b5d8:	2a01      	cmp	r2, #1
 800b5da:	f300 80bf 	bgt.w	800b75c <_dtoa_r+0x88c>
 800b5de:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b5e0:	2a00      	cmp	r2, #0
 800b5e2:	f000 80b7 	beq.w	800b754 <_dtoa_r+0x884>
 800b5e6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b5ea:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b5ec:	4646      	mov	r6, r8
 800b5ee:	9a08      	ldr	r2, [sp, #32]
 800b5f0:	2101      	movs	r1, #1
 800b5f2:	441a      	add	r2, r3
 800b5f4:	4658      	mov	r0, fp
 800b5f6:	4498      	add	r8, r3
 800b5f8:	9208      	str	r2, [sp, #32]
 800b5fa:	f000 fc6b 	bl	800bed4 <__i2b>
 800b5fe:	4605      	mov	r5, r0
 800b600:	b15e      	cbz	r6, 800b61a <_dtoa_r+0x74a>
 800b602:	9b08      	ldr	r3, [sp, #32]
 800b604:	2b00      	cmp	r3, #0
 800b606:	dd08      	ble.n	800b61a <_dtoa_r+0x74a>
 800b608:	42b3      	cmp	r3, r6
 800b60a:	9a08      	ldr	r2, [sp, #32]
 800b60c:	bfa8      	it	ge
 800b60e:	4633      	movge	r3, r6
 800b610:	eba8 0803 	sub.w	r8, r8, r3
 800b614:	1af6      	subs	r6, r6, r3
 800b616:	1ad3      	subs	r3, r2, r3
 800b618:	9308      	str	r3, [sp, #32]
 800b61a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b61c:	b1f3      	cbz	r3, 800b65c <_dtoa_r+0x78c>
 800b61e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b620:	2b00      	cmp	r3, #0
 800b622:	f000 80b7 	beq.w	800b794 <_dtoa_r+0x8c4>
 800b626:	b18c      	cbz	r4, 800b64c <_dtoa_r+0x77c>
 800b628:	4629      	mov	r1, r5
 800b62a:	4622      	mov	r2, r4
 800b62c:	4658      	mov	r0, fp
 800b62e:	f000 fd11 	bl	800c054 <__pow5mult>
 800b632:	464a      	mov	r2, r9
 800b634:	4601      	mov	r1, r0
 800b636:	4605      	mov	r5, r0
 800b638:	4658      	mov	r0, fp
 800b63a:	f000 fc61 	bl	800bf00 <__multiply>
 800b63e:	4649      	mov	r1, r9
 800b640:	9004      	str	r0, [sp, #16]
 800b642:	4658      	mov	r0, fp
 800b644:	f000 fb48 	bl	800bcd8 <_Bfree>
 800b648:	9b04      	ldr	r3, [sp, #16]
 800b64a:	4699      	mov	r9, r3
 800b64c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b64e:	1b1a      	subs	r2, r3, r4
 800b650:	d004      	beq.n	800b65c <_dtoa_r+0x78c>
 800b652:	4649      	mov	r1, r9
 800b654:	4658      	mov	r0, fp
 800b656:	f000 fcfd 	bl	800c054 <__pow5mult>
 800b65a:	4681      	mov	r9, r0
 800b65c:	2101      	movs	r1, #1
 800b65e:	4658      	mov	r0, fp
 800b660:	f000 fc38 	bl	800bed4 <__i2b>
 800b664:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b666:	4604      	mov	r4, r0
 800b668:	2b00      	cmp	r3, #0
 800b66a:	f000 81cf 	beq.w	800ba0c <_dtoa_r+0xb3c>
 800b66e:	461a      	mov	r2, r3
 800b670:	4601      	mov	r1, r0
 800b672:	4658      	mov	r0, fp
 800b674:	f000 fcee 	bl	800c054 <__pow5mult>
 800b678:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b67a:	2b01      	cmp	r3, #1
 800b67c:	4604      	mov	r4, r0
 800b67e:	f300 8095 	bgt.w	800b7ac <_dtoa_r+0x8dc>
 800b682:	9b02      	ldr	r3, [sp, #8]
 800b684:	2b00      	cmp	r3, #0
 800b686:	f040 8087 	bne.w	800b798 <_dtoa_r+0x8c8>
 800b68a:	9b03      	ldr	r3, [sp, #12]
 800b68c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b690:	2b00      	cmp	r3, #0
 800b692:	f040 8089 	bne.w	800b7a8 <_dtoa_r+0x8d8>
 800b696:	9b03      	ldr	r3, [sp, #12]
 800b698:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b69c:	0d1b      	lsrs	r3, r3, #20
 800b69e:	051b      	lsls	r3, r3, #20
 800b6a0:	b12b      	cbz	r3, 800b6ae <_dtoa_r+0x7de>
 800b6a2:	9b08      	ldr	r3, [sp, #32]
 800b6a4:	3301      	adds	r3, #1
 800b6a6:	9308      	str	r3, [sp, #32]
 800b6a8:	f108 0801 	add.w	r8, r8, #1
 800b6ac:	2301      	movs	r3, #1
 800b6ae:	930a      	str	r3, [sp, #40]	@ 0x28
 800b6b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	f000 81b0 	beq.w	800ba18 <_dtoa_r+0xb48>
 800b6b8:	6923      	ldr	r3, [r4, #16]
 800b6ba:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b6be:	6918      	ldr	r0, [r3, #16]
 800b6c0:	f000 fbbc 	bl	800be3c <__hi0bits>
 800b6c4:	f1c0 0020 	rsb	r0, r0, #32
 800b6c8:	9b08      	ldr	r3, [sp, #32]
 800b6ca:	4418      	add	r0, r3
 800b6cc:	f010 001f 	ands.w	r0, r0, #31
 800b6d0:	d077      	beq.n	800b7c2 <_dtoa_r+0x8f2>
 800b6d2:	f1c0 0320 	rsb	r3, r0, #32
 800b6d6:	2b04      	cmp	r3, #4
 800b6d8:	dd6b      	ble.n	800b7b2 <_dtoa_r+0x8e2>
 800b6da:	9b08      	ldr	r3, [sp, #32]
 800b6dc:	f1c0 001c 	rsb	r0, r0, #28
 800b6e0:	4403      	add	r3, r0
 800b6e2:	4480      	add	r8, r0
 800b6e4:	4406      	add	r6, r0
 800b6e6:	9308      	str	r3, [sp, #32]
 800b6e8:	f1b8 0f00 	cmp.w	r8, #0
 800b6ec:	dd05      	ble.n	800b6fa <_dtoa_r+0x82a>
 800b6ee:	4649      	mov	r1, r9
 800b6f0:	4642      	mov	r2, r8
 800b6f2:	4658      	mov	r0, fp
 800b6f4:	f000 fd08 	bl	800c108 <__lshift>
 800b6f8:	4681      	mov	r9, r0
 800b6fa:	9b08      	ldr	r3, [sp, #32]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	dd05      	ble.n	800b70c <_dtoa_r+0x83c>
 800b700:	4621      	mov	r1, r4
 800b702:	461a      	mov	r2, r3
 800b704:	4658      	mov	r0, fp
 800b706:	f000 fcff 	bl	800c108 <__lshift>
 800b70a:	4604      	mov	r4, r0
 800b70c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d059      	beq.n	800b7c6 <_dtoa_r+0x8f6>
 800b712:	4621      	mov	r1, r4
 800b714:	4648      	mov	r0, r9
 800b716:	f000 fd63 	bl	800c1e0 <__mcmp>
 800b71a:	2800      	cmp	r0, #0
 800b71c:	da53      	bge.n	800b7c6 <_dtoa_r+0x8f6>
 800b71e:	1e7b      	subs	r3, r7, #1
 800b720:	9304      	str	r3, [sp, #16]
 800b722:	4649      	mov	r1, r9
 800b724:	2300      	movs	r3, #0
 800b726:	220a      	movs	r2, #10
 800b728:	4658      	mov	r0, fp
 800b72a:	f000 faf7 	bl	800bd1c <__multadd>
 800b72e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b730:	4681      	mov	r9, r0
 800b732:	2b00      	cmp	r3, #0
 800b734:	f000 8172 	beq.w	800ba1c <_dtoa_r+0xb4c>
 800b738:	2300      	movs	r3, #0
 800b73a:	4629      	mov	r1, r5
 800b73c:	220a      	movs	r2, #10
 800b73e:	4658      	mov	r0, fp
 800b740:	f000 faec 	bl	800bd1c <__multadd>
 800b744:	9b00      	ldr	r3, [sp, #0]
 800b746:	2b00      	cmp	r3, #0
 800b748:	4605      	mov	r5, r0
 800b74a:	dc67      	bgt.n	800b81c <_dtoa_r+0x94c>
 800b74c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b74e:	2b02      	cmp	r3, #2
 800b750:	dc41      	bgt.n	800b7d6 <_dtoa_r+0x906>
 800b752:	e063      	b.n	800b81c <_dtoa_r+0x94c>
 800b754:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b756:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b75a:	e746      	b.n	800b5ea <_dtoa_r+0x71a>
 800b75c:	9b07      	ldr	r3, [sp, #28]
 800b75e:	1e5c      	subs	r4, r3, #1
 800b760:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b762:	42a3      	cmp	r3, r4
 800b764:	bfbf      	itttt	lt
 800b766:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800b768:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800b76a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800b76c:	1ae3      	sublt	r3, r4, r3
 800b76e:	bfb4      	ite	lt
 800b770:	18d2      	addlt	r2, r2, r3
 800b772:	1b1c      	subge	r4, r3, r4
 800b774:	9b07      	ldr	r3, [sp, #28]
 800b776:	bfbc      	itt	lt
 800b778:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800b77a:	2400      	movlt	r4, #0
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	bfb5      	itete	lt
 800b780:	eba8 0603 	sublt.w	r6, r8, r3
 800b784:	9b07      	ldrge	r3, [sp, #28]
 800b786:	2300      	movlt	r3, #0
 800b788:	4646      	movge	r6, r8
 800b78a:	e730      	b.n	800b5ee <_dtoa_r+0x71e>
 800b78c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800b78e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b790:	4646      	mov	r6, r8
 800b792:	e735      	b.n	800b600 <_dtoa_r+0x730>
 800b794:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b796:	e75c      	b.n	800b652 <_dtoa_r+0x782>
 800b798:	2300      	movs	r3, #0
 800b79a:	e788      	b.n	800b6ae <_dtoa_r+0x7de>
 800b79c:	3fe00000 	.word	0x3fe00000
 800b7a0:	40240000 	.word	0x40240000
 800b7a4:	40140000 	.word	0x40140000
 800b7a8:	9b02      	ldr	r3, [sp, #8]
 800b7aa:	e780      	b.n	800b6ae <_dtoa_r+0x7de>
 800b7ac:	2300      	movs	r3, #0
 800b7ae:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7b0:	e782      	b.n	800b6b8 <_dtoa_r+0x7e8>
 800b7b2:	d099      	beq.n	800b6e8 <_dtoa_r+0x818>
 800b7b4:	9a08      	ldr	r2, [sp, #32]
 800b7b6:	331c      	adds	r3, #28
 800b7b8:	441a      	add	r2, r3
 800b7ba:	4498      	add	r8, r3
 800b7bc:	441e      	add	r6, r3
 800b7be:	9208      	str	r2, [sp, #32]
 800b7c0:	e792      	b.n	800b6e8 <_dtoa_r+0x818>
 800b7c2:	4603      	mov	r3, r0
 800b7c4:	e7f6      	b.n	800b7b4 <_dtoa_r+0x8e4>
 800b7c6:	9b07      	ldr	r3, [sp, #28]
 800b7c8:	9704      	str	r7, [sp, #16]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	dc20      	bgt.n	800b810 <_dtoa_r+0x940>
 800b7ce:	9300      	str	r3, [sp, #0]
 800b7d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7d2:	2b02      	cmp	r3, #2
 800b7d4:	dd1e      	ble.n	800b814 <_dtoa_r+0x944>
 800b7d6:	9b00      	ldr	r3, [sp, #0]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	f47f aec0 	bne.w	800b55e <_dtoa_r+0x68e>
 800b7de:	4621      	mov	r1, r4
 800b7e0:	2205      	movs	r2, #5
 800b7e2:	4658      	mov	r0, fp
 800b7e4:	f000 fa9a 	bl	800bd1c <__multadd>
 800b7e8:	4601      	mov	r1, r0
 800b7ea:	4604      	mov	r4, r0
 800b7ec:	4648      	mov	r0, r9
 800b7ee:	f000 fcf7 	bl	800c1e0 <__mcmp>
 800b7f2:	2800      	cmp	r0, #0
 800b7f4:	f77f aeb3 	ble.w	800b55e <_dtoa_r+0x68e>
 800b7f8:	4656      	mov	r6, sl
 800b7fa:	2331      	movs	r3, #49	@ 0x31
 800b7fc:	f806 3b01 	strb.w	r3, [r6], #1
 800b800:	9b04      	ldr	r3, [sp, #16]
 800b802:	3301      	adds	r3, #1
 800b804:	9304      	str	r3, [sp, #16]
 800b806:	e6ae      	b.n	800b566 <_dtoa_r+0x696>
 800b808:	9c07      	ldr	r4, [sp, #28]
 800b80a:	9704      	str	r7, [sp, #16]
 800b80c:	4625      	mov	r5, r4
 800b80e:	e7f3      	b.n	800b7f8 <_dtoa_r+0x928>
 800b810:	9b07      	ldr	r3, [sp, #28]
 800b812:	9300      	str	r3, [sp, #0]
 800b814:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b816:	2b00      	cmp	r3, #0
 800b818:	f000 8104 	beq.w	800ba24 <_dtoa_r+0xb54>
 800b81c:	2e00      	cmp	r6, #0
 800b81e:	dd05      	ble.n	800b82c <_dtoa_r+0x95c>
 800b820:	4629      	mov	r1, r5
 800b822:	4632      	mov	r2, r6
 800b824:	4658      	mov	r0, fp
 800b826:	f000 fc6f 	bl	800c108 <__lshift>
 800b82a:	4605      	mov	r5, r0
 800b82c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d05a      	beq.n	800b8e8 <_dtoa_r+0xa18>
 800b832:	6869      	ldr	r1, [r5, #4]
 800b834:	4658      	mov	r0, fp
 800b836:	f000 fa0f 	bl	800bc58 <_Balloc>
 800b83a:	4606      	mov	r6, r0
 800b83c:	b928      	cbnz	r0, 800b84a <_dtoa_r+0x97a>
 800b83e:	4b84      	ldr	r3, [pc, #528]	@ (800ba50 <_dtoa_r+0xb80>)
 800b840:	4602      	mov	r2, r0
 800b842:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b846:	f7ff bb5a 	b.w	800aefe <_dtoa_r+0x2e>
 800b84a:	692a      	ldr	r2, [r5, #16]
 800b84c:	3202      	adds	r2, #2
 800b84e:	0092      	lsls	r2, r2, #2
 800b850:	f105 010c 	add.w	r1, r5, #12
 800b854:	300c      	adds	r0, #12
 800b856:	f002 f94b 	bl	800daf0 <memcpy>
 800b85a:	2201      	movs	r2, #1
 800b85c:	4631      	mov	r1, r6
 800b85e:	4658      	mov	r0, fp
 800b860:	f000 fc52 	bl	800c108 <__lshift>
 800b864:	f10a 0301 	add.w	r3, sl, #1
 800b868:	9307      	str	r3, [sp, #28]
 800b86a:	9b00      	ldr	r3, [sp, #0]
 800b86c:	4453      	add	r3, sl
 800b86e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b870:	9b02      	ldr	r3, [sp, #8]
 800b872:	f003 0301 	and.w	r3, r3, #1
 800b876:	462f      	mov	r7, r5
 800b878:	930a      	str	r3, [sp, #40]	@ 0x28
 800b87a:	4605      	mov	r5, r0
 800b87c:	9b07      	ldr	r3, [sp, #28]
 800b87e:	4621      	mov	r1, r4
 800b880:	3b01      	subs	r3, #1
 800b882:	4648      	mov	r0, r9
 800b884:	9300      	str	r3, [sp, #0]
 800b886:	f7ff fa9b 	bl	800adc0 <quorem>
 800b88a:	4639      	mov	r1, r7
 800b88c:	9002      	str	r0, [sp, #8]
 800b88e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800b892:	4648      	mov	r0, r9
 800b894:	f000 fca4 	bl	800c1e0 <__mcmp>
 800b898:	462a      	mov	r2, r5
 800b89a:	9008      	str	r0, [sp, #32]
 800b89c:	4621      	mov	r1, r4
 800b89e:	4658      	mov	r0, fp
 800b8a0:	f000 fcba 	bl	800c218 <__mdiff>
 800b8a4:	68c2      	ldr	r2, [r0, #12]
 800b8a6:	4606      	mov	r6, r0
 800b8a8:	bb02      	cbnz	r2, 800b8ec <_dtoa_r+0xa1c>
 800b8aa:	4601      	mov	r1, r0
 800b8ac:	4648      	mov	r0, r9
 800b8ae:	f000 fc97 	bl	800c1e0 <__mcmp>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	4631      	mov	r1, r6
 800b8b6:	4658      	mov	r0, fp
 800b8b8:	920e      	str	r2, [sp, #56]	@ 0x38
 800b8ba:	f000 fa0d 	bl	800bcd8 <_Bfree>
 800b8be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8c0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b8c2:	9e07      	ldr	r6, [sp, #28]
 800b8c4:	ea43 0102 	orr.w	r1, r3, r2
 800b8c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8ca:	4319      	orrs	r1, r3
 800b8cc:	d110      	bne.n	800b8f0 <_dtoa_r+0xa20>
 800b8ce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b8d2:	d029      	beq.n	800b928 <_dtoa_r+0xa58>
 800b8d4:	9b08      	ldr	r3, [sp, #32]
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	dd02      	ble.n	800b8e0 <_dtoa_r+0xa10>
 800b8da:	9b02      	ldr	r3, [sp, #8]
 800b8dc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800b8e0:	9b00      	ldr	r3, [sp, #0]
 800b8e2:	f883 8000 	strb.w	r8, [r3]
 800b8e6:	e63f      	b.n	800b568 <_dtoa_r+0x698>
 800b8e8:	4628      	mov	r0, r5
 800b8ea:	e7bb      	b.n	800b864 <_dtoa_r+0x994>
 800b8ec:	2201      	movs	r2, #1
 800b8ee:	e7e1      	b.n	800b8b4 <_dtoa_r+0x9e4>
 800b8f0:	9b08      	ldr	r3, [sp, #32]
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	db04      	blt.n	800b900 <_dtoa_r+0xa30>
 800b8f6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b8f8:	430b      	orrs	r3, r1
 800b8fa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b8fc:	430b      	orrs	r3, r1
 800b8fe:	d120      	bne.n	800b942 <_dtoa_r+0xa72>
 800b900:	2a00      	cmp	r2, #0
 800b902:	dded      	ble.n	800b8e0 <_dtoa_r+0xa10>
 800b904:	4649      	mov	r1, r9
 800b906:	2201      	movs	r2, #1
 800b908:	4658      	mov	r0, fp
 800b90a:	f000 fbfd 	bl	800c108 <__lshift>
 800b90e:	4621      	mov	r1, r4
 800b910:	4681      	mov	r9, r0
 800b912:	f000 fc65 	bl	800c1e0 <__mcmp>
 800b916:	2800      	cmp	r0, #0
 800b918:	dc03      	bgt.n	800b922 <_dtoa_r+0xa52>
 800b91a:	d1e1      	bne.n	800b8e0 <_dtoa_r+0xa10>
 800b91c:	f018 0f01 	tst.w	r8, #1
 800b920:	d0de      	beq.n	800b8e0 <_dtoa_r+0xa10>
 800b922:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b926:	d1d8      	bne.n	800b8da <_dtoa_r+0xa0a>
 800b928:	9a00      	ldr	r2, [sp, #0]
 800b92a:	2339      	movs	r3, #57	@ 0x39
 800b92c:	7013      	strb	r3, [r2, #0]
 800b92e:	4633      	mov	r3, r6
 800b930:	461e      	mov	r6, r3
 800b932:	3b01      	subs	r3, #1
 800b934:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b938:	2a39      	cmp	r2, #57	@ 0x39
 800b93a:	d052      	beq.n	800b9e2 <_dtoa_r+0xb12>
 800b93c:	3201      	adds	r2, #1
 800b93e:	701a      	strb	r2, [r3, #0]
 800b940:	e612      	b.n	800b568 <_dtoa_r+0x698>
 800b942:	2a00      	cmp	r2, #0
 800b944:	dd07      	ble.n	800b956 <_dtoa_r+0xa86>
 800b946:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800b94a:	d0ed      	beq.n	800b928 <_dtoa_r+0xa58>
 800b94c:	9a00      	ldr	r2, [sp, #0]
 800b94e:	f108 0301 	add.w	r3, r8, #1
 800b952:	7013      	strb	r3, [r2, #0]
 800b954:	e608      	b.n	800b568 <_dtoa_r+0x698>
 800b956:	9b07      	ldr	r3, [sp, #28]
 800b958:	9a07      	ldr	r2, [sp, #28]
 800b95a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800b95e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b960:	4293      	cmp	r3, r2
 800b962:	d028      	beq.n	800b9b6 <_dtoa_r+0xae6>
 800b964:	4649      	mov	r1, r9
 800b966:	2300      	movs	r3, #0
 800b968:	220a      	movs	r2, #10
 800b96a:	4658      	mov	r0, fp
 800b96c:	f000 f9d6 	bl	800bd1c <__multadd>
 800b970:	42af      	cmp	r7, r5
 800b972:	4681      	mov	r9, r0
 800b974:	f04f 0300 	mov.w	r3, #0
 800b978:	f04f 020a 	mov.w	r2, #10
 800b97c:	4639      	mov	r1, r7
 800b97e:	4658      	mov	r0, fp
 800b980:	d107      	bne.n	800b992 <_dtoa_r+0xac2>
 800b982:	f000 f9cb 	bl	800bd1c <__multadd>
 800b986:	4607      	mov	r7, r0
 800b988:	4605      	mov	r5, r0
 800b98a:	9b07      	ldr	r3, [sp, #28]
 800b98c:	3301      	adds	r3, #1
 800b98e:	9307      	str	r3, [sp, #28]
 800b990:	e774      	b.n	800b87c <_dtoa_r+0x9ac>
 800b992:	f000 f9c3 	bl	800bd1c <__multadd>
 800b996:	4629      	mov	r1, r5
 800b998:	4607      	mov	r7, r0
 800b99a:	2300      	movs	r3, #0
 800b99c:	220a      	movs	r2, #10
 800b99e:	4658      	mov	r0, fp
 800b9a0:	f000 f9bc 	bl	800bd1c <__multadd>
 800b9a4:	4605      	mov	r5, r0
 800b9a6:	e7f0      	b.n	800b98a <_dtoa_r+0xaba>
 800b9a8:	9b00      	ldr	r3, [sp, #0]
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	bfcc      	ite	gt
 800b9ae:	461e      	movgt	r6, r3
 800b9b0:	2601      	movle	r6, #1
 800b9b2:	4456      	add	r6, sl
 800b9b4:	2700      	movs	r7, #0
 800b9b6:	4649      	mov	r1, r9
 800b9b8:	2201      	movs	r2, #1
 800b9ba:	4658      	mov	r0, fp
 800b9bc:	f000 fba4 	bl	800c108 <__lshift>
 800b9c0:	4621      	mov	r1, r4
 800b9c2:	4681      	mov	r9, r0
 800b9c4:	f000 fc0c 	bl	800c1e0 <__mcmp>
 800b9c8:	2800      	cmp	r0, #0
 800b9ca:	dcb0      	bgt.n	800b92e <_dtoa_r+0xa5e>
 800b9cc:	d102      	bne.n	800b9d4 <_dtoa_r+0xb04>
 800b9ce:	f018 0f01 	tst.w	r8, #1
 800b9d2:	d1ac      	bne.n	800b92e <_dtoa_r+0xa5e>
 800b9d4:	4633      	mov	r3, r6
 800b9d6:	461e      	mov	r6, r3
 800b9d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b9dc:	2a30      	cmp	r2, #48	@ 0x30
 800b9de:	d0fa      	beq.n	800b9d6 <_dtoa_r+0xb06>
 800b9e0:	e5c2      	b.n	800b568 <_dtoa_r+0x698>
 800b9e2:	459a      	cmp	sl, r3
 800b9e4:	d1a4      	bne.n	800b930 <_dtoa_r+0xa60>
 800b9e6:	9b04      	ldr	r3, [sp, #16]
 800b9e8:	3301      	adds	r3, #1
 800b9ea:	9304      	str	r3, [sp, #16]
 800b9ec:	2331      	movs	r3, #49	@ 0x31
 800b9ee:	f88a 3000 	strb.w	r3, [sl]
 800b9f2:	e5b9      	b.n	800b568 <_dtoa_r+0x698>
 800b9f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b9f6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800ba54 <_dtoa_r+0xb84>
 800b9fa:	b11b      	cbz	r3, 800ba04 <_dtoa_r+0xb34>
 800b9fc:	f10a 0308 	add.w	r3, sl, #8
 800ba00:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800ba02:	6013      	str	r3, [r2, #0]
 800ba04:	4650      	mov	r0, sl
 800ba06:	b019      	add	sp, #100	@ 0x64
 800ba08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba0e:	2b01      	cmp	r3, #1
 800ba10:	f77f ae37 	ble.w	800b682 <_dtoa_r+0x7b2>
 800ba14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba16:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba18:	2001      	movs	r0, #1
 800ba1a:	e655      	b.n	800b6c8 <_dtoa_r+0x7f8>
 800ba1c:	9b00      	ldr	r3, [sp, #0]
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	f77f aed6 	ble.w	800b7d0 <_dtoa_r+0x900>
 800ba24:	4656      	mov	r6, sl
 800ba26:	4621      	mov	r1, r4
 800ba28:	4648      	mov	r0, r9
 800ba2a:	f7ff f9c9 	bl	800adc0 <quorem>
 800ba2e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800ba32:	f806 8b01 	strb.w	r8, [r6], #1
 800ba36:	9b00      	ldr	r3, [sp, #0]
 800ba38:	eba6 020a 	sub.w	r2, r6, sl
 800ba3c:	4293      	cmp	r3, r2
 800ba3e:	ddb3      	ble.n	800b9a8 <_dtoa_r+0xad8>
 800ba40:	4649      	mov	r1, r9
 800ba42:	2300      	movs	r3, #0
 800ba44:	220a      	movs	r2, #10
 800ba46:	4658      	mov	r0, fp
 800ba48:	f000 f968 	bl	800bd1c <__multadd>
 800ba4c:	4681      	mov	r9, r0
 800ba4e:	e7ea      	b.n	800ba26 <_dtoa_r+0xb56>
 800ba50:	0800f3c9 	.word	0x0800f3c9
 800ba54:	0800f34d 	.word	0x0800f34d

0800ba58 <_free_r>:
 800ba58:	b538      	push	{r3, r4, r5, lr}
 800ba5a:	4605      	mov	r5, r0
 800ba5c:	2900      	cmp	r1, #0
 800ba5e:	d041      	beq.n	800bae4 <_free_r+0x8c>
 800ba60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba64:	1f0c      	subs	r4, r1, #4
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	bfb8      	it	lt
 800ba6a:	18e4      	addlt	r4, r4, r3
 800ba6c:	f000 f8e8 	bl	800bc40 <__malloc_lock>
 800ba70:	4a1d      	ldr	r2, [pc, #116]	@ (800bae8 <_free_r+0x90>)
 800ba72:	6813      	ldr	r3, [r2, #0]
 800ba74:	b933      	cbnz	r3, 800ba84 <_free_r+0x2c>
 800ba76:	6063      	str	r3, [r4, #4]
 800ba78:	6014      	str	r4, [r2, #0]
 800ba7a:	4628      	mov	r0, r5
 800ba7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba80:	f000 b8e4 	b.w	800bc4c <__malloc_unlock>
 800ba84:	42a3      	cmp	r3, r4
 800ba86:	d908      	bls.n	800ba9a <_free_r+0x42>
 800ba88:	6820      	ldr	r0, [r4, #0]
 800ba8a:	1821      	adds	r1, r4, r0
 800ba8c:	428b      	cmp	r3, r1
 800ba8e:	bf01      	itttt	eq
 800ba90:	6819      	ldreq	r1, [r3, #0]
 800ba92:	685b      	ldreq	r3, [r3, #4]
 800ba94:	1809      	addeq	r1, r1, r0
 800ba96:	6021      	streq	r1, [r4, #0]
 800ba98:	e7ed      	b.n	800ba76 <_free_r+0x1e>
 800ba9a:	461a      	mov	r2, r3
 800ba9c:	685b      	ldr	r3, [r3, #4]
 800ba9e:	b10b      	cbz	r3, 800baa4 <_free_r+0x4c>
 800baa0:	42a3      	cmp	r3, r4
 800baa2:	d9fa      	bls.n	800ba9a <_free_r+0x42>
 800baa4:	6811      	ldr	r1, [r2, #0]
 800baa6:	1850      	adds	r0, r2, r1
 800baa8:	42a0      	cmp	r0, r4
 800baaa:	d10b      	bne.n	800bac4 <_free_r+0x6c>
 800baac:	6820      	ldr	r0, [r4, #0]
 800baae:	4401      	add	r1, r0
 800bab0:	1850      	adds	r0, r2, r1
 800bab2:	4283      	cmp	r3, r0
 800bab4:	6011      	str	r1, [r2, #0]
 800bab6:	d1e0      	bne.n	800ba7a <_free_r+0x22>
 800bab8:	6818      	ldr	r0, [r3, #0]
 800baba:	685b      	ldr	r3, [r3, #4]
 800babc:	6053      	str	r3, [r2, #4]
 800babe:	4408      	add	r0, r1
 800bac0:	6010      	str	r0, [r2, #0]
 800bac2:	e7da      	b.n	800ba7a <_free_r+0x22>
 800bac4:	d902      	bls.n	800bacc <_free_r+0x74>
 800bac6:	230c      	movs	r3, #12
 800bac8:	602b      	str	r3, [r5, #0]
 800baca:	e7d6      	b.n	800ba7a <_free_r+0x22>
 800bacc:	6820      	ldr	r0, [r4, #0]
 800bace:	1821      	adds	r1, r4, r0
 800bad0:	428b      	cmp	r3, r1
 800bad2:	bf04      	itt	eq
 800bad4:	6819      	ldreq	r1, [r3, #0]
 800bad6:	685b      	ldreq	r3, [r3, #4]
 800bad8:	6063      	str	r3, [r4, #4]
 800bada:	bf04      	itt	eq
 800badc:	1809      	addeq	r1, r1, r0
 800bade:	6021      	streq	r1, [r4, #0]
 800bae0:	6054      	str	r4, [r2, #4]
 800bae2:	e7ca      	b.n	800ba7a <_free_r+0x22>
 800bae4:	bd38      	pop	{r3, r4, r5, pc}
 800bae6:	bf00      	nop
 800bae8:	20000b44 	.word	0x20000b44

0800baec <malloc>:
 800baec:	4b02      	ldr	r3, [pc, #8]	@ (800baf8 <malloc+0xc>)
 800baee:	4601      	mov	r1, r0
 800baf0:	6818      	ldr	r0, [r3, #0]
 800baf2:	f000 b825 	b.w	800bb40 <_malloc_r>
 800baf6:	bf00      	nop
 800baf8:	20000020 	.word	0x20000020

0800bafc <sbrk_aligned>:
 800bafc:	b570      	push	{r4, r5, r6, lr}
 800bafe:	4e0f      	ldr	r6, [pc, #60]	@ (800bb3c <sbrk_aligned+0x40>)
 800bb00:	460c      	mov	r4, r1
 800bb02:	6831      	ldr	r1, [r6, #0]
 800bb04:	4605      	mov	r5, r0
 800bb06:	b911      	cbnz	r1, 800bb0e <sbrk_aligned+0x12>
 800bb08:	f001 ffe2 	bl	800dad0 <_sbrk_r>
 800bb0c:	6030      	str	r0, [r6, #0]
 800bb0e:	4621      	mov	r1, r4
 800bb10:	4628      	mov	r0, r5
 800bb12:	f001 ffdd 	bl	800dad0 <_sbrk_r>
 800bb16:	1c43      	adds	r3, r0, #1
 800bb18:	d103      	bne.n	800bb22 <sbrk_aligned+0x26>
 800bb1a:	f04f 34ff 	mov.w	r4, #4294967295
 800bb1e:	4620      	mov	r0, r4
 800bb20:	bd70      	pop	{r4, r5, r6, pc}
 800bb22:	1cc4      	adds	r4, r0, #3
 800bb24:	f024 0403 	bic.w	r4, r4, #3
 800bb28:	42a0      	cmp	r0, r4
 800bb2a:	d0f8      	beq.n	800bb1e <sbrk_aligned+0x22>
 800bb2c:	1a21      	subs	r1, r4, r0
 800bb2e:	4628      	mov	r0, r5
 800bb30:	f001 ffce 	bl	800dad0 <_sbrk_r>
 800bb34:	3001      	adds	r0, #1
 800bb36:	d1f2      	bne.n	800bb1e <sbrk_aligned+0x22>
 800bb38:	e7ef      	b.n	800bb1a <sbrk_aligned+0x1e>
 800bb3a:	bf00      	nop
 800bb3c:	20000b40 	.word	0x20000b40

0800bb40 <_malloc_r>:
 800bb40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb44:	1ccd      	adds	r5, r1, #3
 800bb46:	f025 0503 	bic.w	r5, r5, #3
 800bb4a:	3508      	adds	r5, #8
 800bb4c:	2d0c      	cmp	r5, #12
 800bb4e:	bf38      	it	cc
 800bb50:	250c      	movcc	r5, #12
 800bb52:	2d00      	cmp	r5, #0
 800bb54:	4606      	mov	r6, r0
 800bb56:	db01      	blt.n	800bb5c <_malloc_r+0x1c>
 800bb58:	42a9      	cmp	r1, r5
 800bb5a:	d904      	bls.n	800bb66 <_malloc_r+0x26>
 800bb5c:	230c      	movs	r3, #12
 800bb5e:	6033      	str	r3, [r6, #0]
 800bb60:	2000      	movs	r0, #0
 800bb62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bc3c <_malloc_r+0xfc>
 800bb6a:	f000 f869 	bl	800bc40 <__malloc_lock>
 800bb6e:	f8d8 3000 	ldr.w	r3, [r8]
 800bb72:	461c      	mov	r4, r3
 800bb74:	bb44      	cbnz	r4, 800bbc8 <_malloc_r+0x88>
 800bb76:	4629      	mov	r1, r5
 800bb78:	4630      	mov	r0, r6
 800bb7a:	f7ff ffbf 	bl	800bafc <sbrk_aligned>
 800bb7e:	1c43      	adds	r3, r0, #1
 800bb80:	4604      	mov	r4, r0
 800bb82:	d158      	bne.n	800bc36 <_malloc_r+0xf6>
 800bb84:	f8d8 4000 	ldr.w	r4, [r8]
 800bb88:	4627      	mov	r7, r4
 800bb8a:	2f00      	cmp	r7, #0
 800bb8c:	d143      	bne.n	800bc16 <_malloc_r+0xd6>
 800bb8e:	2c00      	cmp	r4, #0
 800bb90:	d04b      	beq.n	800bc2a <_malloc_r+0xea>
 800bb92:	6823      	ldr	r3, [r4, #0]
 800bb94:	4639      	mov	r1, r7
 800bb96:	4630      	mov	r0, r6
 800bb98:	eb04 0903 	add.w	r9, r4, r3
 800bb9c:	f001 ff98 	bl	800dad0 <_sbrk_r>
 800bba0:	4581      	cmp	r9, r0
 800bba2:	d142      	bne.n	800bc2a <_malloc_r+0xea>
 800bba4:	6821      	ldr	r1, [r4, #0]
 800bba6:	1a6d      	subs	r5, r5, r1
 800bba8:	4629      	mov	r1, r5
 800bbaa:	4630      	mov	r0, r6
 800bbac:	f7ff ffa6 	bl	800bafc <sbrk_aligned>
 800bbb0:	3001      	adds	r0, #1
 800bbb2:	d03a      	beq.n	800bc2a <_malloc_r+0xea>
 800bbb4:	6823      	ldr	r3, [r4, #0]
 800bbb6:	442b      	add	r3, r5
 800bbb8:	6023      	str	r3, [r4, #0]
 800bbba:	f8d8 3000 	ldr.w	r3, [r8]
 800bbbe:	685a      	ldr	r2, [r3, #4]
 800bbc0:	bb62      	cbnz	r2, 800bc1c <_malloc_r+0xdc>
 800bbc2:	f8c8 7000 	str.w	r7, [r8]
 800bbc6:	e00f      	b.n	800bbe8 <_malloc_r+0xa8>
 800bbc8:	6822      	ldr	r2, [r4, #0]
 800bbca:	1b52      	subs	r2, r2, r5
 800bbcc:	d420      	bmi.n	800bc10 <_malloc_r+0xd0>
 800bbce:	2a0b      	cmp	r2, #11
 800bbd0:	d917      	bls.n	800bc02 <_malloc_r+0xc2>
 800bbd2:	1961      	adds	r1, r4, r5
 800bbd4:	42a3      	cmp	r3, r4
 800bbd6:	6025      	str	r5, [r4, #0]
 800bbd8:	bf18      	it	ne
 800bbda:	6059      	strne	r1, [r3, #4]
 800bbdc:	6863      	ldr	r3, [r4, #4]
 800bbde:	bf08      	it	eq
 800bbe0:	f8c8 1000 	streq.w	r1, [r8]
 800bbe4:	5162      	str	r2, [r4, r5]
 800bbe6:	604b      	str	r3, [r1, #4]
 800bbe8:	4630      	mov	r0, r6
 800bbea:	f000 f82f 	bl	800bc4c <__malloc_unlock>
 800bbee:	f104 000b 	add.w	r0, r4, #11
 800bbf2:	1d23      	adds	r3, r4, #4
 800bbf4:	f020 0007 	bic.w	r0, r0, #7
 800bbf8:	1ac2      	subs	r2, r0, r3
 800bbfa:	bf1c      	itt	ne
 800bbfc:	1a1b      	subne	r3, r3, r0
 800bbfe:	50a3      	strne	r3, [r4, r2]
 800bc00:	e7af      	b.n	800bb62 <_malloc_r+0x22>
 800bc02:	6862      	ldr	r2, [r4, #4]
 800bc04:	42a3      	cmp	r3, r4
 800bc06:	bf0c      	ite	eq
 800bc08:	f8c8 2000 	streq.w	r2, [r8]
 800bc0c:	605a      	strne	r2, [r3, #4]
 800bc0e:	e7eb      	b.n	800bbe8 <_malloc_r+0xa8>
 800bc10:	4623      	mov	r3, r4
 800bc12:	6864      	ldr	r4, [r4, #4]
 800bc14:	e7ae      	b.n	800bb74 <_malloc_r+0x34>
 800bc16:	463c      	mov	r4, r7
 800bc18:	687f      	ldr	r7, [r7, #4]
 800bc1a:	e7b6      	b.n	800bb8a <_malloc_r+0x4a>
 800bc1c:	461a      	mov	r2, r3
 800bc1e:	685b      	ldr	r3, [r3, #4]
 800bc20:	42a3      	cmp	r3, r4
 800bc22:	d1fb      	bne.n	800bc1c <_malloc_r+0xdc>
 800bc24:	2300      	movs	r3, #0
 800bc26:	6053      	str	r3, [r2, #4]
 800bc28:	e7de      	b.n	800bbe8 <_malloc_r+0xa8>
 800bc2a:	230c      	movs	r3, #12
 800bc2c:	6033      	str	r3, [r6, #0]
 800bc2e:	4630      	mov	r0, r6
 800bc30:	f000 f80c 	bl	800bc4c <__malloc_unlock>
 800bc34:	e794      	b.n	800bb60 <_malloc_r+0x20>
 800bc36:	6005      	str	r5, [r0, #0]
 800bc38:	e7d6      	b.n	800bbe8 <_malloc_r+0xa8>
 800bc3a:	bf00      	nop
 800bc3c:	20000b44 	.word	0x20000b44

0800bc40 <__malloc_lock>:
 800bc40:	4801      	ldr	r0, [pc, #4]	@ (800bc48 <__malloc_lock+0x8>)
 800bc42:	f7ff b8b4 	b.w	800adae <__retarget_lock_acquire_recursive>
 800bc46:	bf00      	nop
 800bc48:	20000b3c 	.word	0x20000b3c

0800bc4c <__malloc_unlock>:
 800bc4c:	4801      	ldr	r0, [pc, #4]	@ (800bc54 <__malloc_unlock+0x8>)
 800bc4e:	f7ff b8af 	b.w	800adb0 <__retarget_lock_release_recursive>
 800bc52:	bf00      	nop
 800bc54:	20000b3c 	.word	0x20000b3c

0800bc58 <_Balloc>:
 800bc58:	b570      	push	{r4, r5, r6, lr}
 800bc5a:	69c6      	ldr	r6, [r0, #28]
 800bc5c:	4604      	mov	r4, r0
 800bc5e:	460d      	mov	r5, r1
 800bc60:	b976      	cbnz	r6, 800bc80 <_Balloc+0x28>
 800bc62:	2010      	movs	r0, #16
 800bc64:	f7ff ff42 	bl	800baec <malloc>
 800bc68:	4602      	mov	r2, r0
 800bc6a:	61e0      	str	r0, [r4, #28]
 800bc6c:	b920      	cbnz	r0, 800bc78 <_Balloc+0x20>
 800bc6e:	4b18      	ldr	r3, [pc, #96]	@ (800bcd0 <_Balloc+0x78>)
 800bc70:	4818      	ldr	r0, [pc, #96]	@ (800bcd4 <_Balloc+0x7c>)
 800bc72:	216b      	movs	r1, #107	@ 0x6b
 800bc74:	f001 ff54 	bl	800db20 <__assert_func>
 800bc78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bc7c:	6006      	str	r6, [r0, #0]
 800bc7e:	60c6      	str	r6, [r0, #12]
 800bc80:	69e6      	ldr	r6, [r4, #28]
 800bc82:	68f3      	ldr	r3, [r6, #12]
 800bc84:	b183      	cbz	r3, 800bca8 <_Balloc+0x50>
 800bc86:	69e3      	ldr	r3, [r4, #28]
 800bc88:	68db      	ldr	r3, [r3, #12]
 800bc8a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bc8e:	b9b8      	cbnz	r0, 800bcc0 <_Balloc+0x68>
 800bc90:	2101      	movs	r1, #1
 800bc92:	fa01 f605 	lsl.w	r6, r1, r5
 800bc96:	1d72      	adds	r2, r6, #5
 800bc98:	0092      	lsls	r2, r2, #2
 800bc9a:	4620      	mov	r0, r4
 800bc9c:	f001 ff5e 	bl	800db5c <_calloc_r>
 800bca0:	b160      	cbz	r0, 800bcbc <_Balloc+0x64>
 800bca2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bca6:	e00e      	b.n	800bcc6 <_Balloc+0x6e>
 800bca8:	2221      	movs	r2, #33	@ 0x21
 800bcaa:	2104      	movs	r1, #4
 800bcac:	4620      	mov	r0, r4
 800bcae:	f001 ff55 	bl	800db5c <_calloc_r>
 800bcb2:	69e3      	ldr	r3, [r4, #28]
 800bcb4:	60f0      	str	r0, [r6, #12]
 800bcb6:	68db      	ldr	r3, [r3, #12]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d1e4      	bne.n	800bc86 <_Balloc+0x2e>
 800bcbc:	2000      	movs	r0, #0
 800bcbe:	bd70      	pop	{r4, r5, r6, pc}
 800bcc0:	6802      	ldr	r2, [r0, #0]
 800bcc2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bccc:	e7f7      	b.n	800bcbe <_Balloc+0x66>
 800bcce:	bf00      	nop
 800bcd0:	0800f35a 	.word	0x0800f35a
 800bcd4:	0800f3da 	.word	0x0800f3da

0800bcd8 <_Bfree>:
 800bcd8:	b570      	push	{r4, r5, r6, lr}
 800bcda:	69c6      	ldr	r6, [r0, #28]
 800bcdc:	4605      	mov	r5, r0
 800bcde:	460c      	mov	r4, r1
 800bce0:	b976      	cbnz	r6, 800bd00 <_Bfree+0x28>
 800bce2:	2010      	movs	r0, #16
 800bce4:	f7ff ff02 	bl	800baec <malloc>
 800bce8:	4602      	mov	r2, r0
 800bcea:	61e8      	str	r0, [r5, #28]
 800bcec:	b920      	cbnz	r0, 800bcf8 <_Bfree+0x20>
 800bcee:	4b09      	ldr	r3, [pc, #36]	@ (800bd14 <_Bfree+0x3c>)
 800bcf0:	4809      	ldr	r0, [pc, #36]	@ (800bd18 <_Bfree+0x40>)
 800bcf2:	218f      	movs	r1, #143	@ 0x8f
 800bcf4:	f001 ff14 	bl	800db20 <__assert_func>
 800bcf8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bcfc:	6006      	str	r6, [r0, #0]
 800bcfe:	60c6      	str	r6, [r0, #12]
 800bd00:	b13c      	cbz	r4, 800bd12 <_Bfree+0x3a>
 800bd02:	69eb      	ldr	r3, [r5, #28]
 800bd04:	6862      	ldr	r2, [r4, #4]
 800bd06:	68db      	ldr	r3, [r3, #12]
 800bd08:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bd0c:	6021      	str	r1, [r4, #0]
 800bd0e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bd12:	bd70      	pop	{r4, r5, r6, pc}
 800bd14:	0800f35a 	.word	0x0800f35a
 800bd18:	0800f3da 	.word	0x0800f3da

0800bd1c <__multadd>:
 800bd1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd20:	690d      	ldr	r5, [r1, #16]
 800bd22:	4607      	mov	r7, r0
 800bd24:	460c      	mov	r4, r1
 800bd26:	461e      	mov	r6, r3
 800bd28:	f101 0c14 	add.w	ip, r1, #20
 800bd2c:	2000      	movs	r0, #0
 800bd2e:	f8dc 3000 	ldr.w	r3, [ip]
 800bd32:	b299      	uxth	r1, r3
 800bd34:	fb02 6101 	mla	r1, r2, r1, r6
 800bd38:	0c1e      	lsrs	r6, r3, #16
 800bd3a:	0c0b      	lsrs	r3, r1, #16
 800bd3c:	fb02 3306 	mla	r3, r2, r6, r3
 800bd40:	b289      	uxth	r1, r1
 800bd42:	3001      	adds	r0, #1
 800bd44:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bd48:	4285      	cmp	r5, r0
 800bd4a:	f84c 1b04 	str.w	r1, [ip], #4
 800bd4e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bd52:	dcec      	bgt.n	800bd2e <__multadd+0x12>
 800bd54:	b30e      	cbz	r6, 800bd9a <__multadd+0x7e>
 800bd56:	68a3      	ldr	r3, [r4, #8]
 800bd58:	42ab      	cmp	r3, r5
 800bd5a:	dc19      	bgt.n	800bd90 <__multadd+0x74>
 800bd5c:	6861      	ldr	r1, [r4, #4]
 800bd5e:	4638      	mov	r0, r7
 800bd60:	3101      	adds	r1, #1
 800bd62:	f7ff ff79 	bl	800bc58 <_Balloc>
 800bd66:	4680      	mov	r8, r0
 800bd68:	b928      	cbnz	r0, 800bd76 <__multadd+0x5a>
 800bd6a:	4602      	mov	r2, r0
 800bd6c:	4b0c      	ldr	r3, [pc, #48]	@ (800bda0 <__multadd+0x84>)
 800bd6e:	480d      	ldr	r0, [pc, #52]	@ (800bda4 <__multadd+0x88>)
 800bd70:	21ba      	movs	r1, #186	@ 0xba
 800bd72:	f001 fed5 	bl	800db20 <__assert_func>
 800bd76:	6922      	ldr	r2, [r4, #16]
 800bd78:	3202      	adds	r2, #2
 800bd7a:	f104 010c 	add.w	r1, r4, #12
 800bd7e:	0092      	lsls	r2, r2, #2
 800bd80:	300c      	adds	r0, #12
 800bd82:	f001 feb5 	bl	800daf0 <memcpy>
 800bd86:	4621      	mov	r1, r4
 800bd88:	4638      	mov	r0, r7
 800bd8a:	f7ff ffa5 	bl	800bcd8 <_Bfree>
 800bd8e:	4644      	mov	r4, r8
 800bd90:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bd94:	3501      	adds	r5, #1
 800bd96:	615e      	str	r6, [r3, #20]
 800bd98:	6125      	str	r5, [r4, #16]
 800bd9a:	4620      	mov	r0, r4
 800bd9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bda0:	0800f3c9 	.word	0x0800f3c9
 800bda4:	0800f3da 	.word	0x0800f3da

0800bda8 <__s2b>:
 800bda8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bdac:	460c      	mov	r4, r1
 800bdae:	4615      	mov	r5, r2
 800bdb0:	461f      	mov	r7, r3
 800bdb2:	2209      	movs	r2, #9
 800bdb4:	3308      	adds	r3, #8
 800bdb6:	4606      	mov	r6, r0
 800bdb8:	fb93 f3f2 	sdiv	r3, r3, r2
 800bdbc:	2100      	movs	r1, #0
 800bdbe:	2201      	movs	r2, #1
 800bdc0:	429a      	cmp	r2, r3
 800bdc2:	db09      	blt.n	800bdd8 <__s2b+0x30>
 800bdc4:	4630      	mov	r0, r6
 800bdc6:	f7ff ff47 	bl	800bc58 <_Balloc>
 800bdca:	b940      	cbnz	r0, 800bdde <__s2b+0x36>
 800bdcc:	4602      	mov	r2, r0
 800bdce:	4b19      	ldr	r3, [pc, #100]	@ (800be34 <__s2b+0x8c>)
 800bdd0:	4819      	ldr	r0, [pc, #100]	@ (800be38 <__s2b+0x90>)
 800bdd2:	21d3      	movs	r1, #211	@ 0xd3
 800bdd4:	f001 fea4 	bl	800db20 <__assert_func>
 800bdd8:	0052      	lsls	r2, r2, #1
 800bdda:	3101      	adds	r1, #1
 800bddc:	e7f0      	b.n	800bdc0 <__s2b+0x18>
 800bdde:	9b08      	ldr	r3, [sp, #32]
 800bde0:	6143      	str	r3, [r0, #20]
 800bde2:	2d09      	cmp	r5, #9
 800bde4:	f04f 0301 	mov.w	r3, #1
 800bde8:	6103      	str	r3, [r0, #16]
 800bdea:	dd16      	ble.n	800be1a <__s2b+0x72>
 800bdec:	f104 0909 	add.w	r9, r4, #9
 800bdf0:	46c8      	mov	r8, r9
 800bdf2:	442c      	add	r4, r5
 800bdf4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bdf8:	4601      	mov	r1, r0
 800bdfa:	3b30      	subs	r3, #48	@ 0x30
 800bdfc:	220a      	movs	r2, #10
 800bdfe:	4630      	mov	r0, r6
 800be00:	f7ff ff8c 	bl	800bd1c <__multadd>
 800be04:	45a0      	cmp	r8, r4
 800be06:	d1f5      	bne.n	800bdf4 <__s2b+0x4c>
 800be08:	f1a5 0408 	sub.w	r4, r5, #8
 800be0c:	444c      	add	r4, r9
 800be0e:	1b2d      	subs	r5, r5, r4
 800be10:	1963      	adds	r3, r4, r5
 800be12:	42bb      	cmp	r3, r7
 800be14:	db04      	blt.n	800be20 <__s2b+0x78>
 800be16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be1a:	340a      	adds	r4, #10
 800be1c:	2509      	movs	r5, #9
 800be1e:	e7f6      	b.n	800be0e <__s2b+0x66>
 800be20:	f814 3b01 	ldrb.w	r3, [r4], #1
 800be24:	4601      	mov	r1, r0
 800be26:	3b30      	subs	r3, #48	@ 0x30
 800be28:	220a      	movs	r2, #10
 800be2a:	4630      	mov	r0, r6
 800be2c:	f7ff ff76 	bl	800bd1c <__multadd>
 800be30:	e7ee      	b.n	800be10 <__s2b+0x68>
 800be32:	bf00      	nop
 800be34:	0800f3c9 	.word	0x0800f3c9
 800be38:	0800f3da 	.word	0x0800f3da

0800be3c <__hi0bits>:
 800be3c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800be40:	4603      	mov	r3, r0
 800be42:	bf36      	itet	cc
 800be44:	0403      	lslcc	r3, r0, #16
 800be46:	2000      	movcs	r0, #0
 800be48:	2010      	movcc	r0, #16
 800be4a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800be4e:	bf3c      	itt	cc
 800be50:	021b      	lslcc	r3, r3, #8
 800be52:	3008      	addcc	r0, #8
 800be54:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800be58:	bf3c      	itt	cc
 800be5a:	011b      	lslcc	r3, r3, #4
 800be5c:	3004      	addcc	r0, #4
 800be5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800be62:	bf3c      	itt	cc
 800be64:	009b      	lslcc	r3, r3, #2
 800be66:	3002      	addcc	r0, #2
 800be68:	2b00      	cmp	r3, #0
 800be6a:	db05      	blt.n	800be78 <__hi0bits+0x3c>
 800be6c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800be70:	f100 0001 	add.w	r0, r0, #1
 800be74:	bf08      	it	eq
 800be76:	2020      	moveq	r0, #32
 800be78:	4770      	bx	lr

0800be7a <__lo0bits>:
 800be7a:	6803      	ldr	r3, [r0, #0]
 800be7c:	4602      	mov	r2, r0
 800be7e:	f013 0007 	ands.w	r0, r3, #7
 800be82:	d00b      	beq.n	800be9c <__lo0bits+0x22>
 800be84:	07d9      	lsls	r1, r3, #31
 800be86:	d421      	bmi.n	800becc <__lo0bits+0x52>
 800be88:	0798      	lsls	r0, r3, #30
 800be8a:	bf49      	itett	mi
 800be8c:	085b      	lsrmi	r3, r3, #1
 800be8e:	089b      	lsrpl	r3, r3, #2
 800be90:	2001      	movmi	r0, #1
 800be92:	6013      	strmi	r3, [r2, #0]
 800be94:	bf5c      	itt	pl
 800be96:	6013      	strpl	r3, [r2, #0]
 800be98:	2002      	movpl	r0, #2
 800be9a:	4770      	bx	lr
 800be9c:	b299      	uxth	r1, r3
 800be9e:	b909      	cbnz	r1, 800bea4 <__lo0bits+0x2a>
 800bea0:	0c1b      	lsrs	r3, r3, #16
 800bea2:	2010      	movs	r0, #16
 800bea4:	b2d9      	uxtb	r1, r3
 800bea6:	b909      	cbnz	r1, 800beac <__lo0bits+0x32>
 800bea8:	3008      	adds	r0, #8
 800beaa:	0a1b      	lsrs	r3, r3, #8
 800beac:	0719      	lsls	r1, r3, #28
 800beae:	bf04      	itt	eq
 800beb0:	091b      	lsreq	r3, r3, #4
 800beb2:	3004      	addeq	r0, #4
 800beb4:	0799      	lsls	r1, r3, #30
 800beb6:	bf04      	itt	eq
 800beb8:	089b      	lsreq	r3, r3, #2
 800beba:	3002      	addeq	r0, #2
 800bebc:	07d9      	lsls	r1, r3, #31
 800bebe:	d403      	bmi.n	800bec8 <__lo0bits+0x4e>
 800bec0:	085b      	lsrs	r3, r3, #1
 800bec2:	f100 0001 	add.w	r0, r0, #1
 800bec6:	d003      	beq.n	800bed0 <__lo0bits+0x56>
 800bec8:	6013      	str	r3, [r2, #0]
 800beca:	4770      	bx	lr
 800becc:	2000      	movs	r0, #0
 800bece:	4770      	bx	lr
 800bed0:	2020      	movs	r0, #32
 800bed2:	4770      	bx	lr

0800bed4 <__i2b>:
 800bed4:	b510      	push	{r4, lr}
 800bed6:	460c      	mov	r4, r1
 800bed8:	2101      	movs	r1, #1
 800beda:	f7ff febd 	bl	800bc58 <_Balloc>
 800bede:	4602      	mov	r2, r0
 800bee0:	b928      	cbnz	r0, 800beee <__i2b+0x1a>
 800bee2:	4b05      	ldr	r3, [pc, #20]	@ (800bef8 <__i2b+0x24>)
 800bee4:	4805      	ldr	r0, [pc, #20]	@ (800befc <__i2b+0x28>)
 800bee6:	f240 1145 	movw	r1, #325	@ 0x145
 800beea:	f001 fe19 	bl	800db20 <__assert_func>
 800beee:	2301      	movs	r3, #1
 800bef0:	6144      	str	r4, [r0, #20]
 800bef2:	6103      	str	r3, [r0, #16]
 800bef4:	bd10      	pop	{r4, pc}
 800bef6:	bf00      	nop
 800bef8:	0800f3c9 	.word	0x0800f3c9
 800befc:	0800f3da 	.word	0x0800f3da

0800bf00 <__multiply>:
 800bf00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf04:	4614      	mov	r4, r2
 800bf06:	690a      	ldr	r2, [r1, #16]
 800bf08:	6923      	ldr	r3, [r4, #16]
 800bf0a:	429a      	cmp	r2, r3
 800bf0c:	bfa8      	it	ge
 800bf0e:	4623      	movge	r3, r4
 800bf10:	460f      	mov	r7, r1
 800bf12:	bfa4      	itt	ge
 800bf14:	460c      	movge	r4, r1
 800bf16:	461f      	movge	r7, r3
 800bf18:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800bf1c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800bf20:	68a3      	ldr	r3, [r4, #8]
 800bf22:	6861      	ldr	r1, [r4, #4]
 800bf24:	eb0a 0609 	add.w	r6, sl, r9
 800bf28:	42b3      	cmp	r3, r6
 800bf2a:	b085      	sub	sp, #20
 800bf2c:	bfb8      	it	lt
 800bf2e:	3101      	addlt	r1, #1
 800bf30:	f7ff fe92 	bl	800bc58 <_Balloc>
 800bf34:	b930      	cbnz	r0, 800bf44 <__multiply+0x44>
 800bf36:	4602      	mov	r2, r0
 800bf38:	4b44      	ldr	r3, [pc, #272]	@ (800c04c <__multiply+0x14c>)
 800bf3a:	4845      	ldr	r0, [pc, #276]	@ (800c050 <__multiply+0x150>)
 800bf3c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800bf40:	f001 fdee 	bl	800db20 <__assert_func>
 800bf44:	f100 0514 	add.w	r5, r0, #20
 800bf48:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bf4c:	462b      	mov	r3, r5
 800bf4e:	2200      	movs	r2, #0
 800bf50:	4543      	cmp	r3, r8
 800bf52:	d321      	bcc.n	800bf98 <__multiply+0x98>
 800bf54:	f107 0114 	add.w	r1, r7, #20
 800bf58:	f104 0214 	add.w	r2, r4, #20
 800bf5c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800bf60:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800bf64:	9302      	str	r3, [sp, #8]
 800bf66:	1b13      	subs	r3, r2, r4
 800bf68:	3b15      	subs	r3, #21
 800bf6a:	f023 0303 	bic.w	r3, r3, #3
 800bf6e:	3304      	adds	r3, #4
 800bf70:	f104 0715 	add.w	r7, r4, #21
 800bf74:	42ba      	cmp	r2, r7
 800bf76:	bf38      	it	cc
 800bf78:	2304      	movcc	r3, #4
 800bf7a:	9301      	str	r3, [sp, #4]
 800bf7c:	9b02      	ldr	r3, [sp, #8]
 800bf7e:	9103      	str	r1, [sp, #12]
 800bf80:	428b      	cmp	r3, r1
 800bf82:	d80c      	bhi.n	800bf9e <__multiply+0x9e>
 800bf84:	2e00      	cmp	r6, #0
 800bf86:	dd03      	ble.n	800bf90 <__multiply+0x90>
 800bf88:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d05b      	beq.n	800c048 <__multiply+0x148>
 800bf90:	6106      	str	r6, [r0, #16]
 800bf92:	b005      	add	sp, #20
 800bf94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf98:	f843 2b04 	str.w	r2, [r3], #4
 800bf9c:	e7d8      	b.n	800bf50 <__multiply+0x50>
 800bf9e:	f8b1 a000 	ldrh.w	sl, [r1]
 800bfa2:	f1ba 0f00 	cmp.w	sl, #0
 800bfa6:	d024      	beq.n	800bff2 <__multiply+0xf2>
 800bfa8:	f104 0e14 	add.w	lr, r4, #20
 800bfac:	46a9      	mov	r9, r5
 800bfae:	f04f 0c00 	mov.w	ip, #0
 800bfb2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800bfb6:	f8d9 3000 	ldr.w	r3, [r9]
 800bfba:	fa1f fb87 	uxth.w	fp, r7
 800bfbe:	b29b      	uxth	r3, r3
 800bfc0:	fb0a 330b 	mla	r3, sl, fp, r3
 800bfc4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800bfc8:	f8d9 7000 	ldr.w	r7, [r9]
 800bfcc:	4463      	add	r3, ip
 800bfce:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bfd2:	fb0a c70b 	mla	r7, sl, fp, ip
 800bfd6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800bfda:	b29b      	uxth	r3, r3
 800bfdc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800bfe0:	4572      	cmp	r2, lr
 800bfe2:	f849 3b04 	str.w	r3, [r9], #4
 800bfe6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800bfea:	d8e2      	bhi.n	800bfb2 <__multiply+0xb2>
 800bfec:	9b01      	ldr	r3, [sp, #4]
 800bfee:	f845 c003 	str.w	ip, [r5, r3]
 800bff2:	9b03      	ldr	r3, [sp, #12]
 800bff4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800bff8:	3104      	adds	r1, #4
 800bffa:	f1b9 0f00 	cmp.w	r9, #0
 800bffe:	d021      	beq.n	800c044 <__multiply+0x144>
 800c000:	682b      	ldr	r3, [r5, #0]
 800c002:	f104 0c14 	add.w	ip, r4, #20
 800c006:	46ae      	mov	lr, r5
 800c008:	f04f 0a00 	mov.w	sl, #0
 800c00c:	f8bc b000 	ldrh.w	fp, [ip]
 800c010:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c014:	fb09 770b 	mla	r7, r9, fp, r7
 800c018:	4457      	add	r7, sl
 800c01a:	b29b      	uxth	r3, r3
 800c01c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c020:	f84e 3b04 	str.w	r3, [lr], #4
 800c024:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c028:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c02c:	f8be 3000 	ldrh.w	r3, [lr]
 800c030:	fb09 330a 	mla	r3, r9, sl, r3
 800c034:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c038:	4562      	cmp	r2, ip
 800c03a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c03e:	d8e5      	bhi.n	800c00c <__multiply+0x10c>
 800c040:	9f01      	ldr	r7, [sp, #4]
 800c042:	51eb      	str	r3, [r5, r7]
 800c044:	3504      	adds	r5, #4
 800c046:	e799      	b.n	800bf7c <__multiply+0x7c>
 800c048:	3e01      	subs	r6, #1
 800c04a:	e79b      	b.n	800bf84 <__multiply+0x84>
 800c04c:	0800f3c9 	.word	0x0800f3c9
 800c050:	0800f3da 	.word	0x0800f3da

0800c054 <__pow5mult>:
 800c054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c058:	4615      	mov	r5, r2
 800c05a:	f012 0203 	ands.w	r2, r2, #3
 800c05e:	4607      	mov	r7, r0
 800c060:	460e      	mov	r6, r1
 800c062:	d007      	beq.n	800c074 <__pow5mult+0x20>
 800c064:	4c25      	ldr	r4, [pc, #148]	@ (800c0fc <__pow5mult+0xa8>)
 800c066:	3a01      	subs	r2, #1
 800c068:	2300      	movs	r3, #0
 800c06a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c06e:	f7ff fe55 	bl	800bd1c <__multadd>
 800c072:	4606      	mov	r6, r0
 800c074:	10ad      	asrs	r5, r5, #2
 800c076:	d03d      	beq.n	800c0f4 <__pow5mult+0xa0>
 800c078:	69fc      	ldr	r4, [r7, #28]
 800c07a:	b97c      	cbnz	r4, 800c09c <__pow5mult+0x48>
 800c07c:	2010      	movs	r0, #16
 800c07e:	f7ff fd35 	bl	800baec <malloc>
 800c082:	4602      	mov	r2, r0
 800c084:	61f8      	str	r0, [r7, #28]
 800c086:	b928      	cbnz	r0, 800c094 <__pow5mult+0x40>
 800c088:	4b1d      	ldr	r3, [pc, #116]	@ (800c100 <__pow5mult+0xac>)
 800c08a:	481e      	ldr	r0, [pc, #120]	@ (800c104 <__pow5mult+0xb0>)
 800c08c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c090:	f001 fd46 	bl	800db20 <__assert_func>
 800c094:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c098:	6004      	str	r4, [r0, #0]
 800c09a:	60c4      	str	r4, [r0, #12]
 800c09c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c0a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c0a4:	b94c      	cbnz	r4, 800c0ba <__pow5mult+0x66>
 800c0a6:	f240 2171 	movw	r1, #625	@ 0x271
 800c0aa:	4638      	mov	r0, r7
 800c0ac:	f7ff ff12 	bl	800bed4 <__i2b>
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c0b6:	4604      	mov	r4, r0
 800c0b8:	6003      	str	r3, [r0, #0]
 800c0ba:	f04f 0900 	mov.w	r9, #0
 800c0be:	07eb      	lsls	r3, r5, #31
 800c0c0:	d50a      	bpl.n	800c0d8 <__pow5mult+0x84>
 800c0c2:	4631      	mov	r1, r6
 800c0c4:	4622      	mov	r2, r4
 800c0c6:	4638      	mov	r0, r7
 800c0c8:	f7ff ff1a 	bl	800bf00 <__multiply>
 800c0cc:	4631      	mov	r1, r6
 800c0ce:	4680      	mov	r8, r0
 800c0d0:	4638      	mov	r0, r7
 800c0d2:	f7ff fe01 	bl	800bcd8 <_Bfree>
 800c0d6:	4646      	mov	r6, r8
 800c0d8:	106d      	asrs	r5, r5, #1
 800c0da:	d00b      	beq.n	800c0f4 <__pow5mult+0xa0>
 800c0dc:	6820      	ldr	r0, [r4, #0]
 800c0de:	b938      	cbnz	r0, 800c0f0 <__pow5mult+0x9c>
 800c0e0:	4622      	mov	r2, r4
 800c0e2:	4621      	mov	r1, r4
 800c0e4:	4638      	mov	r0, r7
 800c0e6:	f7ff ff0b 	bl	800bf00 <__multiply>
 800c0ea:	6020      	str	r0, [r4, #0]
 800c0ec:	f8c0 9000 	str.w	r9, [r0]
 800c0f0:	4604      	mov	r4, r0
 800c0f2:	e7e4      	b.n	800c0be <__pow5mult+0x6a>
 800c0f4:	4630      	mov	r0, r6
 800c0f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c0fa:	bf00      	nop
 800c0fc:	0800f434 	.word	0x0800f434
 800c100:	0800f35a 	.word	0x0800f35a
 800c104:	0800f3da 	.word	0x0800f3da

0800c108 <__lshift>:
 800c108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c10c:	460c      	mov	r4, r1
 800c10e:	6849      	ldr	r1, [r1, #4]
 800c110:	6923      	ldr	r3, [r4, #16]
 800c112:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c116:	68a3      	ldr	r3, [r4, #8]
 800c118:	4607      	mov	r7, r0
 800c11a:	4691      	mov	r9, r2
 800c11c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c120:	f108 0601 	add.w	r6, r8, #1
 800c124:	42b3      	cmp	r3, r6
 800c126:	db0b      	blt.n	800c140 <__lshift+0x38>
 800c128:	4638      	mov	r0, r7
 800c12a:	f7ff fd95 	bl	800bc58 <_Balloc>
 800c12e:	4605      	mov	r5, r0
 800c130:	b948      	cbnz	r0, 800c146 <__lshift+0x3e>
 800c132:	4602      	mov	r2, r0
 800c134:	4b28      	ldr	r3, [pc, #160]	@ (800c1d8 <__lshift+0xd0>)
 800c136:	4829      	ldr	r0, [pc, #164]	@ (800c1dc <__lshift+0xd4>)
 800c138:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c13c:	f001 fcf0 	bl	800db20 <__assert_func>
 800c140:	3101      	adds	r1, #1
 800c142:	005b      	lsls	r3, r3, #1
 800c144:	e7ee      	b.n	800c124 <__lshift+0x1c>
 800c146:	2300      	movs	r3, #0
 800c148:	f100 0114 	add.w	r1, r0, #20
 800c14c:	f100 0210 	add.w	r2, r0, #16
 800c150:	4618      	mov	r0, r3
 800c152:	4553      	cmp	r3, sl
 800c154:	db33      	blt.n	800c1be <__lshift+0xb6>
 800c156:	6920      	ldr	r0, [r4, #16]
 800c158:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c15c:	f104 0314 	add.w	r3, r4, #20
 800c160:	f019 091f 	ands.w	r9, r9, #31
 800c164:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c168:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c16c:	d02b      	beq.n	800c1c6 <__lshift+0xbe>
 800c16e:	f1c9 0e20 	rsb	lr, r9, #32
 800c172:	468a      	mov	sl, r1
 800c174:	2200      	movs	r2, #0
 800c176:	6818      	ldr	r0, [r3, #0]
 800c178:	fa00 f009 	lsl.w	r0, r0, r9
 800c17c:	4310      	orrs	r0, r2
 800c17e:	f84a 0b04 	str.w	r0, [sl], #4
 800c182:	f853 2b04 	ldr.w	r2, [r3], #4
 800c186:	459c      	cmp	ip, r3
 800c188:	fa22 f20e 	lsr.w	r2, r2, lr
 800c18c:	d8f3      	bhi.n	800c176 <__lshift+0x6e>
 800c18e:	ebac 0304 	sub.w	r3, ip, r4
 800c192:	3b15      	subs	r3, #21
 800c194:	f023 0303 	bic.w	r3, r3, #3
 800c198:	3304      	adds	r3, #4
 800c19a:	f104 0015 	add.w	r0, r4, #21
 800c19e:	4584      	cmp	ip, r0
 800c1a0:	bf38      	it	cc
 800c1a2:	2304      	movcc	r3, #4
 800c1a4:	50ca      	str	r2, [r1, r3]
 800c1a6:	b10a      	cbz	r2, 800c1ac <__lshift+0xa4>
 800c1a8:	f108 0602 	add.w	r6, r8, #2
 800c1ac:	3e01      	subs	r6, #1
 800c1ae:	4638      	mov	r0, r7
 800c1b0:	612e      	str	r6, [r5, #16]
 800c1b2:	4621      	mov	r1, r4
 800c1b4:	f7ff fd90 	bl	800bcd8 <_Bfree>
 800c1b8:	4628      	mov	r0, r5
 800c1ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1be:	f842 0f04 	str.w	r0, [r2, #4]!
 800c1c2:	3301      	adds	r3, #1
 800c1c4:	e7c5      	b.n	800c152 <__lshift+0x4a>
 800c1c6:	3904      	subs	r1, #4
 800c1c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1cc:	f841 2f04 	str.w	r2, [r1, #4]!
 800c1d0:	459c      	cmp	ip, r3
 800c1d2:	d8f9      	bhi.n	800c1c8 <__lshift+0xc0>
 800c1d4:	e7ea      	b.n	800c1ac <__lshift+0xa4>
 800c1d6:	bf00      	nop
 800c1d8:	0800f3c9 	.word	0x0800f3c9
 800c1dc:	0800f3da 	.word	0x0800f3da

0800c1e0 <__mcmp>:
 800c1e0:	690a      	ldr	r2, [r1, #16]
 800c1e2:	4603      	mov	r3, r0
 800c1e4:	6900      	ldr	r0, [r0, #16]
 800c1e6:	1a80      	subs	r0, r0, r2
 800c1e8:	b530      	push	{r4, r5, lr}
 800c1ea:	d10e      	bne.n	800c20a <__mcmp+0x2a>
 800c1ec:	3314      	adds	r3, #20
 800c1ee:	3114      	adds	r1, #20
 800c1f0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c1f4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c1f8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c1fc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c200:	4295      	cmp	r5, r2
 800c202:	d003      	beq.n	800c20c <__mcmp+0x2c>
 800c204:	d205      	bcs.n	800c212 <__mcmp+0x32>
 800c206:	f04f 30ff 	mov.w	r0, #4294967295
 800c20a:	bd30      	pop	{r4, r5, pc}
 800c20c:	42a3      	cmp	r3, r4
 800c20e:	d3f3      	bcc.n	800c1f8 <__mcmp+0x18>
 800c210:	e7fb      	b.n	800c20a <__mcmp+0x2a>
 800c212:	2001      	movs	r0, #1
 800c214:	e7f9      	b.n	800c20a <__mcmp+0x2a>
	...

0800c218 <__mdiff>:
 800c218:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c21c:	4689      	mov	r9, r1
 800c21e:	4606      	mov	r6, r0
 800c220:	4611      	mov	r1, r2
 800c222:	4648      	mov	r0, r9
 800c224:	4614      	mov	r4, r2
 800c226:	f7ff ffdb 	bl	800c1e0 <__mcmp>
 800c22a:	1e05      	subs	r5, r0, #0
 800c22c:	d112      	bne.n	800c254 <__mdiff+0x3c>
 800c22e:	4629      	mov	r1, r5
 800c230:	4630      	mov	r0, r6
 800c232:	f7ff fd11 	bl	800bc58 <_Balloc>
 800c236:	4602      	mov	r2, r0
 800c238:	b928      	cbnz	r0, 800c246 <__mdiff+0x2e>
 800c23a:	4b3f      	ldr	r3, [pc, #252]	@ (800c338 <__mdiff+0x120>)
 800c23c:	f240 2137 	movw	r1, #567	@ 0x237
 800c240:	483e      	ldr	r0, [pc, #248]	@ (800c33c <__mdiff+0x124>)
 800c242:	f001 fc6d 	bl	800db20 <__assert_func>
 800c246:	2301      	movs	r3, #1
 800c248:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c24c:	4610      	mov	r0, r2
 800c24e:	b003      	add	sp, #12
 800c250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c254:	bfbc      	itt	lt
 800c256:	464b      	movlt	r3, r9
 800c258:	46a1      	movlt	r9, r4
 800c25a:	4630      	mov	r0, r6
 800c25c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800c260:	bfba      	itte	lt
 800c262:	461c      	movlt	r4, r3
 800c264:	2501      	movlt	r5, #1
 800c266:	2500      	movge	r5, #0
 800c268:	f7ff fcf6 	bl	800bc58 <_Balloc>
 800c26c:	4602      	mov	r2, r0
 800c26e:	b918      	cbnz	r0, 800c278 <__mdiff+0x60>
 800c270:	4b31      	ldr	r3, [pc, #196]	@ (800c338 <__mdiff+0x120>)
 800c272:	f240 2145 	movw	r1, #581	@ 0x245
 800c276:	e7e3      	b.n	800c240 <__mdiff+0x28>
 800c278:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800c27c:	6926      	ldr	r6, [r4, #16]
 800c27e:	60c5      	str	r5, [r0, #12]
 800c280:	f109 0310 	add.w	r3, r9, #16
 800c284:	f109 0514 	add.w	r5, r9, #20
 800c288:	f104 0e14 	add.w	lr, r4, #20
 800c28c:	f100 0b14 	add.w	fp, r0, #20
 800c290:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800c294:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800c298:	9301      	str	r3, [sp, #4]
 800c29a:	46d9      	mov	r9, fp
 800c29c:	f04f 0c00 	mov.w	ip, #0
 800c2a0:	9b01      	ldr	r3, [sp, #4]
 800c2a2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800c2a6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800c2aa:	9301      	str	r3, [sp, #4]
 800c2ac:	fa1f f38a 	uxth.w	r3, sl
 800c2b0:	4619      	mov	r1, r3
 800c2b2:	b283      	uxth	r3, r0
 800c2b4:	1acb      	subs	r3, r1, r3
 800c2b6:	0c00      	lsrs	r0, r0, #16
 800c2b8:	4463      	add	r3, ip
 800c2ba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800c2be:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800c2c2:	b29b      	uxth	r3, r3
 800c2c4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800c2c8:	4576      	cmp	r6, lr
 800c2ca:	f849 3b04 	str.w	r3, [r9], #4
 800c2ce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c2d2:	d8e5      	bhi.n	800c2a0 <__mdiff+0x88>
 800c2d4:	1b33      	subs	r3, r6, r4
 800c2d6:	3b15      	subs	r3, #21
 800c2d8:	f023 0303 	bic.w	r3, r3, #3
 800c2dc:	3415      	adds	r4, #21
 800c2de:	3304      	adds	r3, #4
 800c2e0:	42a6      	cmp	r6, r4
 800c2e2:	bf38      	it	cc
 800c2e4:	2304      	movcc	r3, #4
 800c2e6:	441d      	add	r5, r3
 800c2e8:	445b      	add	r3, fp
 800c2ea:	461e      	mov	r6, r3
 800c2ec:	462c      	mov	r4, r5
 800c2ee:	4544      	cmp	r4, r8
 800c2f0:	d30e      	bcc.n	800c310 <__mdiff+0xf8>
 800c2f2:	f108 0103 	add.w	r1, r8, #3
 800c2f6:	1b49      	subs	r1, r1, r5
 800c2f8:	f021 0103 	bic.w	r1, r1, #3
 800c2fc:	3d03      	subs	r5, #3
 800c2fe:	45a8      	cmp	r8, r5
 800c300:	bf38      	it	cc
 800c302:	2100      	movcc	r1, #0
 800c304:	440b      	add	r3, r1
 800c306:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c30a:	b191      	cbz	r1, 800c332 <__mdiff+0x11a>
 800c30c:	6117      	str	r7, [r2, #16]
 800c30e:	e79d      	b.n	800c24c <__mdiff+0x34>
 800c310:	f854 1b04 	ldr.w	r1, [r4], #4
 800c314:	46e6      	mov	lr, ip
 800c316:	0c08      	lsrs	r0, r1, #16
 800c318:	fa1c fc81 	uxtah	ip, ip, r1
 800c31c:	4471      	add	r1, lr
 800c31e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800c322:	b289      	uxth	r1, r1
 800c324:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800c328:	f846 1b04 	str.w	r1, [r6], #4
 800c32c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800c330:	e7dd      	b.n	800c2ee <__mdiff+0xd6>
 800c332:	3f01      	subs	r7, #1
 800c334:	e7e7      	b.n	800c306 <__mdiff+0xee>
 800c336:	bf00      	nop
 800c338:	0800f3c9 	.word	0x0800f3c9
 800c33c:	0800f3da 	.word	0x0800f3da

0800c340 <__ulp>:
 800c340:	b082      	sub	sp, #8
 800c342:	ed8d 0b00 	vstr	d0, [sp]
 800c346:	9a01      	ldr	r2, [sp, #4]
 800c348:	4b0f      	ldr	r3, [pc, #60]	@ (800c388 <__ulp+0x48>)
 800c34a:	4013      	ands	r3, r2
 800c34c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800c350:	2b00      	cmp	r3, #0
 800c352:	dc08      	bgt.n	800c366 <__ulp+0x26>
 800c354:	425b      	negs	r3, r3
 800c356:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800c35a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c35e:	da04      	bge.n	800c36a <__ulp+0x2a>
 800c360:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c364:	4113      	asrs	r3, r2
 800c366:	2200      	movs	r2, #0
 800c368:	e008      	b.n	800c37c <__ulp+0x3c>
 800c36a:	f1a2 0314 	sub.w	r3, r2, #20
 800c36e:	2b1e      	cmp	r3, #30
 800c370:	bfda      	itte	le
 800c372:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800c376:	40da      	lsrle	r2, r3
 800c378:	2201      	movgt	r2, #1
 800c37a:	2300      	movs	r3, #0
 800c37c:	4619      	mov	r1, r3
 800c37e:	4610      	mov	r0, r2
 800c380:	ec41 0b10 	vmov	d0, r0, r1
 800c384:	b002      	add	sp, #8
 800c386:	4770      	bx	lr
 800c388:	7ff00000 	.word	0x7ff00000

0800c38c <__b2d>:
 800c38c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c390:	6906      	ldr	r6, [r0, #16]
 800c392:	f100 0814 	add.w	r8, r0, #20
 800c396:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800c39a:	1f37      	subs	r7, r6, #4
 800c39c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c3a0:	4610      	mov	r0, r2
 800c3a2:	f7ff fd4b 	bl	800be3c <__hi0bits>
 800c3a6:	f1c0 0320 	rsb	r3, r0, #32
 800c3aa:	280a      	cmp	r0, #10
 800c3ac:	600b      	str	r3, [r1, #0]
 800c3ae:	491b      	ldr	r1, [pc, #108]	@ (800c41c <__b2d+0x90>)
 800c3b0:	dc15      	bgt.n	800c3de <__b2d+0x52>
 800c3b2:	f1c0 0c0b 	rsb	ip, r0, #11
 800c3b6:	fa22 f30c 	lsr.w	r3, r2, ip
 800c3ba:	45b8      	cmp	r8, r7
 800c3bc:	ea43 0501 	orr.w	r5, r3, r1
 800c3c0:	bf34      	ite	cc
 800c3c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c3c6:	2300      	movcs	r3, #0
 800c3c8:	3015      	adds	r0, #21
 800c3ca:	fa02 f000 	lsl.w	r0, r2, r0
 800c3ce:	fa23 f30c 	lsr.w	r3, r3, ip
 800c3d2:	4303      	orrs	r3, r0
 800c3d4:	461c      	mov	r4, r3
 800c3d6:	ec45 4b10 	vmov	d0, r4, r5
 800c3da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3de:	45b8      	cmp	r8, r7
 800c3e0:	bf3a      	itte	cc
 800c3e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800c3e6:	f1a6 0708 	subcc.w	r7, r6, #8
 800c3ea:	2300      	movcs	r3, #0
 800c3ec:	380b      	subs	r0, #11
 800c3ee:	d012      	beq.n	800c416 <__b2d+0x8a>
 800c3f0:	f1c0 0120 	rsb	r1, r0, #32
 800c3f4:	fa23 f401 	lsr.w	r4, r3, r1
 800c3f8:	4082      	lsls	r2, r0
 800c3fa:	4322      	orrs	r2, r4
 800c3fc:	4547      	cmp	r7, r8
 800c3fe:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800c402:	bf8c      	ite	hi
 800c404:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800c408:	2200      	movls	r2, #0
 800c40a:	4083      	lsls	r3, r0
 800c40c:	40ca      	lsrs	r2, r1
 800c40e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800c412:	4313      	orrs	r3, r2
 800c414:	e7de      	b.n	800c3d4 <__b2d+0x48>
 800c416:	ea42 0501 	orr.w	r5, r2, r1
 800c41a:	e7db      	b.n	800c3d4 <__b2d+0x48>
 800c41c:	3ff00000 	.word	0x3ff00000

0800c420 <__d2b>:
 800c420:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c424:	460f      	mov	r7, r1
 800c426:	2101      	movs	r1, #1
 800c428:	ec59 8b10 	vmov	r8, r9, d0
 800c42c:	4616      	mov	r6, r2
 800c42e:	f7ff fc13 	bl	800bc58 <_Balloc>
 800c432:	4604      	mov	r4, r0
 800c434:	b930      	cbnz	r0, 800c444 <__d2b+0x24>
 800c436:	4602      	mov	r2, r0
 800c438:	4b23      	ldr	r3, [pc, #140]	@ (800c4c8 <__d2b+0xa8>)
 800c43a:	4824      	ldr	r0, [pc, #144]	@ (800c4cc <__d2b+0xac>)
 800c43c:	f240 310f 	movw	r1, #783	@ 0x30f
 800c440:	f001 fb6e 	bl	800db20 <__assert_func>
 800c444:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800c448:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c44c:	b10d      	cbz	r5, 800c452 <__d2b+0x32>
 800c44e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c452:	9301      	str	r3, [sp, #4]
 800c454:	f1b8 0300 	subs.w	r3, r8, #0
 800c458:	d023      	beq.n	800c4a2 <__d2b+0x82>
 800c45a:	4668      	mov	r0, sp
 800c45c:	9300      	str	r3, [sp, #0]
 800c45e:	f7ff fd0c 	bl	800be7a <__lo0bits>
 800c462:	e9dd 1200 	ldrd	r1, r2, [sp]
 800c466:	b1d0      	cbz	r0, 800c49e <__d2b+0x7e>
 800c468:	f1c0 0320 	rsb	r3, r0, #32
 800c46c:	fa02 f303 	lsl.w	r3, r2, r3
 800c470:	430b      	orrs	r3, r1
 800c472:	40c2      	lsrs	r2, r0
 800c474:	6163      	str	r3, [r4, #20]
 800c476:	9201      	str	r2, [sp, #4]
 800c478:	9b01      	ldr	r3, [sp, #4]
 800c47a:	61a3      	str	r3, [r4, #24]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	bf0c      	ite	eq
 800c480:	2201      	moveq	r2, #1
 800c482:	2202      	movne	r2, #2
 800c484:	6122      	str	r2, [r4, #16]
 800c486:	b1a5      	cbz	r5, 800c4b2 <__d2b+0x92>
 800c488:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800c48c:	4405      	add	r5, r0
 800c48e:	603d      	str	r5, [r7, #0]
 800c490:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800c494:	6030      	str	r0, [r6, #0]
 800c496:	4620      	mov	r0, r4
 800c498:	b003      	add	sp, #12
 800c49a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c49e:	6161      	str	r1, [r4, #20]
 800c4a0:	e7ea      	b.n	800c478 <__d2b+0x58>
 800c4a2:	a801      	add	r0, sp, #4
 800c4a4:	f7ff fce9 	bl	800be7a <__lo0bits>
 800c4a8:	9b01      	ldr	r3, [sp, #4]
 800c4aa:	6163      	str	r3, [r4, #20]
 800c4ac:	3020      	adds	r0, #32
 800c4ae:	2201      	movs	r2, #1
 800c4b0:	e7e8      	b.n	800c484 <__d2b+0x64>
 800c4b2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c4b6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800c4ba:	6038      	str	r0, [r7, #0]
 800c4bc:	6918      	ldr	r0, [r3, #16]
 800c4be:	f7ff fcbd 	bl	800be3c <__hi0bits>
 800c4c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c4c6:	e7e5      	b.n	800c494 <__d2b+0x74>
 800c4c8:	0800f3c9 	.word	0x0800f3c9
 800c4cc:	0800f3da 	.word	0x0800f3da

0800c4d0 <__ratio>:
 800c4d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4d4:	b085      	sub	sp, #20
 800c4d6:	e9cd 1000 	strd	r1, r0, [sp]
 800c4da:	a902      	add	r1, sp, #8
 800c4dc:	f7ff ff56 	bl	800c38c <__b2d>
 800c4e0:	9800      	ldr	r0, [sp, #0]
 800c4e2:	a903      	add	r1, sp, #12
 800c4e4:	ec55 4b10 	vmov	r4, r5, d0
 800c4e8:	f7ff ff50 	bl	800c38c <__b2d>
 800c4ec:	9b01      	ldr	r3, [sp, #4]
 800c4ee:	6919      	ldr	r1, [r3, #16]
 800c4f0:	9b00      	ldr	r3, [sp, #0]
 800c4f2:	691b      	ldr	r3, [r3, #16]
 800c4f4:	1ac9      	subs	r1, r1, r3
 800c4f6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800c4fa:	1a9b      	subs	r3, r3, r2
 800c4fc:	ec5b ab10 	vmov	sl, fp, d0
 800c500:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c504:	2b00      	cmp	r3, #0
 800c506:	bfce      	itee	gt
 800c508:	462a      	movgt	r2, r5
 800c50a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c50e:	465a      	movle	r2, fp
 800c510:	462f      	mov	r7, r5
 800c512:	46d9      	mov	r9, fp
 800c514:	bfcc      	ite	gt
 800c516:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c51a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800c51e:	464b      	mov	r3, r9
 800c520:	4652      	mov	r2, sl
 800c522:	4620      	mov	r0, r4
 800c524:	4639      	mov	r1, r7
 800c526:	f7f4 f991 	bl	800084c <__aeabi_ddiv>
 800c52a:	ec41 0b10 	vmov	d0, r0, r1
 800c52e:	b005      	add	sp, #20
 800c530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c534 <__copybits>:
 800c534:	3901      	subs	r1, #1
 800c536:	b570      	push	{r4, r5, r6, lr}
 800c538:	1149      	asrs	r1, r1, #5
 800c53a:	6914      	ldr	r4, [r2, #16]
 800c53c:	3101      	adds	r1, #1
 800c53e:	f102 0314 	add.w	r3, r2, #20
 800c542:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c546:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c54a:	1f05      	subs	r5, r0, #4
 800c54c:	42a3      	cmp	r3, r4
 800c54e:	d30c      	bcc.n	800c56a <__copybits+0x36>
 800c550:	1aa3      	subs	r3, r4, r2
 800c552:	3b11      	subs	r3, #17
 800c554:	f023 0303 	bic.w	r3, r3, #3
 800c558:	3211      	adds	r2, #17
 800c55a:	42a2      	cmp	r2, r4
 800c55c:	bf88      	it	hi
 800c55e:	2300      	movhi	r3, #0
 800c560:	4418      	add	r0, r3
 800c562:	2300      	movs	r3, #0
 800c564:	4288      	cmp	r0, r1
 800c566:	d305      	bcc.n	800c574 <__copybits+0x40>
 800c568:	bd70      	pop	{r4, r5, r6, pc}
 800c56a:	f853 6b04 	ldr.w	r6, [r3], #4
 800c56e:	f845 6f04 	str.w	r6, [r5, #4]!
 800c572:	e7eb      	b.n	800c54c <__copybits+0x18>
 800c574:	f840 3b04 	str.w	r3, [r0], #4
 800c578:	e7f4      	b.n	800c564 <__copybits+0x30>

0800c57a <__any_on>:
 800c57a:	f100 0214 	add.w	r2, r0, #20
 800c57e:	6900      	ldr	r0, [r0, #16]
 800c580:	114b      	asrs	r3, r1, #5
 800c582:	4298      	cmp	r0, r3
 800c584:	b510      	push	{r4, lr}
 800c586:	db11      	blt.n	800c5ac <__any_on+0x32>
 800c588:	dd0a      	ble.n	800c5a0 <__any_on+0x26>
 800c58a:	f011 011f 	ands.w	r1, r1, #31
 800c58e:	d007      	beq.n	800c5a0 <__any_on+0x26>
 800c590:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c594:	fa24 f001 	lsr.w	r0, r4, r1
 800c598:	fa00 f101 	lsl.w	r1, r0, r1
 800c59c:	428c      	cmp	r4, r1
 800c59e:	d10b      	bne.n	800c5b8 <__any_on+0x3e>
 800c5a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c5a4:	4293      	cmp	r3, r2
 800c5a6:	d803      	bhi.n	800c5b0 <__any_on+0x36>
 800c5a8:	2000      	movs	r0, #0
 800c5aa:	bd10      	pop	{r4, pc}
 800c5ac:	4603      	mov	r3, r0
 800c5ae:	e7f7      	b.n	800c5a0 <__any_on+0x26>
 800c5b0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c5b4:	2900      	cmp	r1, #0
 800c5b6:	d0f5      	beq.n	800c5a4 <__any_on+0x2a>
 800c5b8:	2001      	movs	r0, #1
 800c5ba:	e7f6      	b.n	800c5aa <__any_on+0x30>

0800c5bc <sulp>:
 800c5bc:	b570      	push	{r4, r5, r6, lr}
 800c5be:	4604      	mov	r4, r0
 800c5c0:	460d      	mov	r5, r1
 800c5c2:	ec45 4b10 	vmov	d0, r4, r5
 800c5c6:	4616      	mov	r6, r2
 800c5c8:	f7ff feba 	bl	800c340 <__ulp>
 800c5cc:	ec51 0b10 	vmov	r0, r1, d0
 800c5d0:	b17e      	cbz	r6, 800c5f2 <sulp+0x36>
 800c5d2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c5d6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	dd09      	ble.n	800c5f2 <sulp+0x36>
 800c5de:	051b      	lsls	r3, r3, #20
 800c5e0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c5e4:	2400      	movs	r4, #0
 800c5e6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c5ea:	4622      	mov	r2, r4
 800c5ec:	462b      	mov	r3, r5
 800c5ee:	f7f4 f803 	bl	80005f8 <__aeabi_dmul>
 800c5f2:	ec41 0b10 	vmov	d0, r0, r1
 800c5f6:	bd70      	pop	{r4, r5, r6, pc}

0800c5f8 <_strtod_l>:
 800c5f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5fc:	b09f      	sub	sp, #124	@ 0x7c
 800c5fe:	460c      	mov	r4, r1
 800c600:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c602:	2200      	movs	r2, #0
 800c604:	921a      	str	r2, [sp, #104]	@ 0x68
 800c606:	9005      	str	r0, [sp, #20]
 800c608:	f04f 0a00 	mov.w	sl, #0
 800c60c:	f04f 0b00 	mov.w	fp, #0
 800c610:	460a      	mov	r2, r1
 800c612:	9219      	str	r2, [sp, #100]	@ 0x64
 800c614:	7811      	ldrb	r1, [r2, #0]
 800c616:	292b      	cmp	r1, #43	@ 0x2b
 800c618:	d04a      	beq.n	800c6b0 <_strtod_l+0xb8>
 800c61a:	d838      	bhi.n	800c68e <_strtod_l+0x96>
 800c61c:	290d      	cmp	r1, #13
 800c61e:	d832      	bhi.n	800c686 <_strtod_l+0x8e>
 800c620:	2908      	cmp	r1, #8
 800c622:	d832      	bhi.n	800c68a <_strtod_l+0x92>
 800c624:	2900      	cmp	r1, #0
 800c626:	d03b      	beq.n	800c6a0 <_strtod_l+0xa8>
 800c628:	2200      	movs	r2, #0
 800c62a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c62c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c62e:	782a      	ldrb	r2, [r5, #0]
 800c630:	2a30      	cmp	r2, #48	@ 0x30
 800c632:	f040 80b3 	bne.w	800c79c <_strtod_l+0x1a4>
 800c636:	786a      	ldrb	r2, [r5, #1]
 800c638:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c63c:	2a58      	cmp	r2, #88	@ 0x58
 800c63e:	d16e      	bne.n	800c71e <_strtod_l+0x126>
 800c640:	9302      	str	r3, [sp, #8]
 800c642:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c644:	9301      	str	r3, [sp, #4]
 800c646:	ab1a      	add	r3, sp, #104	@ 0x68
 800c648:	9300      	str	r3, [sp, #0]
 800c64a:	4a8e      	ldr	r2, [pc, #568]	@ (800c884 <_strtod_l+0x28c>)
 800c64c:	9805      	ldr	r0, [sp, #20]
 800c64e:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c650:	a919      	add	r1, sp, #100	@ 0x64
 800c652:	f001 faff 	bl	800dc54 <__gethex>
 800c656:	f010 060f 	ands.w	r6, r0, #15
 800c65a:	4604      	mov	r4, r0
 800c65c:	d005      	beq.n	800c66a <_strtod_l+0x72>
 800c65e:	2e06      	cmp	r6, #6
 800c660:	d128      	bne.n	800c6b4 <_strtod_l+0xbc>
 800c662:	3501      	adds	r5, #1
 800c664:	2300      	movs	r3, #0
 800c666:	9519      	str	r5, [sp, #100]	@ 0x64
 800c668:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c66a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	f040 858e 	bne.w	800d18e <_strtod_l+0xb96>
 800c672:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c674:	b1cb      	cbz	r3, 800c6aa <_strtod_l+0xb2>
 800c676:	4652      	mov	r2, sl
 800c678:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c67c:	ec43 2b10 	vmov	d0, r2, r3
 800c680:	b01f      	add	sp, #124	@ 0x7c
 800c682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c686:	2920      	cmp	r1, #32
 800c688:	d1ce      	bne.n	800c628 <_strtod_l+0x30>
 800c68a:	3201      	adds	r2, #1
 800c68c:	e7c1      	b.n	800c612 <_strtod_l+0x1a>
 800c68e:	292d      	cmp	r1, #45	@ 0x2d
 800c690:	d1ca      	bne.n	800c628 <_strtod_l+0x30>
 800c692:	2101      	movs	r1, #1
 800c694:	910b      	str	r1, [sp, #44]	@ 0x2c
 800c696:	1c51      	adds	r1, r2, #1
 800c698:	9119      	str	r1, [sp, #100]	@ 0x64
 800c69a:	7852      	ldrb	r2, [r2, #1]
 800c69c:	2a00      	cmp	r2, #0
 800c69e:	d1c5      	bne.n	800c62c <_strtod_l+0x34>
 800c6a0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c6a2:	9419      	str	r4, [sp, #100]	@ 0x64
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	f040 8570 	bne.w	800d18a <_strtod_l+0xb92>
 800c6aa:	4652      	mov	r2, sl
 800c6ac:	465b      	mov	r3, fp
 800c6ae:	e7e5      	b.n	800c67c <_strtod_l+0x84>
 800c6b0:	2100      	movs	r1, #0
 800c6b2:	e7ef      	b.n	800c694 <_strtod_l+0x9c>
 800c6b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c6b6:	b13a      	cbz	r2, 800c6c8 <_strtod_l+0xd0>
 800c6b8:	2135      	movs	r1, #53	@ 0x35
 800c6ba:	a81c      	add	r0, sp, #112	@ 0x70
 800c6bc:	f7ff ff3a 	bl	800c534 <__copybits>
 800c6c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c6c2:	9805      	ldr	r0, [sp, #20]
 800c6c4:	f7ff fb08 	bl	800bcd8 <_Bfree>
 800c6c8:	3e01      	subs	r6, #1
 800c6ca:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c6cc:	2e04      	cmp	r6, #4
 800c6ce:	d806      	bhi.n	800c6de <_strtod_l+0xe6>
 800c6d0:	e8df f006 	tbb	[pc, r6]
 800c6d4:	201d0314 	.word	0x201d0314
 800c6d8:	14          	.byte	0x14
 800c6d9:	00          	.byte	0x00
 800c6da:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c6de:	05e1      	lsls	r1, r4, #23
 800c6e0:	bf48      	it	mi
 800c6e2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c6e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c6ea:	0d1b      	lsrs	r3, r3, #20
 800c6ec:	051b      	lsls	r3, r3, #20
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d1bb      	bne.n	800c66a <_strtod_l+0x72>
 800c6f2:	f7fe fb31 	bl	800ad58 <__errno>
 800c6f6:	2322      	movs	r3, #34	@ 0x22
 800c6f8:	6003      	str	r3, [r0, #0]
 800c6fa:	e7b6      	b.n	800c66a <_strtod_l+0x72>
 800c6fc:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c700:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c704:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c708:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c70c:	e7e7      	b.n	800c6de <_strtod_l+0xe6>
 800c70e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800c88c <_strtod_l+0x294>
 800c712:	e7e4      	b.n	800c6de <_strtod_l+0xe6>
 800c714:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c718:	f04f 3aff 	mov.w	sl, #4294967295
 800c71c:	e7df      	b.n	800c6de <_strtod_l+0xe6>
 800c71e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c720:	1c5a      	adds	r2, r3, #1
 800c722:	9219      	str	r2, [sp, #100]	@ 0x64
 800c724:	785b      	ldrb	r3, [r3, #1]
 800c726:	2b30      	cmp	r3, #48	@ 0x30
 800c728:	d0f9      	beq.n	800c71e <_strtod_l+0x126>
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d09d      	beq.n	800c66a <_strtod_l+0x72>
 800c72e:	2301      	movs	r3, #1
 800c730:	9309      	str	r3, [sp, #36]	@ 0x24
 800c732:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c734:	930c      	str	r3, [sp, #48]	@ 0x30
 800c736:	2300      	movs	r3, #0
 800c738:	9308      	str	r3, [sp, #32]
 800c73a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c73c:	461f      	mov	r7, r3
 800c73e:	220a      	movs	r2, #10
 800c740:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c742:	7805      	ldrb	r5, [r0, #0]
 800c744:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c748:	b2d9      	uxtb	r1, r3
 800c74a:	2909      	cmp	r1, #9
 800c74c:	d928      	bls.n	800c7a0 <_strtod_l+0x1a8>
 800c74e:	494e      	ldr	r1, [pc, #312]	@ (800c888 <_strtod_l+0x290>)
 800c750:	2201      	movs	r2, #1
 800c752:	f001 f9ab 	bl	800daac <strncmp>
 800c756:	2800      	cmp	r0, #0
 800c758:	d032      	beq.n	800c7c0 <_strtod_l+0x1c8>
 800c75a:	2000      	movs	r0, #0
 800c75c:	462a      	mov	r2, r5
 800c75e:	4681      	mov	r9, r0
 800c760:	463d      	mov	r5, r7
 800c762:	4603      	mov	r3, r0
 800c764:	2a65      	cmp	r2, #101	@ 0x65
 800c766:	d001      	beq.n	800c76c <_strtod_l+0x174>
 800c768:	2a45      	cmp	r2, #69	@ 0x45
 800c76a:	d114      	bne.n	800c796 <_strtod_l+0x19e>
 800c76c:	b91d      	cbnz	r5, 800c776 <_strtod_l+0x17e>
 800c76e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c770:	4302      	orrs	r2, r0
 800c772:	d095      	beq.n	800c6a0 <_strtod_l+0xa8>
 800c774:	2500      	movs	r5, #0
 800c776:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c778:	1c62      	adds	r2, r4, #1
 800c77a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c77c:	7862      	ldrb	r2, [r4, #1]
 800c77e:	2a2b      	cmp	r2, #43	@ 0x2b
 800c780:	d077      	beq.n	800c872 <_strtod_l+0x27a>
 800c782:	2a2d      	cmp	r2, #45	@ 0x2d
 800c784:	d07b      	beq.n	800c87e <_strtod_l+0x286>
 800c786:	f04f 0c00 	mov.w	ip, #0
 800c78a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c78e:	2909      	cmp	r1, #9
 800c790:	f240 8082 	bls.w	800c898 <_strtod_l+0x2a0>
 800c794:	9419      	str	r4, [sp, #100]	@ 0x64
 800c796:	f04f 0800 	mov.w	r8, #0
 800c79a:	e0a2      	b.n	800c8e2 <_strtod_l+0x2ea>
 800c79c:	2300      	movs	r3, #0
 800c79e:	e7c7      	b.n	800c730 <_strtod_l+0x138>
 800c7a0:	2f08      	cmp	r7, #8
 800c7a2:	bfd5      	itete	le
 800c7a4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800c7a6:	9908      	ldrgt	r1, [sp, #32]
 800c7a8:	fb02 3301 	mlale	r3, r2, r1, r3
 800c7ac:	fb02 3301 	mlagt	r3, r2, r1, r3
 800c7b0:	f100 0001 	add.w	r0, r0, #1
 800c7b4:	bfd4      	ite	le
 800c7b6:	930a      	strle	r3, [sp, #40]	@ 0x28
 800c7b8:	9308      	strgt	r3, [sp, #32]
 800c7ba:	3701      	adds	r7, #1
 800c7bc:	9019      	str	r0, [sp, #100]	@ 0x64
 800c7be:	e7bf      	b.n	800c740 <_strtod_l+0x148>
 800c7c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c7c2:	1c5a      	adds	r2, r3, #1
 800c7c4:	9219      	str	r2, [sp, #100]	@ 0x64
 800c7c6:	785a      	ldrb	r2, [r3, #1]
 800c7c8:	b37f      	cbz	r7, 800c82a <_strtod_l+0x232>
 800c7ca:	4681      	mov	r9, r0
 800c7cc:	463d      	mov	r5, r7
 800c7ce:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c7d2:	2b09      	cmp	r3, #9
 800c7d4:	d912      	bls.n	800c7fc <_strtod_l+0x204>
 800c7d6:	2301      	movs	r3, #1
 800c7d8:	e7c4      	b.n	800c764 <_strtod_l+0x16c>
 800c7da:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c7dc:	1c5a      	adds	r2, r3, #1
 800c7de:	9219      	str	r2, [sp, #100]	@ 0x64
 800c7e0:	785a      	ldrb	r2, [r3, #1]
 800c7e2:	3001      	adds	r0, #1
 800c7e4:	2a30      	cmp	r2, #48	@ 0x30
 800c7e6:	d0f8      	beq.n	800c7da <_strtod_l+0x1e2>
 800c7e8:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c7ec:	2b08      	cmp	r3, #8
 800c7ee:	f200 84d3 	bhi.w	800d198 <_strtod_l+0xba0>
 800c7f2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c7f4:	930c      	str	r3, [sp, #48]	@ 0x30
 800c7f6:	4681      	mov	r9, r0
 800c7f8:	2000      	movs	r0, #0
 800c7fa:	4605      	mov	r5, r0
 800c7fc:	3a30      	subs	r2, #48	@ 0x30
 800c7fe:	f100 0301 	add.w	r3, r0, #1
 800c802:	d02a      	beq.n	800c85a <_strtod_l+0x262>
 800c804:	4499      	add	r9, r3
 800c806:	eb00 0c05 	add.w	ip, r0, r5
 800c80a:	462b      	mov	r3, r5
 800c80c:	210a      	movs	r1, #10
 800c80e:	4563      	cmp	r3, ip
 800c810:	d10d      	bne.n	800c82e <_strtod_l+0x236>
 800c812:	1c69      	adds	r1, r5, #1
 800c814:	4401      	add	r1, r0
 800c816:	4428      	add	r0, r5
 800c818:	2808      	cmp	r0, #8
 800c81a:	dc16      	bgt.n	800c84a <_strtod_l+0x252>
 800c81c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c81e:	230a      	movs	r3, #10
 800c820:	fb03 2300 	mla	r3, r3, r0, r2
 800c824:	930a      	str	r3, [sp, #40]	@ 0x28
 800c826:	2300      	movs	r3, #0
 800c828:	e018      	b.n	800c85c <_strtod_l+0x264>
 800c82a:	4638      	mov	r0, r7
 800c82c:	e7da      	b.n	800c7e4 <_strtod_l+0x1ec>
 800c82e:	2b08      	cmp	r3, #8
 800c830:	f103 0301 	add.w	r3, r3, #1
 800c834:	dc03      	bgt.n	800c83e <_strtod_l+0x246>
 800c836:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800c838:	434e      	muls	r6, r1
 800c83a:	960a      	str	r6, [sp, #40]	@ 0x28
 800c83c:	e7e7      	b.n	800c80e <_strtod_l+0x216>
 800c83e:	2b10      	cmp	r3, #16
 800c840:	bfde      	ittt	le
 800c842:	9e08      	ldrle	r6, [sp, #32]
 800c844:	434e      	mulle	r6, r1
 800c846:	9608      	strle	r6, [sp, #32]
 800c848:	e7e1      	b.n	800c80e <_strtod_l+0x216>
 800c84a:	280f      	cmp	r0, #15
 800c84c:	dceb      	bgt.n	800c826 <_strtod_l+0x22e>
 800c84e:	9808      	ldr	r0, [sp, #32]
 800c850:	230a      	movs	r3, #10
 800c852:	fb03 2300 	mla	r3, r3, r0, r2
 800c856:	9308      	str	r3, [sp, #32]
 800c858:	e7e5      	b.n	800c826 <_strtod_l+0x22e>
 800c85a:	4629      	mov	r1, r5
 800c85c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c85e:	1c50      	adds	r0, r2, #1
 800c860:	9019      	str	r0, [sp, #100]	@ 0x64
 800c862:	7852      	ldrb	r2, [r2, #1]
 800c864:	4618      	mov	r0, r3
 800c866:	460d      	mov	r5, r1
 800c868:	e7b1      	b.n	800c7ce <_strtod_l+0x1d6>
 800c86a:	f04f 0900 	mov.w	r9, #0
 800c86e:	2301      	movs	r3, #1
 800c870:	e77d      	b.n	800c76e <_strtod_l+0x176>
 800c872:	f04f 0c00 	mov.w	ip, #0
 800c876:	1ca2      	adds	r2, r4, #2
 800c878:	9219      	str	r2, [sp, #100]	@ 0x64
 800c87a:	78a2      	ldrb	r2, [r4, #2]
 800c87c:	e785      	b.n	800c78a <_strtod_l+0x192>
 800c87e:	f04f 0c01 	mov.w	ip, #1
 800c882:	e7f8      	b.n	800c876 <_strtod_l+0x27e>
 800c884:	0800f548 	.word	0x0800f548
 800c888:	0800f530 	.word	0x0800f530
 800c88c:	7ff00000 	.word	0x7ff00000
 800c890:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c892:	1c51      	adds	r1, r2, #1
 800c894:	9119      	str	r1, [sp, #100]	@ 0x64
 800c896:	7852      	ldrb	r2, [r2, #1]
 800c898:	2a30      	cmp	r2, #48	@ 0x30
 800c89a:	d0f9      	beq.n	800c890 <_strtod_l+0x298>
 800c89c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c8a0:	2908      	cmp	r1, #8
 800c8a2:	f63f af78 	bhi.w	800c796 <_strtod_l+0x19e>
 800c8a6:	3a30      	subs	r2, #48	@ 0x30
 800c8a8:	920e      	str	r2, [sp, #56]	@ 0x38
 800c8aa:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c8ac:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c8ae:	f04f 080a 	mov.w	r8, #10
 800c8b2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c8b4:	1c56      	adds	r6, r2, #1
 800c8b6:	9619      	str	r6, [sp, #100]	@ 0x64
 800c8b8:	7852      	ldrb	r2, [r2, #1]
 800c8ba:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c8be:	f1be 0f09 	cmp.w	lr, #9
 800c8c2:	d939      	bls.n	800c938 <_strtod_l+0x340>
 800c8c4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c8c6:	1a76      	subs	r6, r6, r1
 800c8c8:	2e08      	cmp	r6, #8
 800c8ca:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c8ce:	dc03      	bgt.n	800c8d8 <_strtod_l+0x2e0>
 800c8d0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c8d2:	4588      	cmp	r8, r1
 800c8d4:	bfa8      	it	ge
 800c8d6:	4688      	movge	r8, r1
 800c8d8:	f1bc 0f00 	cmp.w	ip, #0
 800c8dc:	d001      	beq.n	800c8e2 <_strtod_l+0x2ea>
 800c8de:	f1c8 0800 	rsb	r8, r8, #0
 800c8e2:	2d00      	cmp	r5, #0
 800c8e4:	d14e      	bne.n	800c984 <_strtod_l+0x38c>
 800c8e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c8e8:	4308      	orrs	r0, r1
 800c8ea:	f47f aebe 	bne.w	800c66a <_strtod_l+0x72>
 800c8ee:	2b00      	cmp	r3, #0
 800c8f0:	f47f aed6 	bne.w	800c6a0 <_strtod_l+0xa8>
 800c8f4:	2a69      	cmp	r2, #105	@ 0x69
 800c8f6:	d028      	beq.n	800c94a <_strtod_l+0x352>
 800c8f8:	dc25      	bgt.n	800c946 <_strtod_l+0x34e>
 800c8fa:	2a49      	cmp	r2, #73	@ 0x49
 800c8fc:	d025      	beq.n	800c94a <_strtod_l+0x352>
 800c8fe:	2a4e      	cmp	r2, #78	@ 0x4e
 800c900:	f47f aece 	bne.w	800c6a0 <_strtod_l+0xa8>
 800c904:	499b      	ldr	r1, [pc, #620]	@ (800cb74 <_strtod_l+0x57c>)
 800c906:	a819      	add	r0, sp, #100	@ 0x64
 800c908:	f001 fbc6 	bl	800e098 <__match>
 800c90c:	2800      	cmp	r0, #0
 800c90e:	f43f aec7 	beq.w	800c6a0 <_strtod_l+0xa8>
 800c912:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c914:	781b      	ldrb	r3, [r3, #0]
 800c916:	2b28      	cmp	r3, #40	@ 0x28
 800c918:	d12e      	bne.n	800c978 <_strtod_l+0x380>
 800c91a:	4997      	ldr	r1, [pc, #604]	@ (800cb78 <_strtod_l+0x580>)
 800c91c:	aa1c      	add	r2, sp, #112	@ 0x70
 800c91e:	a819      	add	r0, sp, #100	@ 0x64
 800c920:	f001 fbce 	bl	800e0c0 <__hexnan>
 800c924:	2805      	cmp	r0, #5
 800c926:	d127      	bne.n	800c978 <_strtod_l+0x380>
 800c928:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c92a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c92e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c932:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c936:	e698      	b.n	800c66a <_strtod_l+0x72>
 800c938:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800c93a:	fb08 2101 	mla	r1, r8, r1, r2
 800c93e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c942:	920e      	str	r2, [sp, #56]	@ 0x38
 800c944:	e7b5      	b.n	800c8b2 <_strtod_l+0x2ba>
 800c946:	2a6e      	cmp	r2, #110	@ 0x6e
 800c948:	e7da      	b.n	800c900 <_strtod_l+0x308>
 800c94a:	498c      	ldr	r1, [pc, #560]	@ (800cb7c <_strtod_l+0x584>)
 800c94c:	a819      	add	r0, sp, #100	@ 0x64
 800c94e:	f001 fba3 	bl	800e098 <__match>
 800c952:	2800      	cmp	r0, #0
 800c954:	f43f aea4 	beq.w	800c6a0 <_strtod_l+0xa8>
 800c958:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c95a:	4989      	ldr	r1, [pc, #548]	@ (800cb80 <_strtod_l+0x588>)
 800c95c:	3b01      	subs	r3, #1
 800c95e:	a819      	add	r0, sp, #100	@ 0x64
 800c960:	9319      	str	r3, [sp, #100]	@ 0x64
 800c962:	f001 fb99 	bl	800e098 <__match>
 800c966:	b910      	cbnz	r0, 800c96e <_strtod_l+0x376>
 800c968:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c96a:	3301      	adds	r3, #1
 800c96c:	9319      	str	r3, [sp, #100]	@ 0x64
 800c96e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800cb90 <_strtod_l+0x598>
 800c972:	f04f 0a00 	mov.w	sl, #0
 800c976:	e678      	b.n	800c66a <_strtod_l+0x72>
 800c978:	4882      	ldr	r0, [pc, #520]	@ (800cb84 <_strtod_l+0x58c>)
 800c97a:	f001 f8c9 	bl	800db10 <nan>
 800c97e:	ec5b ab10 	vmov	sl, fp, d0
 800c982:	e672      	b.n	800c66a <_strtod_l+0x72>
 800c984:	eba8 0309 	sub.w	r3, r8, r9
 800c988:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800c98a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c98c:	2f00      	cmp	r7, #0
 800c98e:	bf08      	it	eq
 800c990:	462f      	moveq	r7, r5
 800c992:	2d10      	cmp	r5, #16
 800c994:	462c      	mov	r4, r5
 800c996:	bfa8      	it	ge
 800c998:	2410      	movge	r4, #16
 800c99a:	f7f3 fdb3 	bl	8000504 <__aeabi_ui2d>
 800c99e:	2d09      	cmp	r5, #9
 800c9a0:	4682      	mov	sl, r0
 800c9a2:	468b      	mov	fp, r1
 800c9a4:	dc13      	bgt.n	800c9ce <_strtod_l+0x3d6>
 800c9a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	f43f ae5e 	beq.w	800c66a <_strtod_l+0x72>
 800c9ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9b0:	dd78      	ble.n	800caa4 <_strtod_l+0x4ac>
 800c9b2:	2b16      	cmp	r3, #22
 800c9b4:	dc5f      	bgt.n	800ca76 <_strtod_l+0x47e>
 800c9b6:	4974      	ldr	r1, [pc, #464]	@ (800cb88 <_strtod_l+0x590>)
 800c9b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c9bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c9c0:	4652      	mov	r2, sl
 800c9c2:	465b      	mov	r3, fp
 800c9c4:	f7f3 fe18 	bl	80005f8 <__aeabi_dmul>
 800c9c8:	4682      	mov	sl, r0
 800c9ca:	468b      	mov	fp, r1
 800c9cc:	e64d      	b.n	800c66a <_strtod_l+0x72>
 800c9ce:	4b6e      	ldr	r3, [pc, #440]	@ (800cb88 <_strtod_l+0x590>)
 800c9d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c9d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c9d8:	f7f3 fe0e 	bl	80005f8 <__aeabi_dmul>
 800c9dc:	4682      	mov	sl, r0
 800c9de:	9808      	ldr	r0, [sp, #32]
 800c9e0:	468b      	mov	fp, r1
 800c9e2:	f7f3 fd8f 	bl	8000504 <__aeabi_ui2d>
 800c9e6:	4602      	mov	r2, r0
 800c9e8:	460b      	mov	r3, r1
 800c9ea:	4650      	mov	r0, sl
 800c9ec:	4659      	mov	r1, fp
 800c9ee:	f7f3 fc4d 	bl	800028c <__adddf3>
 800c9f2:	2d0f      	cmp	r5, #15
 800c9f4:	4682      	mov	sl, r0
 800c9f6:	468b      	mov	fp, r1
 800c9f8:	ddd5      	ble.n	800c9a6 <_strtod_l+0x3ae>
 800c9fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c9fc:	1b2c      	subs	r4, r5, r4
 800c9fe:	441c      	add	r4, r3
 800ca00:	2c00      	cmp	r4, #0
 800ca02:	f340 8096 	ble.w	800cb32 <_strtod_l+0x53a>
 800ca06:	f014 030f 	ands.w	r3, r4, #15
 800ca0a:	d00a      	beq.n	800ca22 <_strtod_l+0x42a>
 800ca0c:	495e      	ldr	r1, [pc, #376]	@ (800cb88 <_strtod_l+0x590>)
 800ca0e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ca12:	4652      	mov	r2, sl
 800ca14:	465b      	mov	r3, fp
 800ca16:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca1a:	f7f3 fded 	bl	80005f8 <__aeabi_dmul>
 800ca1e:	4682      	mov	sl, r0
 800ca20:	468b      	mov	fp, r1
 800ca22:	f034 040f 	bics.w	r4, r4, #15
 800ca26:	d073      	beq.n	800cb10 <_strtod_l+0x518>
 800ca28:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800ca2c:	dd48      	ble.n	800cac0 <_strtod_l+0x4c8>
 800ca2e:	2400      	movs	r4, #0
 800ca30:	46a0      	mov	r8, r4
 800ca32:	940a      	str	r4, [sp, #40]	@ 0x28
 800ca34:	46a1      	mov	r9, r4
 800ca36:	9a05      	ldr	r2, [sp, #20]
 800ca38:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800cb90 <_strtod_l+0x598>
 800ca3c:	2322      	movs	r3, #34	@ 0x22
 800ca3e:	6013      	str	r3, [r2, #0]
 800ca40:	f04f 0a00 	mov.w	sl, #0
 800ca44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	f43f ae0f 	beq.w	800c66a <_strtod_l+0x72>
 800ca4c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca4e:	9805      	ldr	r0, [sp, #20]
 800ca50:	f7ff f942 	bl	800bcd8 <_Bfree>
 800ca54:	9805      	ldr	r0, [sp, #20]
 800ca56:	4649      	mov	r1, r9
 800ca58:	f7ff f93e 	bl	800bcd8 <_Bfree>
 800ca5c:	9805      	ldr	r0, [sp, #20]
 800ca5e:	4641      	mov	r1, r8
 800ca60:	f7ff f93a 	bl	800bcd8 <_Bfree>
 800ca64:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800ca66:	9805      	ldr	r0, [sp, #20]
 800ca68:	f7ff f936 	bl	800bcd8 <_Bfree>
 800ca6c:	9805      	ldr	r0, [sp, #20]
 800ca6e:	4621      	mov	r1, r4
 800ca70:	f7ff f932 	bl	800bcd8 <_Bfree>
 800ca74:	e5f9      	b.n	800c66a <_strtod_l+0x72>
 800ca76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ca78:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800ca7c:	4293      	cmp	r3, r2
 800ca7e:	dbbc      	blt.n	800c9fa <_strtod_l+0x402>
 800ca80:	4c41      	ldr	r4, [pc, #260]	@ (800cb88 <_strtod_l+0x590>)
 800ca82:	f1c5 050f 	rsb	r5, r5, #15
 800ca86:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800ca8a:	4652      	mov	r2, sl
 800ca8c:	465b      	mov	r3, fp
 800ca8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca92:	f7f3 fdb1 	bl	80005f8 <__aeabi_dmul>
 800ca96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca98:	1b5d      	subs	r5, r3, r5
 800ca9a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800ca9e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800caa2:	e78f      	b.n	800c9c4 <_strtod_l+0x3cc>
 800caa4:	3316      	adds	r3, #22
 800caa6:	dba8      	blt.n	800c9fa <_strtod_l+0x402>
 800caa8:	4b37      	ldr	r3, [pc, #220]	@ (800cb88 <_strtod_l+0x590>)
 800caaa:	eba9 0808 	sub.w	r8, r9, r8
 800caae:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800cab2:	e9d8 2300 	ldrd	r2, r3, [r8]
 800cab6:	4650      	mov	r0, sl
 800cab8:	4659      	mov	r1, fp
 800caba:	f7f3 fec7 	bl	800084c <__aeabi_ddiv>
 800cabe:	e783      	b.n	800c9c8 <_strtod_l+0x3d0>
 800cac0:	4b32      	ldr	r3, [pc, #200]	@ (800cb8c <_strtod_l+0x594>)
 800cac2:	9308      	str	r3, [sp, #32]
 800cac4:	2300      	movs	r3, #0
 800cac6:	1124      	asrs	r4, r4, #4
 800cac8:	4650      	mov	r0, sl
 800caca:	4659      	mov	r1, fp
 800cacc:	461e      	mov	r6, r3
 800cace:	2c01      	cmp	r4, #1
 800cad0:	dc21      	bgt.n	800cb16 <_strtod_l+0x51e>
 800cad2:	b10b      	cbz	r3, 800cad8 <_strtod_l+0x4e0>
 800cad4:	4682      	mov	sl, r0
 800cad6:	468b      	mov	fp, r1
 800cad8:	492c      	ldr	r1, [pc, #176]	@ (800cb8c <_strtod_l+0x594>)
 800cada:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800cade:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800cae2:	4652      	mov	r2, sl
 800cae4:	465b      	mov	r3, fp
 800cae6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800caea:	f7f3 fd85 	bl	80005f8 <__aeabi_dmul>
 800caee:	4b28      	ldr	r3, [pc, #160]	@ (800cb90 <_strtod_l+0x598>)
 800caf0:	460a      	mov	r2, r1
 800caf2:	400b      	ands	r3, r1
 800caf4:	4927      	ldr	r1, [pc, #156]	@ (800cb94 <_strtod_l+0x59c>)
 800caf6:	428b      	cmp	r3, r1
 800caf8:	4682      	mov	sl, r0
 800cafa:	d898      	bhi.n	800ca2e <_strtod_l+0x436>
 800cafc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800cb00:	428b      	cmp	r3, r1
 800cb02:	bf86      	itte	hi
 800cb04:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800cb98 <_strtod_l+0x5a0>
 800cb08:	f04f 3aff 	movhi.w	sl, #4294967295
 800cb0c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800cb10:	2300      	movs	r3, #0
 800cb12:	9308      	str	r3, [sp, #32]
 800cb14:	e07a      	b.n	800cc0c <_strtod_l+0x614>
 800cb16:	07e2      	lsls	r2, r4, #31
 800cb18:	d505      	bpl.n	800cb26 <_strtod_l+0x52e>
 800cb1a:	9b08      	ldr	r3, [sp, #32]
 800cb1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb20:	f7f3 fd6a 	bl	80005f8 <__aeabi_dmul>
 800cb24:	2301      	movs	r3, #1
 800cb26:	9a08      	ldr	r2, [sp, #32]
 800cb28:	3208      	adds	r2, #8
 800cb2a:	3601      	adds	r6, #1
 800cb2c:	1064      	asrs	r4, r4, #1
 800cb2e:	9208      	str	r2, [sp, #32]
 800cb30:	e7cd      	b.n	800cace <_strtod_l+0x4d6>
 800cb32:	d0ed      	beq.n	800cb10 <_strtod_l+0x518>
 800cb34:	4264      	negs	r4, r4
 800cb36:	f014 020f 	ands.w	r2, r4, #15
 800cb3a:	d00a      	beq.n	800cb52 <_strtod_l+0x55a>
 800cb3c:	4b12      	ldr	r3, [pc, #72]	@ (800cb88 <_strtod_l+0x590>)
 800cb3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cb42:	4650      	mov	r0, sl
 800cb44:	4659      	mov	r1, fp
 800cb46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb4a:	f7f3 fe7f 	bl	800084c <__aeabi_ddiv>
 800cb4e:	4682      	mov	sl, r0
 800cb50:	468b      	mov	fp, r1
 800cb52:	1124      	asrs	r4, r4, #4
 800cb54:	d0dc      	beq.n	800cb10 <_strtod_l+0x518>
 800cb56:	2c1f      	cmp	r4, #31
 800cb58:	dd20      	ble.n	800cb9c <_strtod_l+0x5a4>
 800cb5a:	2400      	movs	r4, #0
 800cb5c:	46a0      	mov	r8, r4
 800cb5e:	940a      	str	r4, [sp, #40]	@ 0x28
 800cb60:	46a1      	mov	r9, r4
 800cb62:	9a05      	ldr	r2, [sp, #20]
 800cb64:	2322      	movs	r3, #34	@ 0x22
 800cb66:	f04f 0a00 	mov.w	sl, #0
 800cb6a:	f04f 0b00 	mov.w	fp, #0
 800cb6e:	6013      	str	r3, [r2, #0]
 800cb70:	e768      	b.n	800ca44 <_strtod_l+0x44c>
 800cb72:	bf00      	nop
 800cb74:	0800f321 	.word	0x0800f321
 800cb78:	0800f534 	.word	0x0800f534
 800cb7c:	0800f319 	.word	0x0800f319
 800cb80:	0800f350 	.word	0x0800f350
 800cb84:	0800f6dd 	.word	0x0800f6dd
 800cb88:	0800f468 	.word	0x0800f468
 800cb8c:	0800f440 	.word	0x0800f440
 800cb90:	7ff00000 	.word	0x7ff00000
 800cb94:	7ca00000 	.word	0x7ca00000
 800cb98:	7fefffff 	.word	0x7fefffff
 800cb9c:	f014 0310 	ands.w	r3, r4, #16
 800cba0:	bf18      	it	ne
 800cba2:	236a      	movne	r3, #106	@ 0x6a
 800cba4:	4ea9      	ldr	r6, [pc, #676]	@ (800ce4c <_strtod_l+0x854>)
 800cba6:	9308      	str	r3, [sp, #32]
 800cba8:	4650      	mov	r0, sl
 800cbaa:	4659      	mov	r1, fp
 800cbac:	2300      	movs	r3, #0
 800cbae:	07e2      	lsls	r2, r4, #31
 800cbb0:	d504      	bpl.n	800cbbc <_strtod_l+0x5c4>
 800cbb2:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cbb6:	f7f3 fd1f 	bl	80005f8 <__aeabi_dmul>
 800cbba:	2301      	movs	r3, #1
 800cbbc:	1064      	asrs	r4, r4, #1
 800cbbe:	f106 0608 	add.w	r6, r6, #8
 800cbc2:	d1f4      	bne.n	800cbae <_strtod_l+0x5b6>
 800cbc4:	b10b      	cbz	r3, 800cbca <_strtod_l+0x5d2>
 800cbc6:	4682      	mov	sl, r0
 800cbc8:	468b      	mov	fp, r1
 800cbca:	9b08      	ldr	r3, [sp, #32]
 800cbcc:	b1b3      	cbz	r3, 800cbfc <_strtod_l+0x604>
 800cbce:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800cbd2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	4659      	mov	r1, fp
 800cbda:	dd0f      	ble.n	800cbfc <_strtod_l+0x604>
 800cbdc:	2b1f      	cmp	r3, #31
 800cbde:	dd55      	ble.n	800cc8c <_strtod_l+0x694>
 800cbe0:	2b34      	cmp	r3, #52	@ 0x34
 800cbe2:	bfde      	ittt	le
 800cbe4:	f04f 33ff 	movle.w	r3, #4294967295
 800cbe8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800cbec:	4093      	lslle	r3, r2
 800cbee:	f04f 0a00 	mov.w	sl, #0
 800cbf2:	bfcc      	ite	gt
 800cbf4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800cbf8:	ea03 0b01 	andle.w	fp, r3, r1
 800cbfc:	2200      	movs	r2, #0
 800cbfe:	2300      	movs	r3, #0
 800cc00:	4650      	mov	r0, sl
 800cc02:	4659      	mov	r1, fp
 800cc04:	f7f3 ff60 	bl	8000ac8 <__aeabi_dcmpeq>
 800cc08:	2800      	cmp	r0, #0
 800cc0a:	d1a6      	bne.n	800cb5a <_strtod_l+0x562>
 800cc0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc0e:	9300      	str	r3, [sp, #0]
 800cc10:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800cc12:	9805      	ldr	r0, [sp, #20]
 800cc14:	462b      	mov	r3, r5
 800cc16:	463a      	mov	r2, r7
 800cc18:	f7ff f8c6 	bl	800bda8 <__s2b>
 800cc1c:	900a      	str	r0, [sp, #40]	@ 0x28
 800cc1e:	2800      	cmp	r0, #0
 800cc20:	f43f af05 	beq.w	800ca2e <_strtod_l+0x436>
 800cc24:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cc26:	2a00      	cmp	r2, #0
 800cc28:	eba9 0308 	sub.w	r3, r9, r8
 800cc2c:	bfa8      	it	ge
 800cc2e:	2300      	movge	r3, #0
 800cc30:	9312      	str	r3, [sp, #72]	@ 0x48
 800cc32:	2400      	movs	r4, #0
 800cc34:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800cc38:	9316      	str	r3, [sp, #88]	@ 0x58
 800cc3a:	46a0      	mov	r8, r4
 800cc3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc3e:	9805      	ldr	r0, [sp, #20]
 800cc40:	6859      	ldr	r1, [r3, #4]
 800cc42:	f7ff f809 	bl	800bc58 <_Balloc>
 800cc46:	4681      	mov	r9, r0
 800cc48:	2800      	cmp	r0, #0
 800cc4a:	f43f aef4 	beq.w	800ca36 <_strtod_l+0x43e>
 800cc4e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc50:	691a      	ldr	r2, [r3, #16]
 800cc52:	3202      	adds	r2, #2
 800cc54:	f103 010c 	add.w	r1, r3, #12
 800cc58:	0092      	lsls	r2, r2, #2
 800cc5a:	300c      	adds	r0, #12
 800cc5c:	f000 ff48 	bl	800daf0 <memcpy>
 800cc60:	ec4b ab10 	vmov	d0, sl, fp
 800cc64:	9805      	ldr	r0, [sp, #20]
 800cc66:	aa1c      	add	r2, sp, #112	@ 0x70
 800cc68:	a91b      	add	r1, sp, #108	@ 0x6c
 800cc6a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800cc6e:	f7ff fbd7 	bl	800c420 <__d2b>
 800cc72:	901a      	str	r0, [sp, #104]	@ 0x68
 800cc74:	2800      	cmp	r0, #0
 800cc76:	f43f aede 	beq.w	800ca36 <_strtod_l+0x43e>
 800cc7a:	9805      	ldr	r0, [sp, #20]
 800cc7c:	2101      	movs	r1, #1
 800cc7e:	f7ff f929 	bl	800bed4 <__i2b>
 800cc82:	4680      	mov	r8, r0
 800cc84:	b948      	cbnz	r0, 800cc9a <_strtod_l+0x6a2>
 800cc86:	f04f 0800 	mov.w	r8, #0
 800cc8a:	e6d4      	b.n	800ca36 <_strtod_l+0x43e>
 800cc8c:	f04f 32ff 	mov.w	r2, #4294967295
 800cc90:	fa02 f303 	lsl.w	r3, r2, r3
 800cc94:	ea03 0a0a 	and.w	sl, r3, sl
 800cc98:	e7b0      	b.n	800cbfc <_strtod_l+0x604>
 800cc9a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800cc9c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800cc9e:	2d00      	cmp	r5, #0
 800cca0:	bfab      	itete	ge
 800cca2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800cca4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800cca6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800cca8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800ccaa:	bfac      	ite	ge
 800ccac:	18ef      	addge	r7, r5, r3
 800ccae:	1b5e      	sublt	r6, r3, r5
 800ccb0:	9b08      	ldr	r3, [sp, #32]
 800ccb2:	1aed      	subs	r5, r5, r3
 800ccb4:	4415      	add	r5, r2
 800ccb6:	4b66      	ldr	r3, [pc, #408]	@ (800ce50 <_strtod_l+0x858>)
 800ccb8:	3d01      	subs	r5, #1
 800ccba:	429d      	cmp	r5, r3
 800ccbc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ccc0:	da50      	bge.n	800cd64 <_strtod_l+0x76c>
 800ccc2:	1b5b      	subs	r3, r3, r5
 800ccc4:	2b1f      	cmp	r3, #31
 800ccc6:	eba2 0203 	sub.w	r2, r2, r3
 800ccca:	f04f 0101 	mov.w	r1, #1
 800ccce:	dc3d      	bgt.n	800cd4c <_strtod_l+0x754>
 800ccd0:	fa01 f303 	lsl.w	r3, r1, r3
 800ccd4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ccd6:	2300      	movs	r3, #0
 800ccd8:	9310      	str	r3, [sp, #64]	@ 0x40
 800ccda:	18bd      	adds	r5, r7, r2
 800ccdc:	9b08      	ldr	r3, [sp, #32]
 800ccde:	42af      	cmp	r7, r5
 800cce0:	4416      	add	r6, r2
 800cce2:	441e      	add	r6, r3
 800cce4:	463b      	mov	r3, r7
 800cce6:	bfa8      	it	ge
 800cce8:	462b      	movge	r3, r5
 800ccea:	42b3      	cmp	r3, r6
 800ccec:	bfa8      	it	ge
 800ccee:	4633      	movge	r3, r6
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	bfc2      	ittt	gt
 800ccf4:	1aed      	subgt	r5, r5, r3
 800ccf6:	1af6      	subgt	r6, r6, r3
 800ccf8:	1aff      	subgt	r7, r7, r3
 800ccfa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	dd16      	ble.n	800cd2e <_strtod_l+0x736>
 800cd00:	4641      	mov	r1, r8
 800cd02:	9805      	ldr	r0, [sp, #20]
 800cd04:	461a      	mov	r2, r3
 800cd06:	f7ff f9a5 	bl	800c054 <__pow5mult>
 800cd0a:	4680      	mov	r8, r0
 800cd0c:	2800      	cmp	r0, #0
 800cd0e:	d0ba      	beq.n	800cc86 <_strtod_l+0x68e>
 800cd10:	4601      	mov	r1, r0
 800cd12:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800cd14:	9805      	ldr	r0, [sp, #20]
 800cd16:	f7ff f8f3 	bl	800bf00 <__multiply>
 800cd1a:	900e      	str	r0, [sp, #56]	@ 0x38
 800cd1c:	2800      	cmp	r0, #0
 800cd1e:	f43f ae8a 	beq.w	800ca36 <_strtod_l+0x43e>
 800cd22:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cd24:	9805      	ldr	r0, [sp, #20]
 800cd26:	f7fe ffd7 	bl	800bcd8 <_Bfree>
 800cd2a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd2c:	931a      	str	r3, [sp, #104]	@ 0x68
 800cd2e:	2d00      	cmp	r5, #0
 800cd30:	dc1d      	bgt.n	800cd6e <_strtod_l+0x776>
 800cd32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	dd23      	ble.n	800cd80 <_strtod_l+0x788>
 800cd38:	4649      	mov	r1, r9
 800cd3a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800cd3c:	9805      	ldr	r0, [sp, #20]
 800cd3e:	f7ff f989 	bl	800c054 <__pow5mult>
 800cd42:	4681      	mov	r9, r0
 800cd44:	b9e0      	cbnz	r0, 800cd80 <_strtod_l+0x788>
 800cd46:	f04f 0900 	mov.w	r9, #0
 800cd4a:	e674      	b.n	800ca36 <_strtod_l+0x43e>
 800cd4c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800cd50:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800cd54:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800cd58:	35e2      	adds	r5, #226	@ 0xe2
 800cd5a:	fa01 f305 	lsl.w	r3, r1, r5
 800cd5e:	9310      	str	r3, [sp, #64]	@ 0x40
 800cd60:	9113      	str	r1, [sp, #76]	@ 0x4c
 800cd62:	e7ba      	b.n	800ccda <_strtod_l+0x6e2>
 800cd64:	2300      	movs	r3, #0
 800cd66:	9310      	str	r3, [sp, #64]	@ 0x40
 800cd68:	2301      	movs	r3, #1
 800cd6a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800cd6c:	e7b5      	b.n	800ccda <_strtod_l+0x6e2>
 800cd6e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cd70:	9805      	ldr	r0, [sp, #20]
 800cd72:	462a      	mov	r2, r5
 800cd74:	f7ff f9c8 	bl	800c108 <__lshift>
 800cd78:	901a      	str	r0, [sp, #104]	@ 0x68
 800cd7a:	2800      	cmp	r0, #0
 800cd7c:	d1d9      	bne.n	800cd32 <_strtod_l+0x73a>
 800cd7e:	e65a      	b.n	800ca36 <_strtod_l+0x43e>
 800cd80:	2e00      	cmp	r6, #0
 800cd82:	dd07      	ble.n	800cd94 <_strtod_l+0x79c>
 800cd84:	4649      	mov	r1, r9
 800cd86:	9805      	ldr	r0, [sp, #20]
 800cd88:	4632      	mov	r2, r6
 800cd8a:	f7ff f9bd 	bl	800c108 <__lshift>
 800cd8e:	4681      	mov	r9, r0
 800cd90:	2800      	cmp	r0, #0
 800cd92:	d0d8      	beq.n	800cd46 <_strtod_l+0x74e>
 800cd94:	2f00      	cmp	r7, #0
 800cd96:	dd08      	ble.n	800cdaa <_strtod_l+0x7b2>
 800cd98:	4641      	mov	r1, r8
 800cd9a:	9805      	ldr	r0, [sp, #20]
 800cd9c:	463a      	mov	r2, r7
 800cd9e:	f7ff f9b3 	bl	800c108 <__lshift>
 800cda2:	4680      	mov	r8, r0
 800cda4:	2800      	cmp	r0, #0
 800cda6:	f43f ae46 	beq.w	800ca36 <_strtod_l+0x43e>
 800cdaa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cdac:	9805      	ldr	r0, [sp, #20]
 800cdae:	464a      	mov	r2, r9
 800cdb0:	f7ff fa32 	bl	800c218 <__mdiff>
 800cdb4:	4604      	mov	r4, r0
 800cdb6:	2800      	cmp	r0, #0
 800cdb8:	f43f ae3d 	beq.w	800ca36 <_strtod_l+0x43e>
 800cdbc:	68c3      	ldr	r3, [r0, #12]
 800cdbe:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	60c3      	str	r3, [r0, #12]
 800cdc4:	4641      	mov	r1, r8
 800cdc6:	f7ff fa0b 	bl	800c1e0 <__mcmp>
 800cdca:	2800      	cmp	r0, #0
 800cdcc:	da46      	bge.n	800ce5c <_strtod_l+0x864>
 800cdce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cdd0:	ea53 030a 	orrs.w	r3, r3, sl
 800cdd4:	d16c      	bne.n	800ceb0 <_strtod_l+0x8b8>
 800cdd6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d168      	bne.n	800ceb0 <_strtod_l+0x8b8>
 800cdde:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cde2:	0d1b      	lsrs	r3, r3, #20
 800cde4:	051b      	lsls	r3, r3, #20
 800cde6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cdea:	d961      	bls.n	800ceb0 <_strtod_l+0x8b8>
 800cdec:	6963      	ldr	r3, [r4, #20]
 800cdee:	b913      	cbnz	r3, 800cdf6 <_strtod_l+0x7fe>
 800cdf0:	6923      	ldr	r3, [r4, #16]
 800cdf2:	2b01      	cmp	r3, #1
 800cdf4:	dd5c      	ble.n	800ceb0 <_strtod_l+0x8b8>
 800cdf6:	4621      	mov	r1, r4
 800cdf8:	2201      	movs	r2, #1
 800cdfa:	9805      	ldr	r0, [sp, #20]
 800cdfc:	f7ff f984 	bl	800c108 <__lshift>
 800ce00:	4641      	mov	r1, r8
 800ce02:	4604      	mov	r4, r0
 800ce04:	f7ff f9ec 	bl	800c1e0 <__mcmp>
 800ce08:	2800      	cmp	r0, #0
 800ce0a:	dd51      	ble.n	800ceb0 <_strtod_l+0x8b8>
 800ce0c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ce10:	9a08      	ldr	r2, [sp, #32]
 800ce12:	0d1b      	lsrs	r3, r3, #20
 800ce14:	051b      	lsls	r3, r3, #20
 800ce16:	2a00      	cmp	r2, #0
 800ce18:	d06b      	beq.n	800cef2 <_strtod_l+0x8fa>
 800ce1a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ce1e:	d868      	bhi.n	800cef2 <_strtod_l+0x8fa>
 800ce20:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ce24:	f67f ae9d 	bls.w	800cb62 <_strtod_l+0x56a>
 800ce28:	4b0a      	ldr	r3, [pc, #40]	@ (800ce54 <_strtod_l+0x85c>)
 800ce2a:	4650      	mov	r0, sl
 800ce2c:	4659      	mov	r1, fp
 800ce2e:	2200      	movs	r2, #0
 800ce30:	f7f3 fbe2 	bl	80005f8 <__aeabi_dmul>
 800ce34:	4b08      	ldr	r3, [pc, #32]	@ (800ce58 <_strtod_l+0x860>)
 800ce36:	400b      	ands	r3, r1
 800ce38:	4682      	mov	sl, r0
 800ce3a:	468b      	mov	fp, r1
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	f47f ae05 	bne.w	800ca4c <_strtod_l+0x454>
 800ce42:	9a05      	ldr	r2, [sp, #20]
 800ce44:	2322      	movs	r3, #34	@ 0x22
 800ce46:	6013      	str	r3, [r2, #0]
 800ce48:	e600      	b.n	800ca4c <_strtod_l+0x454>
 800ce4a:	bf00      	nop
 800ce4c:	0800f560 	.word	0x0800f560
 800ce50:	fffffc02 	.word	0xfffffc02
 800ce54:	39500000 	.word	0x39500000
 800ce58:	7ff00000 	.word	0x7ff00000
 800ce5c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800ce60:	d165      	bne.n	800cf2e <_strtod_l+0x936>
 800ce62:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ce64:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ce68:	b35a      	cbz	r2, 800cec2 <_strtod_l+0x8ca>
 800ce6a:	4a9f      	ldr	r2, [pc, #636]	@ (800d0e8 <_strtod_l+0xaf0>)
 800ce6c:	4293      	cmp	r3, r2
 800ce6e:	d12b      	bne.n	800cec8 <_strtod_l+0x8d0>
 800ce70:	9b08      	ldr	r3, [sp, #32]
 800ce72:	4651      	mov	r1, sl
 800ce74:	b303      	cbz	r3, 800ceb8 <_strtod_l+0x8c0>
 800ce76:	4b9d      	ldr	r3, [pc, #628]	@ (800d0ec <_strtod_l+0xaf4>)
 800ce78:	465a      	mov	r2, fp
 800ce7a:	4013      	ands	r3, r2
 800ce7c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800ce80:	f04f 32ff 	mov.w	r2, #4294967295
 800ce84:	d81b      	bhi.n	800cebe <_strtod_l+0x8c6>
 800ce86:	0d1b      	lsrs	r3, r3, #20
 800ce88:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ce8c:	fa02 f303 	lsl.w	r3, r2, r3
 800ce90:	4299      	cmp	r1, r3
 800ce92:	d119      	bne.n	800cec8 <_strtod_l+0x8d0>
 800ce94:	4b96      	ldr	r3, [pc, #600]	@ (800d0f0 <_strtod_l+0xaf8>)
 800ce96:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ce98:	429a      	cmp	r2, r3
 800ce9a:	d102      	bne.n	800cea2 <_strtod_l+0x8aa>
 800ce9c:	3101      	adds	r1, #1
 800ce9e:	f43f adca 	beq.w	800ca36 <_strtod_l+0x43e>
 800cea2:	4b92      	ldr	r3, [pc, #584]	@ (800d0ec <_strtod_l+0xaf4>)
 800cea4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cea6:	401a      	ands	r2, r3
 800cea8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800ceac:	f04f 0a00 	mov.w	sl, #0
 800ceb0:	9b08      	ldr	r3, [sp, #32]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d1b8      	bne.n	800ce28 <_strtod_l+0x830>
 800ceb6:	e5c9      	b.n	800ca4c <_strtod_l+0x454>
 800ceb8:	f04f 33ff 	mov.w	r3, #4294967295
 800cebc:	e7e8      	b.n	800ce90 <_strtod_l+0x898>
 800cebe:	4613      	mov	r3, r2
 800cec0:	e7e6      	b.n	800ce90 <_strtod_l+0x898>
 800cec2:	ea53 030a 	orrs.w	r3, r3, sl
 800cec6:	d0a1      	beq.n	800ce0c <_strtod_l+0x814>
 800cec8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ceca:	b1db      	cbz	r3, 800cf04 <_strtod_l+0x90c>
 800cecc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cece:	4213      	tst	r3, r2
 800ced0:	d0ee      	beq.n	800ceb0 <_strtod_l+0x8b8>
 800ced2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ced4:	9a08      	ldr	r2, [sp, #32]
 800ced6:	4650      	mov	r0, sl
 800ced8:	4659      	mov	r1, fp
 800ceda:	b1bb      	cbz	r3, 800cf0c <_strtod_l+0x914>
 800cedc:	f7ff fb6e 	bl	800c5bc <sulp>
 800cee0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cee4:	ec53 2b10 	vmov	r2, r3, d0
 800cee8:	f7f3 f9d0 	bl	800028c <__adddf3>
 800ceec:	4682      	mov	sl, r0
 800ceee:	468b      	mov	fp, r1
 800cef0:	e7de      	b.n	800ceb0 <_strtod_l+0x8b8>
 800cef2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cef6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cefa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cefe:	f04f 3aff 	mov.w	sl, #4294967295
 800cf02:	e7d5      	b.n	800ceb0 <_strtod_l+0x8b8>
 800cf04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cf06:	ea13 0f0a 	tst.w	r3, sl
 800cf0a:	e7e1      	b.n	800ced0 <_strtod_l+0x8d8>
 800cf0c:	f7ff fb56 	bl	800c5bc <sulp>
 800cf10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cf14:	ec53 2b10 	vmov	r2, r3, d0
 800cf18:	f7f3 f9b6 	bl	8000288 <__aeabi_dsub>
 800cf1c:	2200      	movs	r2, #0
 800cf1e:	2300      	movs	r3, #0
 800cf20:	4682      	mov	sl, r0
 800cf22:	468b      	mov	fp, r1
 800cf24:	f7f3 fdd0 	bl	8000ac8 <__aeabi_dcmpeq>
 800cf28:	2800      	cmp	r0, #0
 800cf2a:	d0c1      	beq.n	800ceb0 <_strtod_l+0x8b8>
 800cf2c:	e619      	b.n	800cb62 <_strtod_l+0x56a>
 800cf2e:	4641      	mov	r1, r8
 800cf30:	4620      	mov	r0, r4
 800cf32:	f7ff facd 	bl	800c4d0 <__ratio>
 800cf36:	ec57 6b10 	vmov	r6, r7, d0
 800cf3a:	2200      	movs	r2, #0
 800cf3c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cf40:	4630      	mov	r0, r6
 800cf42:	4639      	mov	r1, r7
 800cf44:	f7f3 fdd4 	bl	8000af0 <__aeabi_dcmple>
 800cf48:	2800      	cmp	r0, #0
 800cf4a:	d06f      	beq.n	800d02c <_strtod_l+0xa34>
 800cf4c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d17a      	bne.n	800d048 <_strtod_l+0xa50>
 800cf52:	f1ba 0f00 	cmp.w	sl, #0
 800cf56:	d158      	bne.n	800d00a <_strtod_l+0xa12>
 800cf58:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf5a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d15a      	bne.n	800d018 <_strtod_l+0xa20>
 800cf62:	4b64      	ldr	r3, [pc, #400]	@ (800d0f4 <_strtod_l+0xafc>)
 800cf64:	2200      	movs	r2, #0
 800cf66:	4630      	mov	r0, r6
 800cf68:	4639      	mov	r1, r7
 800cf6a:	f7f3 fdb7 	bl	8000adc <__aeabi_dcmplt>
 800cf6e:	2800      	cmp	r0, #0
 800cf70:	d159      	bne.n	800d026 <_strtod_l+0xa2e>
 800cf72:	4630      	mov	r0, r6
 800cf74:	4639      	mov	r1, r7
 800cf76:	4b60      	ldr	r3, [pc, #384]	@ (800d0f8 <_strtod_l+0xb00>)
 800cf78:	2200      	movs	r2, #0
 800cf7a:	f7f3 fb3d 	bl	80005f8 <__aeabi_dmul>
 800cf7e:	4606      	mov	r6, r0
 800cf80:	460f      	mov	r7, r1
 800cf82:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cf86:	9606      	str	r6, [sp, #24]
 800cf88:	9307      	str	r3, [sp, #28]
 800cf8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cf8e:	4d57      	ldr	r5, [pc, #348]	@ (800d0ec <_strtod_l+0xaf4>)
 800cf90:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cf94:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf96:	401d      	ands	r5, r3
 800cf98:	4b58      	ldr	r3, [pc, #352]	@ (800d0fc <_strtod_l+0xb04>)
 800cf9a:	429d      	cmp	r5, r3
 800cf9c:	f040 80b2 	bne.w	800d104 <_strtod_l+0xb0c>
 800cfa0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cfa2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800cfa6:	ec4b ab10 	vmov	d0, sl, fp
 800cfaa:	f7ff f9c9 	bl	800c340 <__ulp>
 800cfae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cfb2:	ec51 0b10 	vmov	r0, r1, d0
 800cfb6:	f7f3 fb1f 	bl	80005f8 <__aeabi_dmul>
 800cfba:	4652      	mov	r2, sl
 800cfbc:	465b      	mov	r3, fp
 800cfbe:	f7f3 f965 	bl	800028c <__adddf3>
 800cfc2:	460b      	mov	r3, r1
 800cfc4:	4949      	ldr	r1, [pc, #292]	@ (800d0ec <_strtod_l+0xaf4>)
 800cfc6:	4a4e      	ldr	r2, [pc, #312]	@ (800d100 <_strtod_l+0xb08>)
 800cfc8:	4019      	ands	r1, r3
 800cfca:	4291      	cmp	r1, r2
 800cfcc:	4682      	mov	sl, r0
 800cfce:	d942      	bls.n	800d056 <_strtod_l+0xa5e>
 800cfd0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cfd2:	4b47      	ldr	r3, [pc, #284]	@ (800d0f0 <_strtod_l+0xaf8>)
 800cfd4:	429a      	cmp	r2, r3
 800cfd6:	d103      	bne.n	800cfe0 <_strtod_l+0x9e8>
 800cfd8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cfda:	3301      	adds	r3, #1
 800cfdc:	f43f ad2b 	beq.w	800ca36 <_strtod_l+0x43e>
 800cfe0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800d0f0 <_strtod_l+0xaf8>
 800cfe4:	f04f 3aff 	mov.w	sl, #4294967295
 800cfe8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cfea:	9805      	ldr	r0, [sp, #20]
 800cfec:	f7fe fe74 	bl	800bcd8 <_Bfree>
 800cff0:	9805      	ldr	r0, [sp, #20]
 800cff2:	4649      	mov	r1, r9
 800cff4:	f7fe fe70 	bl	800bcd8 <_Bfree>
 800cff8:	9805      	ldr	r0, [sp, #20]
 800cffa:	4641      	mov	r1, r8
 800cffc:	f7fe fe6c 	bl	800bcd8 <_Bfree>
 800d000:	9805      	ldr	r0, [sp, #20]
 800d002:	4621      	mov	r1, r4
 800d004:	f7fe fe68 	bl	800bcd8 <_Bfree>
 800d008:	e618      	b.n	800cc3c <_strtod_l+0x644>
 800d00a:	f1ba 0f01 	cmp.w	sl, #1
 800d00e:	d103      	bne.n	800d018 <_strtod_l+0xa20>
 800d010:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d012:	2b00      	cmp	r3, #0
 800d014:	f43f ada5 	beq.w	800cb62 <_strtod_l+0x56a>
 800d018:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800d0c8 <_strtod_l+0xad0>
 800d01c:	4f35      	ldr	r7, [pc, #212]	@ (800d0f4 <_strtod_l+0xafc>)
 800d01e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d022:	2600      	movs	r6, #0
 800d024:	e7b1      	b.n	800cf8a <_strtod_l+0x992>
 800d026:	4f34      	ldr	r7, [pc, #208]	@ (800d0f8 <_strtod_l+0xb00>)
 800d028:	2600      	movs	r6, #0
 800d02a:	e7aa      	b.n	800cf82 <_strtod_l+0x98a>
 800d02c:	4b32      	ldr	r3, [pc, #200]	@ (800d0f8 <_strtod_l+0xb00>)
 800d02e:	4630      	mov	r0, r6
 800d030:	4639      	mov	r1, r7
 800d032:	2200      	movs	r2, #0
 800d034:	f7f3 fae0 	bl	80005f8 <__aeabi_dmul>
 800d038:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d03a:	4606      	mov	r6, r0
 800d03c:	460f      	mov	r7, r1
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d09f      	beq.n	800cf82 <_strtod_l+0x98a>
 800d042:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800d046:	e7a0      	b.n	800cf8a <_strtod_l+0x992>
 800d048:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800d0d0 <_strtod_l+0xad8>
 800d04c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d050:	ec57 6b17 	vmov	r6, r7, d7
 800d054:	e799      	b.n	800cf8a <_strtod_l+0x992>
 800d056:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800d05a:	9b08      	ldr	r3, [sp, #32]
 800d05c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800d060:	2b00      	cmp	r3, #0
 800d062:	d1c1      	bne.n	800cfe8 <_strtod_l+0x9f0>
 800d064:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d068:	0d1b      	lsrs	r3, r3, #20
 800d06a:	051b      	lsls	r3, r3, #20
 800d06c:	429d      	cmp	r5, r3
 800d06e:	d1bb      	bne.n	800cfe8 <_strtod_l+0x9f0>
 800d070:	4630      	mov	r0, r6
 800d072:	4639      	mov	r1, r7
 800d074:	f7f3 fe08 	bl	8000c88 <__aeabi_d2lz>
 800d078:	f7f3 fa90 	bl	800059c <__aeabi_l2d>
 800d07c:	4602      	mov	r2, r0
 800d07e:	460b      	mov	r3, r1
 800d080:	4630      	mov	r0, r6
 800d082:	4639      	mov	r1, r7
 800d084:	f7f3 f900 	bl	8000288 <__aeabi_dsub>
 800d088:	460b      	mov	r3, r1
 800d08a:	4602      	mov	r2, r0
 800d08c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d090:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800d094:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d096:	ea46 060a 	orr.w	r6, r6, sl
 800d09a:	431e      	orrs	r6, r3
 800d09c:	d06f      	beq.n	800d17e <_strtod_l+0xb86>
 800d09e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d0d8 <_strtod_l+0xae0>)
 800d0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0a4:	f7f3 fd1a 	bl	8000adc <__aeabi_dcmplt>
 800d0a8:	2800      	cmp	r0, #0
 800d0aa:	f47f accf 	bne.w	800ca4c <_strtod_l+0x454>
 800d0ae:	a30c      	add	r3, pc, #48	@ (adr r3, 800d0e0 <_strtod_l+0xae8>)
 800d0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d0b8:	f7f3 fd2e 	bl	8000b18 <__aeabi_dcmpgt>
 800d0bc:	2800      	cmp	r0, #0
 800d0be:	d093      	beq.n	800cfe8 <_strtod_l+0x9f0>
 800d0c0:	e4c4      	b.n	800ca4c <_strtod_l+0x454>
 800d0c2:	bf00      	nop
 800d0c4:	f3af 8000 	nop.w
 800d0c8:	00000000 	.word	0x00000000
 800d0cc:	bff00000 	.word	0xbff00000
 800d0d0:	00000000 	.word	0x00000000
 800d0d4:	3ff00000 	.word	0x3ff00000
 800d0d8:	94a03595 	.word	0x94a03595
 800d0dc:	3fdfffff 	.word	0x3fdfffff
 800d0e0:	35afe535 	.word	0x35afe535
 800d0e4:	3fe00000 	.word	0x3fe00000
 800d0e8:	000fffff 	.word	0x000fffff
 800d0ec:	7ff00000 	.word	0x7ff00000
 800d0f0:	7fefffff 	.word	0x7fefffff
 800d0f4:	3ff00000 	.word	0x3ff00000
 800d0f8:	3fe00000 	.word	0x3fe00000
 800d0fc:	7fe00000 	.word	0x7fe00000
 800d100:	7c9fffff 	.word	0x7c9fffff
 800d104:	9b08      	ldr	r3, [sp, #32]
 800d106:	b323      	cbz	r3, 800d152 <_strtod_l+0xb5a>
 800d108:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800d10c:	d821      	bhi.n	800d152 <_strtod_l+0xb5a>
 800d10e:	a328      	add	r3, pc, #160	@ (adr r3, 800d1b0 <_strtod_l+0xbb8>)
 800d110:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d114:	4630      	mov	r0, r6
 800d116:	4639      	mov	r1, r7
 800d118:	f7f3 fcea 	bl	8000af0 <__aeabi_dcmple>
 800d11c:	b1a0      	cbz	r0, 800d148 <_strtod_l+0xb50>
 800d11e:	4639      	mov	r1, r7
 800d120:	4630      	mov	r0, r6
 800d122:	f7f3 fd41 	bl	8000ba8 <__aeabi_d2uiz>
 800d126:	2801      	cmp	r0, #1
 800d128:	bf38      	it	cc
 800d12a:	2001      	movcc	r0, #1
 800d12c:	f7f3 f9ea 	bl	8000504 <__aeabi_ui2d>
 800d130:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d132:	4606      	mov	r6, r0
 800d134:	460f      	mov	r7, r1
 800d136:	b9fb      	cbnz	r3, 800d178 <_strtod_l+0xb80>
 800d138:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d13c:	9014      	str	r0, [sp, #80]	@ 0x50
 800d13e:	9315      	str	r3, [sp, #84]	@ 0x54
 800d140:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800d144:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800d148:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d14a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800d14e:	1b5b      	subs	r3, r3, r5
 800d150:	9311      	str	r3, [sp, #68]	@ 0x44
 800d152:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800d156:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800d15a:	f7ff f8f1 	bl	800c340 <__ulp>
 800d15e:	4650      	mov	r0, sl
 800d160:	ec53 2b10 	vmov	r2, r3, d0
 800d164:	4659      	mov	r1, fp
 800d166:	f7f3 fa47 	bl	80005f8 <__aeabi_dmul>
 800d16a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d16e:	f7f3 f88d 	bl	800028c <__adddf3>
 800d172:	4682      	mov	sl, r0
 800d174:	468b      	mov	fp, r1
 800d176:	e770      	b.n	800d05a <_strtod_l+0xa62>
 800d178:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800d17c:	e7e0      	b.n	800d140 <_strtod_l+0xb48>
 800d17e:	a30e      	add	r3, pc, #56	@ (adr r3, 800d1b8 <_strtod_l+0xbc0>)
 800d180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d184:	f7f3 fcaa 	bl	8000adc <__aeabi_dcmplt>
 800d188:	e798      	b.n	800d0bc <_strtod_l+0xac4>
 800d18a:	2300      	movs	r3, #0
 800d18c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d18e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800d190:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d192:	6013      	str	r3, [r2, #0]
 800d194:	f7ff ba6d 	b.w	800c672 <_strtod_l+0x7a>
 800d198:	2a65      	cmp	r2, #101	@ 0x65
 800d19a:	f43f ab66 	beq.w	800c86a <_strtod_l+0x272>
 800d19e:	2a45      	cmp	r2, #69	@ 0x45
 800d1a0:	f43f ab63 	beq.w	800c86a <_strtod_l+0x272>
 800d1a4:	2301      	movs	r3, #1
 800d1a6:	f7ff bb9e 	b.w	800c8e6 <_strtod_l+0x2ee>
 800d1aa:	bf00      	nop
 800d1ac:	f3af 8000 	nop.w
 800d1b0:	ffc00000 	.word	0xffc00000
 800d1b4:	41dfffff 	.word	0x41dfffff
 800d1b8:	94a03595 	.word	0x94a03595
 800d1bc:	3fcfffff 	.word	0x3fcfffff

0800d1c0 <_strtod_r>:
 800d1c0:	4b01      	ldr	r3, [pc, #4]	@ (800d1c8 <_strtod_r+0x8>)
 800d1c2:	f7ff ba19 	b.w	800c5f8 <_strtod_l>
 800d1c6:	bf00      	nop
 800d1c8:	20000070 	.word	0x20000070

0800d1cc <_strtol_l.constprop.0>:
 800d1cc:	2b24      	cmp	r3, #36	@ 0x24
 800d1ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d1d2:	4686      	mov	lr, r0
 800d1d4:	4690      	mov	r8, r2
 800d1d6:	d801      	bhi.n	800d1dc <_strtol_l.constprop.0+0x10>
 800d1d8:	2b01      	cmp	r3, #1
 800d1da:	d106      	bne.n	800d1ea <_strtol_l.constprop.0+0x1e>
 800d1dc:	f7fd fdbc 	bl	800ad58 <__errno>
 800d1e0:	2316      	movs	r3, #22
 800d1e2:	6003      	str	r3, [r0, #0]
 800d1e4:	2000      	movs	r0, #0
 800d1e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1ea:	4834      	ldr	r0, [pc, #208]	@ (800d2bc <_strtol_l.constprop.0+0xf0>)
 800d1ec:	460d      	mov	r5, r1
 800d1ee:	462a      	mov	r2, r5
 800d1f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d1f4:	5d06      	ldrb	r6, [r0, r4]
 800d1f6:	f016 0608 	ands.w	r6, r6, #8
 800d1fa:	d1f8      	bne.n	800d1ee <_strtol_l.constprop.0+0x22>
 800d1fc:	2c2d      	cmp	r4, #45	@ 0x2d
 800d1fe:	d12d      	bne.n	800d25c <_strtol_l.constprop.0+0x90>
 800d200:	782c      	ldrb	r4, [r5, #0]
 800d202:	2601      	movs	r6, #1
 800d204:	1c95      	adds	r5, r2, #2
 800d206:	f033 0210 	bics.w	r2, r3, #16
 800d20a:	d109      	bne.n	800d220 <_strtol_l.constprop.0+0x54>
 800d20c:	2c30      	cmp	r4, #48	@ 0x30
 800d20e:	d12a      	bne.n	800d266 <_strtol_l.constprop.0+0x9a>
 800d210:	782a      	ldrb	r2, [r5, #0]
 800d212:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d216:	2a58      	cmp	r2, #88	@ 0x58
 800d218:	d125      	bne.n	800d266 <_strtol_l.constprop.0+0x9a>
 800d21a:	786c      	ldrb	r4, [r5, #1]
 800d21c:	2310      	movs	r3, #16
 800d21e:	3502      	adds	r5, #2
 800d220:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d224:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d228:	2200      	movs	r2, #0
 800d22a:	fbbc f9f3 	udiv	r9, ip, r3
 800d22e:	4610      	mov	r0, r2
 800d230:	fb03 ca19 	mls	sl, r3, r9, ip
 800d234:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d238:	2f09      	cmp	r7, #9
 800d23a:	d81b      	bhi.n	800d274 <_strtol_l.constprop.0+0xa8>
 800d23c:	463c      	mov	r4, r7
 800d23e:	42a3      	cmp	r3, r4
 800d240:	dd27      	ble.n	800d292 <_strtol_l.constprop.0+0xc6>
 800d242:	1c57      	adds	r7, r2, #1
 800d244:	d007      	beq.n	800d256 <_strtol_l.constprop.0+0x8a>
 800d246:	4581      	cmp	r9, r0
 800d248:	d320      	bcc.n	800d28c <_strtol_l.constprop.0+0xc0>
 800d24a:	d101      	bne.n	800d250 <_strtol_l.constprop.0+0x84>
 800d24c:	45a2      	cmp	sl, r4
 800d24e:	db1d      	blt.n	800d28c <_strtol_l.constprop.0+0xc0>
 800d250:	fb00 4003 	mla	r0, r0, r3, r4
 800d254:	2201      	movs	r2, #1
 800d256:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d25a:	e7eb      	b.n	800d234 <_strtol_l.constprop.0+0x68>
 800d25c:	2c2b      	cmp	r4, #43	@ 0x2b
 800d25e:	bf04      	itt	eq
 800d260:	782c      	ldrbeq	r4, [r5, #0]
 800d262:	1c95      	addeq	r5, r2, #2
 800d264:	e7cf      	b.n	800d206 <_strtol_l.constprop.0+0x3a>
 800d266:	2b00      	cmp	r3, #0
 800d268:	d1da      	bne.n	800d220 <_strtol_l.constprop.0+0x54>
 800d26a:	2c30      	cmp	r4, #48	@ 0x30
 800d26c:	bf0c      	ite	eq
 800d26e:	2308      	moveq	r3, #8
 800d270:	230a      	movne	r3, #10
 800d272:	e7d5      	b.n	800d220 <_strtol_l.constprop.0+0x54>
 800d274:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d278:	2f19      	cmp	r7, #25
 800d27a:	d801      	bhi.n	800d280 <_strtol_l.constprop.0+0xb4>
 800d27c:	3c37      	subs	r4, #55	@ 0x37
 800d27e:	e7de      	b.n	800d23e <_strtol_l.constprop.0+0x72>
 800d280:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d284:	2f19      	cmp	r7, #25
 800d286:	d804      	bhi.n	800d292 <_strtol_l.constprop.0+0xc6>
 800d288:	3c57      	subs	r4, #87	@ 0x57
 800d28a:	e7d8      	b.n	800d23e <_strtol_l.constprop.0+0x72>
 800d28c:	f04f 32ff 	mov.w	r2, #4294967295
 800d290:	e7e1      	b.n	800d256 <_strtol_l.constprop.0+0x8a>
 800d292:	1c53      	adds	r3, r2, #1
 800d294:	d108      	bne.n	800d2a8 <_strtol_l.constprop.0+0xdc>
 800d296:	2322      	movs	r3, #34	@ 0x22
 800d298:	f8ce 3000 	str.w	r3, [lr]
 800d29c:	4660      	mov	r0, ip
 800d29e:	f1b8 0f00 	cmp.w	r8, #0
 800d2a2:	d0a0      	beq.n	800d1e6 <_strtol_l.constprop.0+0x1a>
 800d2a4:	1e69      	subs	r1, r5, #1
 800d2a6:	e006      	b.n	800d2b6 <_strtol_l.constprop.0+0xea>
 800d2a8:	b106      	cbz	r6, 800d2ac <_strtol_l.constprop.0+0xe0>
 800d2aa:	4240      	negs	r0, r0
 800d2ac:	f1b8 0f00 	cmp.w	r8, #0
 800d2b0:	d099      	beq.n	800d1e6 <_strtol_l.constprop.0+0x1a>
 800d2b2:	2a00      	cmp	r2, #0
 800d2b4:	d1f6      	bne.n	800d2a4 <_strtol_l.constprop.0+0xd8>
 800d2b6:	f8c8 1000 	str.w	r1, [r8]
 800d2ba:	e794      	b.n	800d1e6 <_strtol_l.constprop.0+0x1a>
 800d2bc:	0800f589 	.word	0x0800f589

0800d2c0 <_strtol_r>:
 800d2c0:	f7ff bf84 	b.w	800d1cc <_strtol_l.constprop.0>

0800d2c4 <__ssputs_r>:
 800d2c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2c8:	688e      	ldr	r6, [r1, #8]
 800d2ca:	461f      	mov	r7, r3
 800d2cc:	42be      	cmp	r6, r7
 800d2ce:	680b      	ldr	r3, [r1, #0]
 800d2d0:	4682      	mov	sl, r0
 800d2d2:	460c      	mov	r4, r1
 800d2d4:	4690      	mov	r8, r2
 800d2d6:	d82d      	bhi.n	800d334 <__ssputs_r+0x70>
 800d2d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d2dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d2e0:	d026      	beq.n	800d330 <__ssputs_r+0x6c>
 800d2e2:	6965      	ldr	r5, [r4, #20]
 800d2e4:	6909      	ldr	r1, [r1, #16]
 800d2e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d2ea:	eba3 0901 	sub.w	r9, r3, r1
 800d2ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d2f2:	1c7b      	adds	r3, r7, #1
 800d2f4:	444b      	add	r3, r9
 800d2f6:	106d      	asrs	r5, r5, #1
 800d2f8:	429d      	cmp	r5, r3
 800d2fa:	bf38      	it	cc
 800d2fc:	461d      	movcc	r5, r3
 800d2fe:	0553      	lsls	r3, r2, #21
 800d300:	d527      	bpl.n	800d352 <__ssputs_r+0x8e>
 800d302:	4629      	mov	r1, r5
 800d304:	f7fe fc1c 	bl	800bb40 <_malloc_r>
 800d308:	4606      	mov	r6, r0
 800d30a:	b360      	cbz	r0, 800d366 <__ssputs_r+0xa2>
 800d30c:	6921      	ldr	r1, [r4, #16]
 800d30e:	464a      	mov	r2, r9
 800d310:	f000 fbee 	bl	800daf0 <memcpy>
 800d314:	89a3      	ldrh	r3, [r4, #12]
 800d316:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d31a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d31e:	81a3      	strh	r3, [r4, #12]
 800d320:	6126      	str	r6, [r4, #16]
 800d322:	6165      	str	r5, [r4, #20]
 800d324:	444e      	add	r6, r9
 800d326:	eba5 0509 	sub.w	r5, r5, r9
 800d32a:	6026      	str	r6, [r4, #0]
 800d32c:	60a5      	str	r5, [r4, #8]
 800d32e:	463e      	mov	r6, r7
 800d330:	42be      	cmp	r6, r7
 800d332:	d900      	bls.n	800d336 <__ssputs_r+0x72>
 800d334:	463e      	mov	r6, r7
 800d336:	6820      	ldr	r0, [r4, #0]
 800d338:	4632      	mov	r2, r6
 800d33a:	4641      	mov	r1, r8
 800d33c:	f000 fb9c 	bl	800da78 <memmove>
 800d340:	68a3      	ldr	r3, [r4, #8]
 800d342:	1b9b      	subs	r3, r3, r6
 800d344:	60a3      	str	r3, [r4, #8]
 800d346:	6823      	ldr	r3, [r4, #0]
 800d348:	4433      	add	r3, r6
 800d34a:	6023      	str	r3, [r4, #0]
 800d34c:	2000      	movs	r0, #0
 800d34e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d352:	462a      	mov	r2, r5
 800d354:	f000 ff61 	bl	800e21a <_realloc_r>
 800d358:	4606      	mov	r6, r0
 800d35a:	2800      	cmp	r0, #0
 800d35c:	d1e0      	bne.n	800d320 <__ssputs_r+0x5c>
 800d35e:	6921      	ldr	r1, [r4, #16]
 800d360:	4650      	mov	r0, sl
 800d362:	f7fe fb79 	bl	800ba58 <_free_r>
 800d366:	230c      	movs	r3, #12
 800d368:	f8ca 3000 	str.w	r3, [sl]
 800d36c:	89a3      	ldrh	r3, [r4, #12]
 800d36e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d372:	81a3      	strh	r3, [r4, #12]
 800d374:	f04f 30ff 	mov.w	r0, #4294967295
 800d378:	e7e9      	b.n	800d34e <__ssputs_r+0x8a>
	...

0800d37c <_svfiprintf_r>:
 800d37c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d380:	4698      	mov	r8, r3
 800d382:	898b      	ldrh	r3, [r1, #12]
 800d384:	061b      	lsls	r3, r3, #24
 800d386:	b09d      	sub	sp, #116	@ 0x74
 800d388:	4607      	mov	r7, r0
 800d38a:	460d      	mov	r5, r1
 800d38c:	4614      	mov	r4, r2
 800d38e:	d510      	bpl.n	800d3b2 <_svfiprintf_r+0x36>
 800d390:	690b      	ldr	r3, [r1, #16]
 800d392:	b973      	cbnz	r3, 800d3b2 <_svfiprintf_r+0x36>
 800d394:	2140      	movs	r1, #64	@ 0x40
 800d396:	f7fe fbd3 	bl	800bb40 <_malloc_r>
 800d39a:	6028      	str	r0, [r5, #0]
 800d39c:	6128      	str	r0, [r5, #16]
 800d39e:	b930      	cbnz	r0, 800d3ae <_svfiprintf_r+0x32>
 800d3a0:	230c      	movs	r3, #12
 800d3a2:	603b      	str	r3, [r7, #0]
 800d3a4:	f04f 30ff 	mov.w	r0, #4294967295
 800d3a8:	b01d      	add	sp, #116	@ 0x74
 800d3aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3ae:	2340      	movs	r3, #64	@ 0x40
 800d3b0:	616b      	str	r3, [r5, #20]
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3b6:	2320      	movs	r3, #32
 800d3b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d3bc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d3c0:	2330      	movs	r3, #48	@ 0x30
 800d3c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d560 <_svfiprintf_r+0x1e4>
 800d3c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d3ca:	f04f 0901 	mov.w	r9, #1
 800d3ce:	4623      	mov	r3, r4
 800d3d0:	469a      	mov	sl, r3
 800d3d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3d6:	b10a      	cbz	r2, 800d3dc <_svfiprintf_r+0x60>
 800d3d8:	2a25      	cmp	r2, #37	@ 0x25
 800d3da:	d1f9      	bne.n	800d3d0 <_svfiprintf_r+0x54>
 800d3dc:	ebba 0b04 	subs.w	fp, sl, r4
 800d3e0:	d00b      	beq.n	800d3fa <_svfiprintf_r+0x7e>
 800d3e2:	465b      	mov	r3, fp
 800d3e4:	4622      	mov	r2, r4
 800d3e6:	4629      	mov	r1, r5
 800d3e8:	4638      	mov	r0, r7
 800d3ea:	f7ff ff6b 	bl	800d2c4 <__ssputs_r>
 800d3ee:	3001      	adds	r0, #1
 800d3f0:	f000 80a7 	beq.w	800d542 <_svfiprintf_r+0x1c6>
 800d3f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d3f6:	445a      	add	r2, fp
 800d3f8:	9209      	str	r2, [sp, #36]	@ 0x24
 800d3fa:	f89a 3000 	ldrb.w	r3, [sl]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	f000 809f 	beq.w	800d542 <_svfiprintf_r+0x1c6>
 800d404:	2300      	movs	r3, #0
 800d406:	f04f 32ff 	mov.w	r2, #4294967295
 800d40a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d40e:	f10a 0a01 	add.w	sl, sl, #1
 800d412:	9304      	str	r3, [sp, #16]
 800d414:	9307      	str	r3, [sp, #28]
 800d416:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d41a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d41c:	4654      	mov	r4, sl
 800d41e:	2205      	movs	r2, #5
 800d420:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d424:	484e      	ldr	r0, [pc, #312]	@ (800d560 <_svfiprintf_r+0x1e4>)
 800d426:	f7f2 fed3 	bl	80001d0 <memchr>
 800d42a:	9a04      	ldr	r2, [sp, #16]
 800d42c:	b9d8      	cbnz	r0, 800d466 <_svfiprintf_r+0xea>
 800d42e:	06d0      	lsls	r0, r2, #27
 800d430:	bf44      	itt	mi
 800d432:	2320      	movmi	r3, #32
 800d434:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d438:	0711      	lsls	r1, r2, #28
 800d43a:	bf44      	itt	mi
 800d43c:	232b      	movmi	r3, #43	@ 0x2b
 800d43e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d442:	f89a 3000 	ldrb.w	r3, [sl]
 800d446:	2b2a      	cmp	r3, #42	@ 0x2a
 800d448:	d015      	beq.n	800d476 <_svfiprintf_r+0xfa>
 800d44a:	9a07      	ldr	r2, [sp, #28]
 800d44c:	4654      	mov	r4, sl
 800d44e:	2000      	movs	r0, #0
 800d450:	f04f 0c0a 	mov.w	ip, #10
 800d454:	4621      	mov	r1, r4
 800d456:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d45a:	3b30      	subs	r3, #48	@ 0x30
 800d45c:	2b09      	cmp	r3, #9
 800d45e:	d94b      	bls.n	800d4f8 <_svfiprintf_r+0x17c>
 800d460:	b1b0      	cbz	r0, 800d490 <_svfiprintf_r+0x114>
 800d462:	9207      	str	r2, [sp, #28]
 800d464:	e014      	b.n	800d490 <_svfiprintf_r+0x114>
 800d466:	eba0 0308 	sub.w	r3, r0, r8
 800d46a:	fa09 f303 	lsl.w	r3, r9, r3
 800d46e:	4313      	orrs	r3, r2
 800d470:	9304      	str	r3, [sp, #16]
 800d472:	46a2      	mov	sl, r4
 800d474:	e7d2      	b.n	800d41c <_svfiprintf_r+0xa0>
 800d476:	9b03      	ldr	r3, [sp, #12]
 800d478:	1d19      	adds	r1, r3, #4
 800d47a:	681b      	ldr	r3, [r3, #0]
 800d47c:	9103      	str	r1, [sp, #12]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	bfbb      	ittet	lt
 800d482:	425b      	neglt	r3, r3
 800d484:	f042 0202 	orrlt.w	r2, r2, #2
 800d488:	9307      	strge	r3, [sp, #28]
 800d48a:	9307      	strlt	r3, [sp, #28]
 800d48c:	bfb8      	it	lt
 800d48e:	9204      	strlt	r2, [sp, #16]
 800d490:	7823      	ldrb	r3, [r4, #0]
 800d492:	2b2e      	cmp	r3, #46	@ 0x2e
 800d494:	d10a      	bne.n	800d4ac <_svfiprintf_r+0x130>
 800d496:	7863      	ldrb	r3, [r4, #1]
 800d498:	2b2a      	cmp	r3, #42	@ 0x2a
 800d49a:	d132      	bne.n	800d502 <_svfiprintf_r+0x186>
 800d49c:	9b03      	ldr	r3, [sp, #12]
 800d49e:	1d1a      	adds	r2, r3, #4
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	9203      	str	r2, [sp, #12]
 800d4a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d4a8:	3402      	adds	r4, #2
 800d4aa:	9305      	str	r3, [sp, #20]
 800d4ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d570 <_svfiprintf_r+0x1f4>
 800d4b0:	7821      	ldrb	r1, [r4, #0]
 800d4b2:	2203      	movs	r2, #3
 800d4b4:	4650      	mov	r0, sl
 800d4b6:	f7f2 fe8b 	bl	80001d0 <memchr>
 800d4ba:	b138      	cbz	r0, 800d4cc <_svfiprintf_r+0x150>
 800d4bc:	9b04      	ldr	r3, [sp, #16]
 800d4be:	eba0 000a 	sub.w	r0, r0, sl
 800d4c2:	2240      	movs	r2, #64	@ 0x40
 800d4c4:	4082      	lsls	r2, r0
 800d4c6:	4313      	orrs	r3, r2
 800d4c8:	3401      	adds	r4, #1
 800d4ca:	9304      	str	r3, [sp, #16]
 800d4cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4d0:	4824      	ldr	r0, [pc, #144]	@ (800d564 <_svfiprintf_r+0x1e8>)
 800d4d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d4d6:	2206      	movs	r2, #6
 800d4d8:	f7f2 fe7a 	bl	80001d0 <memchr>
 800d4dc:	2800      	cmp	r0, #0
 800d4de:	d036      	beq.n	800d54e <_svfiprintf_r+0x1d2>
 800d4e0:	4b21      	ldr	r3, [pc, #132]	@ (800d568 <_svfiprintf_r+0x1ec>)
 800d4e2:	bb1b      	cbnz	r3, 800d52c <_svfiprintf_r+0x1b0>
 800d4e4:	9b03      	ldr	r3, [sp, #12]
 800d4e6:	3307      	adds	r3, #7
 800d4e8:	f023 0307 	bic.w	r3, r3, #7
 800d4ec:	3308      	adds	r3, #8
 800d4ee:	9303      	str	r3, [sp, #12]
 800d4f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d4f2:	4433      	add	r3, r6
 800d4f4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d4f6:	e76a      	b.n	800d3ce <_svfiprintf_r+0x52>
 800d4f8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d4fc:	460c      	mov	r4, r1
 800d4fe:	2001      	movs	r0, #1
 800d500:	e7a8      	b.n	800d454 <_svfiprintf_r+0xd8>
 800d502:	2300      	movs	r3, #0
 800d504:	3401      	adds	r4, #1
 800d506:	9305      	str	r3, [sp, #20]
 800d508:	4619      	mov	r1, r3
 800d50a:	f04f 0c0a 	mov.w	ip, #10
 800d50e:	4620      	mov	r0, r4
 800d510:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d514:	3a30      	subs	r2, #48	@ 0x30
 800d516:	2a09      	cmp	r2, #9
 800d518:	d903      	bls.n	800d522 <_svfiprintf_r+0x1a6>
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d0c6      	beq.n	800d4ac <_svfiprintf_r+0x130>
 800d51e:	9105      	str	r1, [sp, #20]
 800d520:	e7c4      	b.n	800d4ac <_svfiprintf_r+0x130>
 800d522:	fb0c 2101 	mla	r1, ip, r1, r2
 800d526:	4604      	mov	r4, r0
 800d528:	2301      	movs	r3, #1
 800d52a:	e7f0      	b.n	800d50e <_svfiprintf_r+0x192>
 800d52c:	ab03      	add	r3, sp, #12
 800d52e:	9300      	str	r3, [sp, #0]
 800d530:	462a      	mov	r2, r5
 800d532:	4b0e      	ldr	r3, [pc, #56]	@ (800d56c <_svfiprintf_r+0x1f0>)
 800d534:	a904      	add	r1, sp, #16
 800d536:	4638      	mov	r0, r7
 800d538:	f7fc fcb8 	bl	8009eac <_printf_float>
 800d53c:	1c42      	adds	r2, r0, #1
 800d53e:	4606      	mov	r6, r0
 800d540:	d1d6      	bne.n	800d4f0 <_svfiprintf_r+0x174>
 800d542:	89ab      	ldrh	r3, [r5, #12]
 800d544:	065b      	lsls	r3, r3, #25
 800d546:	f53f af2d 	bmi.w	800d3a4 <_svfiprintf_r+0x28>
 800d54a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d54c:	e72c      	b.n	800d3a8 <_svfiprintf_r+0x2c>
 800d54e:	ab03      	add	r3, sp, #12
 800d550:	9300      	str	r3, [sp, #0]
 800d552:	462a      	mov	r2, r5
 800d554:	4b05      	ldr	r3, [pc, #20]	@ (800d56c <_svfiprintf_r+0x1f0>)
 800d556:	a904      	add	r1, sp, #16
 800d558:	4638      	mov	r0, r7
 800d55a:	f7fc ff3f 	bl	800a3dc <_printf_i>
 800d55e:	e7ed      	b.n	800d53c <_svfiprintf_r+0x1c0>
 800d560:	0800f689 	.word	0x0800f689
 800d564:	0800f693 	.word	0x0800f693
 800d568:	08009ead 	.word	0x08009ead
 800d56c:	0800d2c5 	.word	0x0800d2c5
 800d570:	0800f68f 	.word	0x0800f68f

0800d574 <__sfputc_r>:
 800d574:	6893      	ldr	r3, [r2, #8]
 800d576:	3b01      	subs	r3, #1
 800d578:	2b00      	cmp	r3, #0
 800d57a:	b410      	push	{r4}
 800d57c:	6093      	str	r3, [r2, #8]
 800d57e:	da08      	bge.n	800d592 <__sfputc_r+0x1e>
 800d580:	6994      	ldr	r4, [r2, #24]
 800d582:	42a3      	cmp	r3, r4
 800d584:	db01      	blt.n	800d58a <__sfputc_r+0x16>
 800d586:	290a      	cmp	r1, #10
 800d588:	d103      	bne.n	800d592 <__sfputc_r+0x1e>
 800d58a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d58e:	f000 b9df 	b.w	800d950 <__swbuf_r>
 800d592:	6813      	ldr	r3, [r2, #0]
 800d594:	1c58      	adds	r0, r3, #1
 800d596:	6010      	str	r0, [r2, #0]
 800d598:	7019      	strb	r1, [r3, #0]
 800d59a:	4608      	mov	r0, r1
 800d59c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5a0:	4770      	bx	lr

0800d5a2 <__sfputs_r>:
 800d5a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5a4:	4606      	mov	r6, r0
 800d5a6:	460f      	mov	r7, r1
 800d5a8:	4614      	mov	r4, r2
 800d5aa:	18d5      	adds	r5, r2, r3
 800d5ac:	42ac      	cmp	r4, r5
 800d5ae:	d101      	bne.n	800d5b4 <__sfputs_r+0x12>
 800d5b0:	2000      	movs	r0, #0
 800d5b2:	e007      	b.n	800d5c4 <__sfputs_r+0x22>
 800d5b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d5b8:	463a      	mov	r2, r7
 800d5ba:	4630      	mov	r0, r6
 800d5bc:	f7ff ffda 	bl	800d574 <__sfputc_r>
 800d5c0:	1c43      	adds	r3, r0, #1
 800d5c2:	d1f3      	bne.n	800d5ac <__sfputs_r+0xa>
 800d5c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d5c8 <_vfiprintf_r>:
 800d5c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5cc:	460d      	mov	r5, r1
 800d5ce:	b09d      	sub	sp, #116	@ 0x74
 800d5d0:	4614      	mov	r4, r2
 800d5d2:	4698      	mov	r8, r3
 800d5d4:	4606      	mov	r6, r0
 800d5d6:	b118      	cbz	r0, 800d5e0 <_vfiprintf_r+0x18>
 800d5d8:	6a03      	ldr	r3, [r0, #32]
 800d5da:	b90b      	cbnz	r3, 800d5e0 <_vfiprintf_r+0x18>
 800d5dc:	f7fd fabe 	bl	800ab5c <__sinit>
 800d5e0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d5e2:	07d9      	lsls	r1, r3, #31
 800d5e4:	d405      	bmi.n	800d5f2 <_vfiprintf_r+0x2a>
 800d5e6:	89ab      	ldrh	r3, [r5, #12]
 800d5e8:	059a      	lsls	r2, r3, #22
 800d5ea:	d402      	bmi.n	800d5f2 <_vfiprintf_r+0x2a>
 800d5ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d5ee:	f7fd fbde 	bl	800adae <__retarget_lock_acquire_recursive>
 800d5f2:	89ab      	ldrh	r3, [r5, #12]
 800d5f4:	071b      	lsls	r3, r3, #28
 800d5f6:	d501      	bpl.n	800d5fc <_vfiprintf_r+0x34>
 800d5f8:	692b      	ldr	r3, [r5, #16]
 800d5fa:	b99b      	cbnz	r3, 800d624 <_vfiprintf_r+0x5c>
 800d5fc:	4629      	mov	r1, r5
 800d5fe:	4630      	mov	r0, r6
 800d600:	f000 f9e4 	bl	800d9cc <__swsetup_r>
 800d604:	b170      	cbz	r0, 800d624 <_vfiprintf_r+0x5c>
 800d606:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d608:	07dc      	lsls	r4, r3, #31
 800d60a:	d504      	bpl.n	800d616 <_vfiprintf_r+0x4e>
 800d60c:	f04f 30ff 	mov.w	r0, #4294967295
 800d610:	b01d      	add	sp, #116	@ 0x74
 800d612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d616:	89ab      	ldrh	r3, [r5, #12]
 800d618:	0598      	lsls	r0, r3, #22
 800d61a:	d4f7      	bmi.n	800d60c <_vfiprintf_r+0x44>
 800d61c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d61e:	f7fd fbc7 	bl	800adb0 <__retarget_lock_release_recursive>
 800d622:	e7f3      	b.n	800d60c <_vfiprintf_r+0x44>
 800d624:	2300      	movs	r3, #0
 800d626:	9309      	str	r3, [sp, #36]	@ 0x24
 800d628:	2320      	movs	r3, #32
 800d62a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d62e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d632:	2330      	movs	r3, #48	@ 0x30
 800d634:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d7e4 <_vfiprintf_r+0x21c>
 800d638:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d63c:	f04f 0901 	mov.w	r9, #1
 800d640:	4623      	mov	r3, r4
 800d642:	469a      	mov	sl, r3
 800d644:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d648:	b10a      	cbz	r2, 800d64e <_vfiprintf_r+0x86>
 800d64a:	2a25      	cmp	r2, #37	@ 0x25
 800d64c:	d1f9      	bne.n	800d642 <_vfiprintf_r+0x7a>
 800d64e:	ebba 0b04 	subs.w	fp, sl, r4
 800d652:	d00b      	beq.n	800d66c <_vfiprintf_r+0xa4>
 800d654:	465b      	mov	r3, fp
 800d656:	4622      	mov	r2, r4
 800d658:	4629      	mov	r1, r5
 800d65a:	4630      	mov	r0, r6
 800d65c:	f7ff ffa1 	bl	800d5a2 <__sfputs_r>
 800d660:	3001      	adds	r0, #1
 800d662:	f000 80a7 	beq.w	800d7b4 <_vfiprintf_r+0x1ec>
 800d666:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d668:	445a      	add	r2, fp
 800d66a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d66c:	f89a 3000 	ldrb.w	r3, [sl]
 800d670:	2b00      	cmp	r3, #0
 800d672:	f000 809f 	beq.w	800d7b4 <_vfiprintf_r+0x1ec>
 800d676:	2300      	movs	r3, #0
 800d678:	f04f 32ff 	mov.w	r2, #4294967295
 800d67c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d680:	f10a 0a01 	add.w	sl, sl, #1
 800d684:	9304      	str	r3, [sp, #16]
 800d686:	9307      	str	r3, [sp, #28]
 800d688:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d68c:	931a      	str	r3, [sp, #104]	@ 0x68
 800d68e:	4654      	mov	r4, sl
 800d690:	2205      	movs	r2, #5
 800d692:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d696:	4853      	ldr	r0, [pc, #332]	@ (800d7e4 <_vfiprintf_r+0x21c>)
 800d698:	f7f2 fd9a 	bl	80001d0 <memchr>
 800d69c:	9a04      	ldr	r2, [sp, #16]
 800d69e:	b9d8      	cbnz	r0, 800d6d8 <_vfiprintf_r+0x110>
 800d6a0:	06d1      	lsls	r1, r2, #27
 800d6a2:	bf44      	itt	mi
 800d6a4:	2320      	movmi	r3, #32
 800d6a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6aa:	0713      	lsls	r3, r2, #28
 800d6ac:	bf44      	itt	mi
 800d6ae:	232b      	movmi	r3, #43	@ 0x2b
 800d6b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d6b4:	f89a 3000 	ldrb.w	r3, [sl]
 800d6b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6ba:	d015      	beq.n	800d6e8 <_vfiprintf_r+0x120>
 800d6bc:	9a07      	ldr	r2, [sp, #28]
 800d6be:	4654      	mov	r4, sl
 800d6c0:	2000      	movs	r0, #0
 800d6c2:	f04f 0c0a 	mov.w	ip, #10
 800d6c6:	4621      	mov	r1, r4
 800d6c8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d6cc:	3b30      	subs	r3, #48	@ 0x30
 800d6ce:	2b09      	cmp	r3, #9
 800d6d0:	d94b      	bls.n	800d76a <_vfiprintf_r+0x1a2>
 800d6d2:	b1b0      	cbz	r0, 800d702 <_vfiprintf_r+0x13a>
 800d6d4:	9207      	str	r2, [sp, #28]
 800d6d6:	e014      	b.n	800d702 <_vfiprintf_r+0x13a>
 800d6d8:	eba0 0308 	sub.w	r3, r0, r8
 800d6dc:	fa09 f303 	lsl.w	r3, r9, r3
 800d6e0:	4313      	orrs	r3, r2
 800d6e2:	9304      	str	r3, [sp, #16]
 800d6e4:	46a2      	mov	sl, r4
 800d6e6:	e7d2      	b.n	800d68e <_vfiprintf_r+0xc6>
 800d6e8:	9b03      	ldr	r3, [sp, #12]
 800d6ea:	1d19      	adds	r1, r3, #4
 800d6ec:	681b      	ldr	r3, [r3, #0]
 800d6ee:	9103      	str	r1, [sp, #12]
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	bfbb      	ittet	lt
 800d6f4:	425b      	neglt	r3, r3
 800d6f6:	f042 0202 	orrlt.w	r2, r2, #2
 800d6fa:	9307      	strge	r3, [sp, #28]
 800d6fc:	9307      	strlt	r3, [sp, #28]
 800d6fe:	bfb8      	it	lt
 800d700:	9204      	strlt	r2, [sp, #16]
 800d702:	7823      	ldrb	r3, [r4, #0]
 800d704:	2b2e      	cmp	r3, #46	@ 0x2e
 800d706:	d10a      	bne.n	800d71e <_vfiprintf_r+0x156>
 800d708:	7863      	ldrb	r3, [r4, #1]
 800d70a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d70c:	d132      	bne.n	800d774 <_vfiprintf_r+0x1ac>
 800d70e:	9b03      	ldr	r3, [sp, #12]
 800d710:	1d1a      	adds	r2, r3, #4
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	9203      	str	r2, [sp, #12]
 800d716:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d71a:	3402      	adds	r4, #2
 800d71c:	9305      	str	r3, [sp, #20]
 800d71e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d7f4 <_vfiprintf_r+0x22c>
 800d722:	7821      	ldrb	r1, [r4, #0]
 800d724:	2203      	movs	r2, #3
 800d726:	4650      	mov	r0, sl
 800d728:	f7f2 fd52 	bl	80001d0 <memchr>
 800d72c:	b138      	cbz	r0, 800d73e <_vfiprintf_r+0x176>
 800d72e:	9b04      	ldr	r3, [sp, #16]
 800d730:	eba0 000a 	sub.w	r0, r0, sl
 800d734:	2240      	movs	r2, #64	@ 0x40
 800d736:	4082      	lsls	r2, r0
 800d738:	4313      	orrs	r3, r2
 800d73a:	3401      	adds	r4, #1
 800d73c:	9304      	str	r3, [sp, #16]
 800d73e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d742:	4829      	ldr	r0, [pc, #164]	@ (800d7e8 <_vfiprintf_r+0x220>)
 800d744:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d748:	2206      	movs	r2, #6
 800d74a:	f7f2 fd41 	bl	80001d0 <memchr>
 800d74e:	2800      	cmp	r0, #0
 800d750:	d03f      	beq.n	800d7d2 <_vfiprintf_r+0x20a>
 800d752:	4b26      	ldr	r3, [pc, #152]	@ (800d7ec <_vfiprintf_r+0x224>)
 800d754:	bb1b      	cbnz	r3, 800d79e <_vfiprintf_r+0x1d6>
 800d756:	9b03      	ldr	r3, [sp, #12]
 800d758:	3307      	adds	r3, #7
 800d75a:	f023 0307 	bic.w	r3, r3, #7
 800d75e:	3308      	adds	r3, #8
 800d760:	9303      	str	r3, [sp, #12]
 800d762:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d764:	443b      	add	r3, r7
 800d766:	9309      	str	r3, [sp, #36]	@ 0x24
 800d768:	e76a      	b.n	800d640 <_vfiprintf_r+0x78>
 800d76a:	fb0c 3202 	mla	r2, ip, r2, r3
 800d76e:	460c      	mov	r4, r1
 800d770:	2001      	movs	r0, #1
 800d772:	e7a8      	b.n	800d6c6 <_vfiprintf_r+0xfe>
 800d774:	2300      	movs	r3, #0
 800d776:	3401      	adds	r4, #1
 800d778:	9305      	str	r3, [sp, #20]
 800d77a:	4619      	mov	r1, r3
 800d77c:	f04f 0c0a 	mov.w	ip, #10
 800d780:	4620      	mov	r0, r4
 800d782:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d786:	3a30      	subs	r2, #48	@ 0x30
 800d788:	2a09      	cmp	r2, #9
 800d78a:	d903      	bls.n	800d794 <_vfiprintf_r+0x1cc>
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d0c6      	beq.n	800d71e <_vfiprintf_r+0x156>
 800d790:	9105      	str	r1, [sp, #20]
 800d792:	e7c4      	b.n	800d71e <_vfiprintf_r+0x156>
 800d794:	fb0c 2101 	mla	r1, ip, r1, r2
 800d798:	4604      	mov	r4, r0
 800d79a:	2301      	movs	r3, #1
 800d79c:	e7f0      	b.n	800d780 <_vfiprintf_r+0x1b8>
 800d79e:	ab03      	add	r3, sp, #12
 800d7a0:	9300      	str	r3, [sp, #0]
 800d7a2:	462a      	mov	r2, r5
 800d7a4:	4b12      	ldr	r3, [pc, #72]	@ (800d7f0 <_vfiprintf_r+0x228>)
 800d7a6:	a904      	add	r1, sp, #16
 800d7a8:	4630      	mov	r0, r6
 800d7aa:	f7fc fb7f 	bl	8009eac <_printf_float>
 800d7ae:	4607      	mov	r7, r0
 800d7b0:	1c78      	adds	r0, r7, #1
 800d7b2:	d1d6      	bne.n	800d762 <_vfiprintf_r+0x19a>
 800d7b4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d7b6:	07d9      	lsls	r1, r3, #31
 800d7b8:	d405      	bmi.n	800d7c6 <_vfiprintf_r+0x1fe>
 800d7ba:	89ab      	ldrh	r3, [r5, #12]
 800d7bc:	059a      	lsls	r2, r3, #22
 800d7be:	d402      	bmi.n	800d7c6 <_vfiprintf_r+0x1fe>
 800d7c0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d7c2:	f7fd faf5 	bl	800adb0 <__retarget_lock_release_recursive>
 800d7c6:	89ab      	ldrh	r3, [r5, #12]
 800d7c8:	065b      	lsls	r3, r3, #25
 800d7ca:	f53f af1f 	bmi.w	800d60c <_vfiprintf_r+0x44>
 800d7ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d7d0:	e71e      	b.n	800d610 <_vfiprintf_r+0x48>
 800d7d2:	ab03      	add	r3, sp, #12
 800d7d4:	9300      	str	r3, [sp, #0]
 800d7d6:	462a      	mov	r2, r5
 800d7d8:	4b05      	ldr	r3, [pc, #20]	@ (800d7f0 <_vfiprintf_r+0x228>)
 800d7da:	a904      	add	r1, sp, #16
 800d7dc:	4630      	mov	r0, r6
 800d7de:	f7fc fdfd 	bl	800a3dc <_printf_i>
 800d7e2:	e7e4      	b.n	800d7ae <_vfiprintf_r+0x1e6>
 800d7e4:	0800f689 	.word	0x0800f689
 800d7e8:	0800f693 	.word	0x0800f693
 800d7ec:	08009ead 	.word	0x08009ead
 800d7f0:	0800d5a3 	.word	0x0800d5a3
 800d7f4:	0800f68f 	.word	0x0800f68f

0800d7f8 <__sflush_r>:
 800d7f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d7fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d800:	0716      	lsls	r6, r2, #28
 800d802:	4605      	mov	r5, r0
 800d804:	460c      	mov	r4, r1
 800d806:	d454      	bmi.n	800d8b2 <__sflush_r+0xba>
 800d808:	684b      	ldr	r3, [r1, #4]
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	dc02      	bgt.n	800d814 <__sflush_r+0x1c>
 800d80e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d810:	2b00      	cmp	r3, #0
 800d812:	dd48      	ble.n	800d8a6 <__sflush_r+0xae>
 800d814:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d816:	2e00      	cmp	r6, #0
 800d818:	d045      	beq.n	800d8a6 <__sflush_r+0xae>
 800d81a:	2300      	movs	r3, #0
 800d81c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d820:	682f      	ldr	r7, [r5, #0]
 800d822:	6a21      	ldr	r1, [r4, #32]
 800d824:	602b      	str	r3, [r5, #0]
 800d826:	d030      	beq.n	800d88a <__sflush_r+0x92>
 800d828:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d82a:	89a3      	ldrh	r3, [r4, #12]
 800d82c:	0759      	lsls	r1, r3, #29
 800d82e:	d505      	bpl.n	800d83c <__sflush_r+0x44>
 800d830:	6863      	ldr	r3, [r4, #4]
 800d832:	1ad2      	subs	r2, r2, r3
 800d834:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d836:	b10b      	cbz	r3, 800d83c <__sflush_r+0x44>
 800d838:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d83a:	1ad2      	subs	r2, r2, r3
 800d83c:	2300      	movs	r3, #0
 800d83e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d840:	6a21      	ldr	r1, [r4, #32]
 800d842:	4628      	mov	r0, r5
 800d844:	47b0      	blx	r6
 800d846:	1c43      	adds	r3, r0, #1
 800d848:	89a3      	ldrh	r3, [r4, #12]
 800d84a:	d106      	bne.n	800d85a <__sflush_r+0x62>
 800d84c:	6829      	ldr	r1, [r5, #0]
 800d84e:	291d      	cmp	r1, #29
 800d850:	d82b      	bhi.n	800d8aa <__sflush_r+0xb2>
 800d852:	4a2a      	ldr	r2, [pc, #168]	@ (800d8fc <__sflush_r+0x104>)
 800d854:	410a      	asrs	r2, r1
 800d856:	07d6      	lsls	r6, r2, #31
 800d858:	d427      	bmi.n	800d8aa <__sflush_r+0xb2>
 800d85a:	2200      	movs	r2, #0
 800d85c:	6062      	str	r2, [r4, #4]
 800d85e:	04d9      	lsls	r1, r3, #19
 800d860:	6922      	ldr	r2, [r4, #16]
 800d862:	6022      	str	r2, [r4, #0]
 800d864:	d504      	bpl.n	800d870 <__sflush_r+0x78>
 800d866:	1c42      	adds	r2, r0, #1
 800d868:	d101      	bne.n	800d86e <__sflush_r+0x76>
 800d86a:	682b      	ldr	r3, [r5, #0]
 800d86c:	b903      	cbnz	r3, 800d870 <__sflush_r+0x78>
 800d86e:	6560      	str	r0, [r4, #84]	@ 0x54
 800d870:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d872:	602f      	str	r7, [r5, #0]
 800d874:	b1b9      	cbz	r1, 800d8a6 <__sflush_r+0xae>
 800d876:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d87a:	4299      	cmp	r1, r3
 800d87c:	d002      	beq.n	800d884 <__sflush_r+0x8c>
 800d87e:	4628      	mov	r0, r5
 800d880:	f7fe f8ea 	bl	800ba58 <_free_r>
 800d884:	2300      	movs	r3, #0
 800d886:	6363      	str	r3, [r4, #52]	@ 0x34
 800d888:	e00d      	b.n	800d8a6 <__sflush_r+0xae>
 800d88a:	2301      	movs	r3, #1
 800d88c:	4628      	mov	r0, r5
 800d88e:	47b0      	blx	r6
 800d890:	4602      	mov	r2, r0
 800d892:	1c50      	adds	r0, r2, #1
 800d894:	d1c9      	bne.n	800d82a <__sflush_r+0x32>
 800d896:	682b      	ldr	r3, [r5, #0]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d0c6      	beq.n	800d82a <__sflush_r+0x32>
 800d89c:	2b1d      	cmp	r3, #29
 800d89e:	d001      	beq.n	800d8a4 <__sflush_r+0xac>
 800d8a0:	2b16      	cmp	r3, #22
 800d8a2:	d11e      	bne.n	800d8e2 <__sflush_r+0xea>
 800d8a4:	602f      	str	r7, [r5, #0]
 800d8a6:	2000      	movs	r0, #0
 800d8a8:	e022      	b.n	800d8f0 <__sflush_r+0xf8>
 800d8aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8ae:	b21b      	sxth	r3, r3
 800d8b0:	e01b      	b.n	800d8ea <__sflush_r+0xf2>
 800d8b2:	690f      	ldr	r7, [r1, #16]
 800d8b4:	2f00      	cmp	r7, #0
 800d8b6:	d0f6      	beq.n	800d8a6 <__sflush_r+0xae>
 800d8b8:	0793      	lsls	r3, r2, #30
 800d8ba:	680e      	ldr	r6, [r1, #0]
 800d8bc:	bf08      	it	eq
 800d8be:	694b      	ldreq	r3, [r1, #20]
 800d8c0:	600f      	str	r7, [r1, #0]
 800d8c2:	bf18      	it	ne
 800d8c4:	2300      	movne	r3, #0
 800d8c6:	eba6 0807 	sub.w	r8, r6, r7
 800d8ca:	608b      	str	r3, [r1, #8]
 800d8cc:	f1b8 0f00 	cmp.w	r8, #0
 800d8d0:	dde9      	ble.n	800d8a6 <__sflush_r+0xae>
 800d8d2:	6a21      	ldr	r1, [r4, #32]
 800d8d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d8d6:	4643      	mov	r3, r8
 800d8d8:	463a      	mov	r2, r7
 800d8da:	4628      	mov	r0, r5
 800d8dc:	47b0      	blx	r6
 800d8de:	2800      	cmp	r0, #0
 800d8e0:	dc08      	bgt.n	800d8f4 <__sflush_r+0xfc>
 800d8e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d8ea:	81a3      	strh	r3, [r4, #12]
 800d8ec:	f04f 30ff 	mov.w	r0, #4294967295
 800d8f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8f4:	4407      	add	r7, r0
 800d8f6:	eba8 0800 	sub.w	r8, r8, r0
 800d8fa:	e7e7      	b.n	800d8cc <__sflush_r+0xd4>
 800d8fc:	dfbffffe 	.word	0xdfbffffe

0800d900 <_fflush_r>:
 800d900:	b538      	push	{r3, r4, r5, lr}
 800d902:	690b      	ldr	r3, [r1, #16]
 800d904:	4605      	mov	r5, r0
 800d906:	460c      	mov	r4, r1
 800d908:	b913      	cbnz	r3, 800d910 <_fflush_r+0x10>
 800d90a:	2500      	movs	r5, #0
 800d90c:	4628      	mov	r0, r5
 800d90e:	bd38      	pop	{r3, r4, r5, pc}
 800d910:	b118      	cbz	r0, 800d91a <_fflush_r+0x1a>
 800d912:	6a03      	ldr	r3, [r0, #32]
 800d914:	b90b      	cbnz	r3, 800d91a <_fflush_r+0x1a>
 800d916:	f7fd f921 	bl	800ab5c <__sinit>
 800d91a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d0f3      	beq.n	800d90a <_fflush_r+0xa>
 800d922:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d924:	07d0      	lsls	r0, r2, #31
 800d926:	d404      	bmi.n	800d932 <_fflush_r+0x32>
 800d928:	0599      	lsls	r1, r3, #22
 800d92a:	d402      	bmi.n	800d932 <_fflush_r+0x32>
 800d92c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d92e:	f7fd fa3e 	bl	800adae <__retarget_lock_acquire_recursive>
 800d932:	4628      	mov	r0, r5
 800d934:	4621      	mov	r1, r4
 800d936:	f7ff ff5f 	bl	800d7f8 <__sflush_r>
 800d93a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d93c:	07da      	lsls	r2, r3, #31
 800d93e:	4605      	mov	r5, r0
 800d940:	d4e4      	bmi.n	800d90c <_fflush_r+0xc>
 800d942:	89a3      	ldrh	r3, [r4, #12]
 800d944:	059b      	lsls	r3, r3, #22
 800d946:	d4e1      	bmi.n	800d90c <_fflush_r+0xc>
 800d948:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d94a:	f7fd fa31 	bl	800adb0 <__retarget_lock_release_recursive>
 800d94e:	e7dd      	b.n	800d90c <_fflush_r+0xc>

0800d950 <__swbuf_r>:
 800d950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d952:	460e      	mov	r6, r1
 800d954:	4614      	mov	r4, r2
 800d956:	4605      	mov	r5, r0
 800d958:	b118      	cbz	r0, 800d962 <__swbuf_r+0x12>
 800d95a:	6a03      	ldr	r3, [r0, #32]
 800d95c:	b90b      	cbnz	r3, 800d962 <__swbuf_r+0x12>
 800d95e:	f7fd f8fd 	bl	800ab5c <__sinit>
 800d962:	69a3      	ldr	r3, [r4, #24]
 800d964:	60a3      	str	r3, [r4, #8]
 800d966:	89a3      	ldrh	r3, [r4, #12]
 800d968:	071a      	lsls	r2, r3, #28
 800d96a:	d501      	bpl.n	800d970 <__swbuf_r+0x20>
 800d96c:	6923      	ldr	r3, [r4, #16]
 800d96e:	b943      	cbnz	r3, 800d982 <__swbuf_r+0x32>
 800d970:	4621      	mov	r1, r4
 800d972:	4628      	mov	r0, r5
 800d974:	f000 f82a 	bl	800d9cc <__swsetup_r>
 800d978:	b118      	cbz	r0, 800d982 <__swbuf_r+0x32>
 800d97a:	f04f 37ff 	mov.w	r7, #4294967295
 800d97e:	4638      	mov	r0, r7
 800d980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d982:	6823      	ldr	r3, [r4, #0]
 800d984:	6922      	ldr	r2, [r4, #16]
 800d986:	1a98      	subs	r0, r3, r2
 800d988:	6963      	ldr	r3, [r4, #20]
 800d98a:	b2f6      	uxtb	r6, r6
 800d98c:	4283      	cmp	r3, r0
 800d98e:	4637      	mov	r7, r6
 800d990:	dc05      	bgt.n	800d99e <__swbuf_r+0x4e>
 800d992:	4621      	mov	r1, r4
 800d994:	4628      	mov	r0, r5
 800d996:	f7ff ffb3 	bl	800d900 <_fflush_r>
 800d99a:	2800      	cmp	r0, #0
 800d99c:	d1ed      	bne.n	800d97a <__swbuf_r+0x2a>
 800d99e:	68a3      	ldr	r3, [r4, #8]
 800d9a0:	3b01      	subs	r3, #1
 800d9a2:	60a3      	str	r3, [r4, #8]
 800d9a4:	6823      	ldr	r3, [r4, #0]
 800d9a6:	1c5a      	adds	r2, r3, #1
 800d9a8:	6022      	str	r2, [r4, #0]
 800d9aa:	701e      	strb	r6, [r3, #0]
 800d9ac:	6962      	ldr	r2, [r4, #20]
 800d9ae:	1c43      	adds	r3, r0, #1
 800d9b0:	429a      	cmp	r2, r3
 800d9b2:	d004      	beq.n	800d9be <__swbuf_r+0x6e>
 800d9b4:	89a3      	ldrh	r3, [r4, #12]
 800d9b6:	07db      	lsls	r3, r3, #31
 800d9b8:	d5e1      	bpl.n	800d97e <__swbuf_r+0x2e>
 800d9ba:	2e0a      	cmp	r6, #10
 800d9bc:	d1df      	bne.n	800d97e <__swbuf_r+0x2e>
 800d9be:	4621      	mov	r1, r4
 800d9c0:	4628      	mov	r0, r5
 800d9c2:	f7ff ff9d 	bl	800d900 <_fflush_r>
 800d9c6:	2800      	cmp	r0, #0
 800d9c8:	d0d9      	beq.n	800d97e <__swbuf_r+0x2e>
 800d9ca:	e7d6      	b.n	800d97a <__swbuf_r+0x2a>

0800d9cc <__swsetup_r>:
 800d9cc:	b538      	push	{r3, r4, r5, lr}
 800d9ce:	4b29      	ldr	r3, [pc, #164]	@ (800da74 <__swsetup_r+0xa8>)
 800d9d0:	4605      	mov	r5, r0
 800d9d2:	6818      	ldr	r0, [r3, #0]
 800d9d4:	460c      	mov	r4, r1
 800d9d6:	b118      	cbz	r0, 800d9e0 <__swsetup_r+0x14>
 800d9d8:	6a03      	ldr	r3, [r0, #32]
 800d9da:	b90b      	cbnz	r3, 800d9e0 <__swsetup_r+0x14>
 800d9dc:	f7fd f8be 	bl	800ab5c <__sinit>
 800d9e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d9e4:	0719      	lsls	r1, r3, #28
 800d9e6:	d422      	bmi.n	800da2e <__swsetup_r+0x62>
 800d9e8:	06da      	lsls	r2, r3, #27
 800d9ea:	d407      	bmi.n	800d9fc <__swsetup_r+0x30>
 800d9ec:	2209      	movs	r2, #9
 800d9ee:	602a      	str	r2, [r5, #0]
 800d9f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d9f4:	81a3      	strh	r3, [r4, #12]
 800d9f6:	f04f 30ff 	mov.w	r0, #4294967295
 800d9fa:	e033      	b.n	800da64 <__swsetup_r+0x98>
 800d9fc:	0758      	lsls	r0, r3, #29
 800d9fe:	d512      	bpl.n	800da26 <__swsetup_r+0x5a>
 800da00:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800da02:	b141      	cbz	r1, 800da16 <__swsetup_r+0x4a>
 800da04:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800da08:	4299      	cmp	r1, r3
 800da0a:	d002      	beq.n	800da12 <__swsetup_r+0x46>
 800da0c:	4628      	mov	r0, r5
 800da0e:	f7fe f823 	bl	800ba58 <_free_r>
 800da12:	2300      	movs	r3, #0
 800da14:	6363      	str	r3, [r4, #52]	@ 0x34
 800da16:	89a3      	ldrh	r3, [r4, #12]
 800da18:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800da1c:	81a3      	strh	r3, [r4, #12]
 800da1e:	2300      	movs	r3, #0
 800da20:	6063      	str	r3, [r4, #4]
 800da22:	6923      	ldr	r3, [r4, #16]
 800da24:	6023      	str	r3, [r4, #0]
 800da26:	89a3      	ldrh	r3, [r4, #12]
 800da28:	f043 0308 	orr.w	r3, r3, #8
 800da2c:	81a3      	strh	r3, [r4, #12]
 800da2e:	6923      	ldr	r3, [r4, #16]
 800da30:	b94b      	cbnz	r3, 800da46 <__swsetup_r+0x7a>
 800da32:	89a3      	ldrh	r3, [r4, #12]
 800da34:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800da38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800da3c:	d003      	beq.n	800da46 <__swsetup_r+0x7a>
 800da3e:	4621      	mov	r1, r4
 800da40:	4628      	mov	r0, r5
 800da42:	f000 fc5d 	bl	800e300 <__smakebuf_r>
 800da46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da4a:	f013 0201 	ands.w	r2, r3, #1
 800da4e:	d00a      	beq.n	800da66 <__swsetup_r+0x9a>
 800da50:	2200      	movs	r2, #0
 800da52:	60a2      	str	r2, [r4, #8]
 800da54:	6962      	ldr	r2, [r4, #20]
 800da56:	4252      	negs	r2, r2
 800da58:	61a2      	str	r2, [r4, #24]
 800da5a:	6922      	ldr	r2, [r4, #16]
 800da5c:	b942      	cbnz	r2, 800da70 <__swsetup_r+0xa4>
 800da5e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800da62:	d1c5      	bne.n	800d9f0 <__swsetup_r+0x24>
 800da64:	bd38      	pop	{r3, r4, r5, pc}
 800da66:	0799      	lsls	r1, r3, #30
 800da68:	bf58      	it	pl
 800da6a:	6962      	ldrpl	r2, [r4, #20]
 800da6c:	60a2      	str	r2, [r4, #8]
 800da6e:	e7f4      	b.n	800da5a <__swsetup_r+0x8e>
 800da70:	2000      	movs	r0, #0
 800da72:	e7f7      	b.n	800da64 <__swsetup_r+0x98>
 800da74:	20000020 	.word	0x20000020

0800da78 <memmove>:
 800da78:	4288      	cmp	r0, r1
 800da7a:	b510      	push	{r4, lr}
 800da7c:	eb01 0402 	add.w	r4, r1, r2
 800da80:	d902      	bls.n	800da88 <memmove+0x10>
 800da82:	4284      	cmp	r4, r0
 800da84:	4623      	mov	r3, r4
 800da86:	d807      	bhi.n	800da98 <memmove+0x20>
 800da88:	1e43      	subs	r3, r0, #1
 800da8a:	42a1      	cmp	r1, r4
 800da8c:	d008      	beq.n	800daa0 <memmove+0x28>
 800da8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800da92:	f803 2f01 	strb.w	r2, [r3, #1]!
 800da96:	e7f8      	b.n	800da8a <memmove+0x12>
 800da98:	4402      	add	r2, r0
 800da9a:	4601      	mov	r1, r0
 800da9c:	428a      	cmp	r2, r1
 800da9e:	d100      	bne.n	800daa2 <memmove+0x2a>
 800daa0:	bd10      	pop	{r4, pc}
 800daa2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800daa6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800daaa:	e7f7      	b.n	800da9c <memmove+0x24>

0800daac <strncmp>:
 800daac:	b510      	push	{r4, lr}
 800daae:	b16a      	cbz	r2, 800dacc <strncmp+0x20>
 800dab0:	3901      	subs	r1, #1
 800dab2:	1884      	adds	r4, r0, r2
 800dab4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dab8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800dabc:	429a      	cmp	r2, r3
 800dabe:	d103      	bne.n	800dac8 <strncmp+0x1c>
 800dac0:	42a0      	cmp	r0, r4
 800dac2:	d001      	beq.n	800dac8 <strncmp+0x1c>
 800dac4:	2a00      	cmp	r2, #0
 800dac6:	d1f5      	bne.n	800dab4 <strncmp+0x8>
 800dac8:	1ad0      	subs	r0, r2, r3
 800daca:	bd10      	pop	{r4, pc}
 800dacc:	4610      	mov	r0, r2
 800dace:	e7fc      	b.n	800daca <strncmp+0x1e>

0800dad0 <_sbrk_r>:
 800dad0:	b538      	push	{r3, r4, r5, lr}
 800dad2:	4d06      	ldr	r5, [pc, #24]	@ (800daec <_sbrk_r+0x1c>)
 800dad4:	2300      	movs	r3, #0
 800dad6:	4604      	mov	r4, r0
 800dad8:	4608      	mov	r0, r1
 800dada:	602b      	str	r3, [r5, #0]
 800dadc:	f7f4 fdb6 	bl	800264c <_sbrk>
 800dae0:	1c43      	adds	r3, r0, #1
 800dae2:	d102      	bne.n	800daea <_sbrk_r+0x1a>
 800dae4:	682b      	ldr	r3, [r5, #0]
 800dae6:	b103      	cbz	r3, 800daea <_sbrk_r+0x1a>
 800dae8:	6023      	str	r3, [r4, #0]
 800daea:	bd38      	pop	{r3, r4, r5, pc}
 800daec:	20000b38 	.word	0x20000b38

0800daf0 <memcpy>:
 800daf0:	440a      	add	r2, r1
 800daf2:	4291      	cmp	r1, r2
 800daf4:	f100 33ff 	add.w	r3, r0, #4294967295
 800daf8:	d100      	bne.n	800dafc <memcpy+0xc>
 800dafa:	4770      	bx	lr
 800dafc:	b510      	push	{r4, lr}
 800dafe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db02:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db06:	4291      	cmp	r1, r2
 800db08:	d1f9      	bne.n	800dafe <memcpy+0xe>
 800db0a:	bd10      	pop	{r4, pc}
 800db0c:	0000      	movs	r0, r0
	...

0800db10 <nan>:
 800db10:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800db18 <nan+0x8>
 800db14:	4770      	bx	lr
 800db16:	bf00      	nop
 800db18:	00000000 	.word	0x00000000
 800db1c:	7ff80000 	.word	0x7ff80000

0800db20 <__assert_func>:
 800db20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800db22:	4614      	mov	r4, r2
 800db24:	461a      	mov	r2, r3
 800db26:	4b09      	ldr	r3, [pc, #36]	@ (800db4c <__assert_func+0x2c>)
 800db28:	681b      	ldr	r3, [r3, #0]
 800db2a:	4605      	mov	r5, r0
 800db2c:	68d8      	ldr	r0, [r3, #12]
 800db2e:	b954      	cbnz	r4, 800db46 <__assert_func+0x26>
 800db30:	4b07      	ldr	r3, [pc, #28]	@ (800db50 <__assert_func+0x30>)
 800db32:	461c      	mov	r4, r3
 800db34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800db38:	9100      	str	r1, [sp, #0]
 800db3a:	462b      	mov	r3, r5
 800db3c:	4905      	ldr	r1, [pc, #20]	@ (800db54 <__assert_func+0x34>)
 800db3e:	f000 fba7 	bl	800e290 <fiprintf>
 800db42:	f000 fc3b 	bl	800e3bc <abort>
 800db46:	4b04      	ldr	r3, [pc, #16]	@ (800db58 <__assert_func+0x38>)
 800db48:	e7f4      	b.n	800db34 <__assert_func+0x14>
 800db4a:	bf00      	nop
 800db4c:	20000020 	.word	0x20000020
 800db50:	0800f6dd 	.word	0x0800f6dd
 800db54:	0800f6af 	.word	0x0800f6af
 800db58:	0800f6a2 	.word	0x0800f6a2

0800db5c <_calloc_r>:
 800db5c:	b570      	push	{r4, r5, r6, lr}
 800db5e:	fba1 5402 	umull	r5, r4, r1, r2
 800db62:	b93c      	cbnz	r4, 800db74 <_calloc_r+0x18>
 800db64:	4629      	mov	r1, r5
 800db66:	f7fd ffeb 	bl	800bb40 <_malloc_r>
 800db6a:	4606      	mov	r6, r0
 800db6c:	b928      	cbnz	r0, 800db7a <_calloc_r+0x1e>
 800db6e:	2600      	movs	r6, #0
 800db70:	4630      	mov	r0, r6
 800db72:	bd70      	pop	{r4, r5, r6, pc}
 800db74:	220c      	movs	r2, #12
 800db76:	6002      	str	r2, [r0, #0]
 800db78:	e7f9      	b.n	800db6e <_calloc_r+0x12>
 800db7a:	462a      	mov	r2, r5
 800db7c:	4621      	mov	r1, r4
 800db7e:	f7fd f898 	bl	800acb2 <memset>
 800db82:	e7f5      	b.n	800db70 <_calloc_r+0x14>

0800db84 <rshift>:
 800db84:	6903      	ldr	r3, [r0, #16]
 800db86:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800db8a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800db8e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800db92:	f100 0414 	add.w	r4, r0, #20
 800db96:	dd45      	ble.n	800dc24 <rshift+0xa0>
 800db98:	f011 011f 	ands.w	r1, r1, #31
 800db9c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800dba0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800dba4:	d10c      	bne.n	800dbc0 <rshift+0x3c>
 800dba6:	f100 0710 	add.w	r7, r0, #16
 800dbaa:	4629      	mov	r1, r5
 800dbac:	42b1      	cmp	r1, r6
 800dbae:	d334      	bcc.n	800dc1a <rshift+0x96>
 800dbb0:	1a9b      	subs	r3, r3, r2
 800dbb2:	009b      	lsls	r3, r3, #2
 800dbb4:	1eea      	subs	r2, r5, #3
 800dbb6:	4296      	cmp	r6, r2
 800dbb8:	bf38      	it	cc
 800dbba:	2300      	movcc	r3, #0
 800dbbc:	4423      	add	r3, r4
 800dbbe:	e015      	b.n	800dbec <rshift+0x68>
 800dbc0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800dbc4:	f1c1 0820 	rsb	r8, r1, #32
 800dbc8:	40cf      	lsrs	r7, r1
 800dbca:	f105 0e04 	add.w	lr, r5, #4
 800dbce:	46a1      	mov	r9, r4
 800dbd0:	4576      	cmp	r6, lr
 800dbd2:	46f4      	mov	ip, lr
 800dbd4:	d815      	bhi.n	800dc02 <rshift+0x7e>
 800dbd6:	1a9a      	subs	r2, r3, r2
 800dbd8:	0092      	lsls	r2, r2, #2
 800dbda:	3a04      	subs	r2, #4
 800dbdc:	3501      	adds	r5, #1
 800dbde:	42ae      	cmp	r6, r5
 800dbe0:	bf38      	it	cc
 800dbe2:	2200      	movcc	r2, #0
 800dbe4:	18a3      	adds	r3, r4, r2
 800dbe6:	50a7      	str	r7, [r4, r2]
 800dbe8:	b107      	cbz	r7, 800dbec <rshift+0x68>
 800dbea:	3304      	adds	r3, #4
 800dbec:	1b1a      	subs	r2, r3, r4
 800dbee:	42a3      	cmp	r3, r4
 800dbf0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800dbf4:	bf08      	it	eq
 800dbf6:	2300      	moveq	r3, #0
 800dbf8:	6102      	str	r2, [r0, #16]
 800dbfa:	bf08      	it	eq
 800dbfc:	6143      	streq	r3, [r0, #20]
 800dbfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc02:	f8dc c000 	ldr.w	ip, [ip]
 800dc06:	fa0c fc08 	lsl.w	ip, ip, r8
 800dc0a:	ea4c 0707 	orr.w	r7, ip, r7
 800dc0e:	f849 7b04 	str.w	r7, [r9], #4
 800dc12:	f85e 7b04 	ldr.w	r7, [lr], #4
 800dc16:	40cf      	lsrs	r7, r1
 800dc18:	e7da      	b.n	800dbd0 <rshift+0x4c>
 800dc1a:	f851 cb04 	ldr.w	ip, [r1], #4
 800dc1e:	f847 cf04 	str.w	ip, [r7, #4]!
 800dc22:	e7c3      	b.n	800dbac <rshift+0x28>
 800dc24:	4623      	mov	r3, r4
 800dc26:	e7e1      	b.n	800dbec <rshift+0x68>

0800dc28 <__hexdig_fun>:
 800dc28:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800dc2c:	2b09      	cmp	r3, #9
 800dc2e:	d802      	bhi.n	800dc36 <__hexdig_fun+0xe>
 800dc30:	3820      	subs	r0, #32
 800dc32:	b2c0      	uxtb	r0, r0
 800dc34:	4770      	bx	lr
 800dc36:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800dc3a:	2b05      	cmp	r3, #5
 800dc3c:	d801      	bhi.n	800dc42 <__hexdig_fun+0x1a>
 800dc3e:	3847      	subs	r0, #71	@ 0x47
 800dc40:	e7f7      	b.n	800dc32 <__hexdig_fun+0xa>
 800dc42:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800dc46:	2b05      	cmp	r3, #5
 800dc48:	d801      	bhi.n	800dc4e <__hexdig_fun+0x26>
 800dc4a:	3827      	subs	r0, #39	@ 0x27
 800dc4c:	e7f1      	b.n	800dc32 <__hexdig_fun+0xa>
 800dc4e:	2000      	movs	r0, #0
 800dc50:	4770      	bx	lr
	...

0800dc54 <__gethex>:
 800dc54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc58:	b085      	sub	sp, #20
 800dc5a:	468a      	mov	sl, r1
 800dc5c:	9302      	str	r3, [sp, #8]
 800dc5e:	680b      	ldr	r3, [r1, #0]
 800dc60:	9001      	str	r0, [sp, #4]
 800dc62:	4690      	mov	r8, r2
 800dc64:	1c9c      	adds	r4, r3, #2
 800dc66:	46a1      	mov	r9, r4
 800dc68:	f814 0b01 	ldrb.w	r0, [r4], #1
 800dc6c:	2830      	cmp	r0, #48	@ 0x30
 800dc6e:	d0fa      	beq.n	800dc66 <__gethex+0x12>
 800dc70:	eba9 0303 	sub.w	r3, r9, r3
 800dc74:	f1a3 0b02 	sub.w	fp, r3, #2
 800dc78:	f7ff ffd6 	bl	800dc28 <__hexdig_fun>
 800dc7c:	4605      	mov	r5, r0
 800dc7e:	2800      	cmp	r0, #0
 800dc80:	d168      	bne.n	800dd54 <__gethex+0x100>
 800dc82:	49a0      	ldr	r1, [pc, #640]	@ (800df04 <__gethex+0x2b0>)
 800dc84:	2201      	movs	r2, #1
 800dc86:	4648      	mov	r0, r9
 800dc88:	f7ff ff10 	bl	800daac <strncmp>
 800dc8c:	4607      	mov	r7, r0
 800dc8e:	2800      	cmp	r0, #0
 800dc90:	d167      	bne.n	800dd62 <__gethex+0x10e>
 800dc92:	f899 0001 	ldrb.w	r0, [r9, #1]
 800dc96:	4626      	mov	r6, r4
 800dc98:	f7ff ffc6 	bl	800dc28 <__hexdig_fun>
 800dc9c:	2800      	cmp	r0, #0
 800dc9e:	d062      	beq.n	800dd66 <__gethex+0x112>
 800dca0:	4623      	mov	r3, r4
 800dca2:	7818      	ldrb	r0, [r3, #0]
 800dca4:	2830      	cmp	r0, #48	@ 0x30
 800dca6:	4699      	mov	r9, r3
 800dca8:	f103 0301 	add.w	r3, r3, #1
 800dcac:	d0f9      	beq.n	800dca2 <__gethex+0x4e>
 800dcae:	f7ff ffbb 	bl	800dc28 <__hexdig_fun>
 800dcb2:	fab0 f580 	clz	r5, r0
 800dcb6:	096d      	lsrs	r5, r5, #5
 800dcb8:	f04f 0b01 	mov.w	fp, #1
 800dcbc:	464a      	mov	r2, r9
 800dcbe:	4616      	mov	r6, r2
 800dcc0:	3201      	adds	r2, #1
 800dcc2:	7830      	ldrb	r0, [r6, #0]
 800dcc4:	f7ff ffb0 	bl	800dc28 <__hexdig_fun>
 800dcc8:	2800      	cmp	r0, #0
 800dcca:	d1f8      	bne.n	800dcbe <__gethex+0x6a>
 800dccc:	498d      	ldr	r1, [pc, #564]	@ (800df04 <__gethex+0x2b0>)
 800dcce:	2201      	movs	r2, #1
 800dcd0:	4630      	mov	r0, r6
 800dcd2:	f7ff feeb 	bl	800daac <strncmp>
 800dcd6:	2800      	cmp	r0, #0
 800dcd8:	d13f      	bne.n	800dd5a <__gethex+0x106>
 800dcda:	b944      	cbnz	r4, 800dcee <__gethex+0x9a>
 800dcdc:	1c74      	adds	r4, r6, #1
 800dcde:	4622      	mov	r2, r4
 800dce0:	4616      	mov	r6, r2
 800dce2:	3201      	adds	r2, #1
 800dce4:	7830      	ldrb	r0, [r6, #0]
 800dce6:	f7ff ff9f 	bl	800dc28 <__hexdig_fun>
 800dcea:	2800      	cmp	r0, #0
 800dcec:	d1f8      	bne.n	800dce0 <__gethex+0x8c>
 800dcee:	1ba4      	subs	r4, r4, r6
 800dcf0:	00a7      	lsls	r7, r4, #2
 800dcf2:	7833      	ldrb	r3, [r6, #0]
 800dcf4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800dcf8:	2b50      	cmp	r3, #80	@ 0x50
 800dcfa:	d13e      	bne.n	800dd7a <__gethex+0x126>
 800dcfc:	7873      	ldrb	r3, [r6, #1]
 800dcfe:	2b2b      	cmp	r3, #43	@ 0x2b
 800dd00:	d033      	beq.n	800dd6a <__gethex+0x116>
 800dd02:	2b2d      	cmp	r3, #45	@ 0x2d
 800dd04:	d034      	beq.n	800dd70 <__gethex+0x11c>
 800dd06:	1c71      	adds	r1, r6, #1
 800dd08:	2400      	movs	r4, #0
 800dd0a:	7808      	ldrb	r0, [r1, #0]
 800dd0c:	f7ff ff8c 	bl	800dc28 <__hexdig_fun>
 800dd10:	1e43      	subs	r3, r0, #1
 800dd12:	b2db      	uxtb	r3, r3
 800dd14:	2b18      	cmp	r3, #24
 800dd16:	d830      	bhi.n	800dd7a <__gethex+0x126>
 800dd18:	f1a0 0210 	sub.w	r2, r0, #16
 800dd1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dd20:	f7ff ff82 	bl	800dc28 <__hexdig_fun>
 800dd24:	f100 3cff 	add.w	ip, r0, #4294967295
 800dd28:	fa5f fc8c 	uxtb.w	ip, ip
 800dd2c:	f1bc 0f18 	cmp.w	ip, #24
 800dd30:	f04f 030a 	mov.w	r3, #10
 800dd34:	d91e      	bls.n	800dd74 <__gethex+0x120>
 800dd36:	b104      	cbz	r4, 800dd3a <__gethex+0xe6>
 800dd38:	4252      	negs	r2, r2
 800dd3a:	4417      	add	r7, r2
 800dd3c:	f8ca 1000 	str.w	r1, [sl]
 800dd40:	b1ed      	cbz	r5, 800dd7e <__gethex+0x12a>
 800dd42:	f1bb 0f00 	cmp.w	fp, #0
 800dd46:	bf0c      	ite	eq
 800dd48:	2506      	moveq	r5, #6
 800dd4a:	2500      	movne	r5, #0
 800dd4c:	4628      	mov	r0, r5
 800dd4e:	b005      	add	sp, #20
 800dd50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd54:	2500      	movs	r5, #0
 800dd56:	462c      	mov	r4, r5
 800dd58:	e7b0      	b.n	800dcbc <__gethex+0x68>
 800dd5a:	2c00      	cmp	r4, #0
 800dd5c:	d1c7      	bne.n	800dcee <__gethex+0x9a>
 800dd5e:	4627      	mov	r7, r4
 800dd60:	e7c7      	b.n	800dcf2 <__gethex+0x9e>
 800dd62:	464e      	mov	r6, r9
 800dd64:	462f      	mov	r7, r5
 800dd66:	2501      	movs	r5, #1
 800dd68:	e7c3      	b.n	800dcf2 <__gethex+0x9e>
 800dd6a:	2400      	movs	r4, #0
 800dd6c:	1cb1      	adds	r1, r6, #2
 800dd6e:	e7cc      	b.n	800dd0a <__gethex+0xb6>
 800dd70:	2401      	movs	r4, #1
 800dd72:	e7fb      	b.n	800dd6c <__gethex+0x118>
 800dd74:	fb03 0002 	mla	r0, r3, r2, r0
 800dd78:	e7ce      	b.n	800dd18 <__gethex+0xc4>
 800dd7a:	4631      	mov	r1, r6
 800dd7c:	e7de      	b.n	800dd3c <__gethex+0xe8>
 800dd7e:	eba6 0309 	sub.w	r3, r6, r9
 800dd82:	3b01      	subs	r3, #1
 800dd84:	4629      	mov	r1, r5
 800dd86:	2b07      	cmp	r3, #7
 800dd88:	dc0a      	bgt.n	800dda0 <__gethex+0x14c>
 800dd8a:	9801      	ldr	r0, [sp, #4]
 800dd8c:	f7fd ff64 	bl	800bc58 <_Balloc>
 800dd90:	4604      	mov	r4, r0
 800dd92:	b940      	cbnz	r0, 800dda6 <__gethex+0x152>
 800dd94:	4b5c      	ldr	r3, [pc, #368]	@ (800df08 <__gethex+0x2b4>)
 800dd96:	4602      	mov	r2, r0
 800dd98:	21e4      	movs	r1, #228	@ 0xe4
 800dd9a:	485c      	ldr	r0, [pc, #368]	@ (800df0c <__gethex+0x2b8>)
 800dd9c:	f7ff fec0 	bl	800db20 <__assert_func>
 800dda0:	3101      	adds	r1, #1
 800dda2:	105b      	asrs	r3, r3, #1
 800dda4:	e7ef      	b.n	800dd86 <__gethex+0x132>
 800dda6:	f100 0a14 	add.w	sl, r0, #20
 800ddaa:	2300      	movs	r3, #0
 800ddac:	4655      	mov	r5, sl
 800ddae:	469b      	mov	fp, r3
 800ddb0:	45b1      	cmp	r9, r6
 800ddb2:	d337      	bcc.n	800de24 <__gethex+0x1d0>
 800ddb4:	f845 bb04 	str.w	fp, [r5], #4
 800ddb8:	eba5 050a 	sub.w	r5, r5, sl
 800ddbc:	10ad      	asrs	r5, r5, #2
 800ddbe:	6125      	str	r5, [r4, #16]
 800ddc0:	4658      	mov	r0, fp
 800ddc2:	f7fe f83b 	bl	800be3c <__hi0bits>
 800ddc6:	016d      	lsls	r5, r5, #5
 800ddc8:	f8d8 6000 	ldr.w	r6, [r8]
 800ddcc:	1a2d      	subs	r5, r5, r0
 800ddce:	42b5      	cmp	r5, r6
 800ddd0:	dd54      	ble.n	800de7c <__gethex+0x228>
 800ddd2:	1bad      	subs	r5, r5, r6
 800ddd4:	4629      	mov	r1, r5
 800ddd6:	4620      	mov	r0, r4
 800ddd8:	f7fe fbcf 	bl	800c57a <__any_on>
 800dddc:	4681      	mov	r9, r0
 800ddde:	b178      	cbz	r0, 800de00 <__gethex+0x1ac>
 800dde0:	1e6b      	subs	r3, r5, #1
 800dde2:	1159      	asrs	r1, r3, #5
 800dde4:	f003 021f 	and.w	r2, r3, #31
 800dde8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ddec:	f04f 0901 	mov.w	r9, #1
 800ddf0:	fa09 f202 	lsl.w	r2, r9, r2
 800ddf4:	420a      	tst	r2, r1
 800ddf6:	d003      	beq.n	800de00 <__gethex+0x1ac>
 800ddf8:	454b      	cmp	r3, r9
 800ddfa:	dc36      	bgt.n	800de6a <__gethex+0x216>
 800ddfc:	f04f 0902 	mov.w	r9, #2
 800de00:	4629      	mov	r1, r5
 800de02:	4620      	mov	r0, r4
 800de04:	f7ff febe 	bl	800db84 <rshift>
 800de08:	442f      	add	r7, r5
 800de0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800de0e:	42bb      	cmp	r3, r7
 800de10:	da42      	bge.n	800de98 <__gethex+0x244>
 800de12:	9801      	ldr	r0, [sp, #4]
 800de14:	4621      	mov	r1, r4
 800de16:	f7fd ff5f 	bl	800bcd8 <_Bfree>
 800de1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800de1c:	2300      	movs	r3, #0
 800de1e:	6013      	str	r3, [r2, #0]
 800de20:	25a3      	movs	r5, #163	@ 0xa3
 800de22:	e793      	b.n	800dd4c <__gethex+0xf8>
 800de24:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800de28:	2a2e      	cmp	r2, #46	@ 0x2e
 800de2a:	d012      	beq.n	800de52 <__gethex+0x1fe>
 800de2c:	2b20      	cmp	r3, #32
 800de2e:	d104      	bne.n	800de3a <__gethex+0x1e6>
 800de30:	f845 bb04 	str.w	fp, [r5], #4
 800de34:	f04f 0b00 	mov.w	fp, #0
 800de38:	465b      	mov	r3, fp
 800de3a:	7830      	ldrb	r0, [r6, #0]
 800de3c:	9303      	str	r3, [sp, #12]
 800de3e:	f7ff fef3 	bl	800dc28 <__hexdig_fun>
 800de42:	9b03      	ldr	r3, [sp, #12]
 800de44:	f000 000f 	and.w	r0, r0, #15
 800de48:	4098      	lsls	r0, r3
 800de4a:	ea4b 0b00 	orr.w	fp, fp, r0
 800de4e:	3304      	adds	r3, #4
 800de50:	e7ae      	b.n	800ddb0 <__gethex+0x15c>
 800de52:	45b1      	cmp	r9, r6
 800de54:	d8ea      	bhi.n	800de2c <__gethex+0x1d8>
 800de56:	492b      	ldr	r1, [pc, #172]	@ (800df04 <__gethex+0x2b0>)
 800de58:	9303      	str	r3, [sp, #12]
 800de5a:	2201      	movs	r2, #1
 800de5c:	4630      	mov	r0, r6
 800de5e:	f7ff fe25 	bl	800daac <strncmp>
 800de62:	9b03      	ldr	r3, [sp, #12]
 800de64:	2800      	cmp	r0, #0
 800de66:	d1e1      	bne.n	800de2c <__gethex+0x1d8>
 800de68:	e7a2      	b.n	800ddb0 <__gethex+0x15c>
 800de6a:	1ea9      	subs	r1, r5, #2
 800de6c:	4620      	mov	r0, r4
 800de6e:	f7fe fb84 	bl	800c57a <__any_on>
 800de72:	2800      	cmp	r0, #0
 800de74:	d0c2      	beq.n	800ddfc <__gethex+0x1a8>
 800de76:	f04f 0903 	mov.w	r9, #3
 800de7a:	e7c1      	b.n	800de00 <__gethex+0x1ac>
 800de7c:	da09      	bge.n	800de92 <__gethex+0x23e>
 800de7e:	1b75      	subs	r5, r6, r5
 800de80:	4621      	mov	r1, r4
 800de82:	9801      	ldr	r0, [sp, #4]
 800de84:	462a      	mov	r2, r5
 800de86:	f7fe f93f 	bl	800c108 <__lshift>
 800de8a:	1b7f      	subs	r7, r7, r5
 800de8c:	4604      	mov	r4, r0
 800de8e:	f100 0a14 	add.w	sl, r0, #20
 800de92:	f04f 0900 	mov.w	r9, #0
 800de96:	e7b8      	b.n	800de0a <__gethex+0x1b6>
 800de98:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800de9c:	42bd      	cmp	r5, r7
 800de9e:	dd6f      	ble.n	800df80 <__gethex+0x32c>
 800dea0:	1bed      	subs	r5, r5, r7
 800dea2:	42ae      	cmp	r6, r5
 800dea4:	dc34      	bgt.n	800df10 <__gethex+0x2bc>
 800dea6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800deaa:	2b02      	cmp	r3, #2
 800deac:	d022      	beq.n	800def4 <__gethex+0x2a0>
 800deae:	2b03      	cmp	r3, #3
 800deb0:	d024      	beq.n	800defc <__gethex+0x2a8>
 800deb2:	2b01      	cmp	r3, #1
 800deb4:	d115      	bne.n	800dee2 <__gethex+0x28e>
 800deb6:	42ae      	cmp	r6, r5
 800deb8:	d113      	bne.n	800dee2 <__gethex+0x28e>
 800deba:	2e01      	cmp	r6, #1
 800debc:	d10b      	bne.n	800ded6 <__gethex+0x282>
 800debe:	9a02      	ldr	r2, [sp, #8]
 800dec0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800dec4:	6013      	str	r3, [r2, #0]
 800dec6:	2301      	movs	r3, #1
 800dec8:	6123      	str	r3, [r4, #16]
 800deca:	f8ca 3000 	str.w	r3, [sl]
 800dece:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ded0:	2562      	movs	r5, #98	@ 0x62
 800ded2:	601c      	str	r4, [r3, #0]
 800ded4:	e73a      	b.n	800dd4c <__gethex+0xf8>
 800ded6:	1e71      	subs	r1, r6, #1
 800ded8:	4620      	mov	r0, r4
 800deda:	f7fe fb4e 	bl	800c57a <__any_on>
 800dede:	2800      	cmp	r0, #0
 800dee0:	d1ed      	bne.n	800debe <__gethex+0x26a>
 800dee2:	9801      	ldr	r0, [sp, #4]
 800dee4:	4621      	mov	r1, r4
 800dee6:	f7fd fef7 	bl	800bcd8 <_Bfree>
 800deea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800deec:	2300      	movs	r3, #0
 800deee:	6013      	str	r3, [r2, #0]
 800def0:	2550      	movs	r5, #80	@ 0x50
 800def2:	e72b      	b.n	800dd4c <__gethex+0xf8>
 800def4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800def6:	2b00      	cmp	r3, #0
 800def8:	d1f3      	bne.n	800dee2 <__gethex+0x28e>
 800defa:	e7e0      	b.n	800debe <__gethex+0x26a>
 800defc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800defe:	2b00      	cmp	r3, #0
 800df00:	d1dd      	bne.n	800debe <__gethex+0x26a>
 800df02:	e7ee      	b.n	800dee2 <__gethex+0x28e>
 800df04:	0800f530 	.word	0x0800f530
 800df08:	0800f3c9 	.word	0x0800f3c9
 800df0c:	0800f6de 	.word	0x0800f6de
 800df10:	1e6f      	subs	r7, r5, #1
 800df12:	f1b9 0f00 	cmp.w	r9, #0
 800df16:	d130      	bne.n	800df7a <__gethex+0x326>
 800df18:	b127      	cbz	r7, 800df24 <__gethex+0x2d0>
 800df1a:	4639      	mov	r1, r7
 800df1c:	4620      	mov	r0, r4
 800df1e:	f7fe fb2c 	bl	800c57a <__any_on>
 800df22:	4681      	mov	r9, r0
 800df24:	117a      	asrs	r2, r7, #5
 800df26:	2301      	movs	r3, #1
 800df28:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800df2c:	f007 071f 	and.w	r7, r7, #31
 800df30:	40bb      	lsls	r3, r7
 800df32:	4213      	tst	r3, r2
 800df34:	4629      	mov	r1, r5
 800df36:	4620      	mov	r0, r4
 800df38:	bf18      	it	ne
 800df3a:	f049 0902 	orrne.w	r9, r9, #2
 800df3e:	f7ff fe21 	bl	800db84 <rshift>
 800df42:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800df46:	1b76      	subs	r6, r6, r5
 800df48:	2502      	movs	r5, #2
 800df4a:	f1b9 0f00 	cmp.w	r9, #0
 800df4e:	d047      	beq.n	800dfe0 <__gethex+0x38c>
 800df50:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800df54:	2b02      	cmp	r3, #2
 800df56:	d015      	beq.n	800df84 <__gethex+0x330>
 800df58:	2b03      	cmp	r3, #3
 800df5a:	d017      	beq.n	800df8c <__gethex+0x338>
 800df5c:	2b01      	cmp	r3, #1
 800df5e:	d109      	bne.n	800df74 <__gethex+0x320>
 800df60:	f019 0f02 	tst.w	r9, #2
 800df64:	d006      	beq.n	800df74 <__gethex+0x320>
 800df66:	f8da 3000 	ldr.w	r3, [sl]
 800df6a:	ea49 0903 	orr.w	r9, r9, r3
 800df6e:	f019 0f01 	tst.w	r9, #1
 800df72:	d10e      	bne.n	800df92 <__gethex+0x33e>
 800df74:	f045 0510 	orr.w	r5, r5, #16
 800df78:	e032      	b.n	800dfe0 <__gethex+0x38c>
 800df7a:	f04f 0901 	mov.w	r9, #1
 800df7e:	e7d1      	b.n	800df24 <__gethex+0x2d0>
 800df80:	2501      	movs	r5, #1
 800df82:	e7e2      	b.n	800df4a <__gethex+0x2f6>
 800df84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df86:	f1c3 0301 	rsb	r3, r3, #1
 800df8a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800df8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df8e:	2b00      	cmp	r3, #0
 800df90:	d0f0      	beq.n	800df74 <__gethex+0x320>
 800df92:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800df96:	f104 0314 	add.w	r3, r4, #20
 800df9a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800df9e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800dfa2:	f04f 0c00 	mov.w	ip, #0
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	f853 2b04 	ldr.w	r2, [r3], #4
 800dfac:	f1b2 3fff 	cmp.w	r2, #4294967295
 800dfb0:	d01b      	beq.n	800dfea <__gethex+0x396>
 800dfb2:	3201      	adds	r2, #1
 800dfb4:	6002      	str	r2, [r0, #0]
 800dfb6:	2d02      	cmp	r5, #2
 800dfb8:	f104 0314 	add.w	r3, r4, #20
 800dfbc:	d13c      	bne.n	800e038 <__gethex+0x3e4>
 800dfbe:	f8d8 2000 	ldr.w	r2, [r8]
 800dfc2:	3a01      	subs	r2, #1
 800dfc4:	42b2      	cmp	r2, r6
 800dfc6:	d109      	bne.n	800dfdc <__gethex+0x388>
 800dfc8:	1171      	asrs	r1, r6, #5
 800dfca:	2201      	movs	r2, #1
 800dfcc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dfd0:	f006 061f 	and.w	r6, r6, #31
 800dfd4:	fa02 f606 	lsl.w	r6, r2, r6
 800dfd8:	421e      	tst	r6, r3
 800dfda:	d13a      	bne.n	800e052 <__gethex+0x3fe>
 800dfdc:	f045 0520 	orr.w	r5, r5, #32
 800dfe0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dfe2:	601c      	str	r4, [r3, #0]
 800dfe4:	9b02      	ldr	r3, [sp, #8]
 800dfe6:	601f      	str	r7, [r3, #0]
 800dfe8:	e6b0      	b.n	800dd4c <__gethex+0xf8>
 800dfea:	4299      	cmp	r1, r3
 800dfec:	f843 cc04 	str.w	ip, [r3, #-4]
 800dff0:	d8d9      	bhi.n	800dfa6 <__gethex+0x352>
 800dff2:	68a3      	ldr	r3, [r4, #8]
 800dff4:	459b      	cmp	fp, r3
 800dff6:	db17      	blt.n	800e028 <__gethex+0x3d4>
 800dff8:	6861      	ldr	r1, [r4, #4]
 800dffa:	9801      	ldr	r0, [sp, #4]
 800dffc:	3101      	adds	r1, #1
 800dffe:	f7fd fe2b 	bl	800bc58 <_Balloc>
 800e002:	4681      	mov	r9, r0
 800e004:	b918      	cbnz	r0, 800e00e <__gethex+0x3ba>
 800e006:	4b1a      	ldr	r3, [pc, #104]	@ (800e070 <__gethex+0x41c>)
 800e008:	4602      	mov	r2, r0
 800e00a:	2184      	movs	r1, #132	@ 0x84
 800e00c:	e6c5      	b.n	800dd9a <__gethex+0x146>
 800e00e:	6922      	ldr	r2, [r4, #16]
 800e010:	3202      	adds	r2, #2
 800e012:	f104 010c 	add.w	r1, r4, #12
 800e016:	0092      	lsls	r2, r2, #2
 800e018:	300c      	adds	r0, #12
 800e01a:	f7ff fd69 	bl	800daf0 <memcpy>
 800e01e:	4621      	mov	r1, r4
 800e020:	9801      	ldr	r0, [sp, #4]
 800e022:	f7fd fe59 	bl	800bcd8 <_Bfree>
 800e026:	464c      	mov	r4, r9
 800e028:	6923      	ldr	r3, [r4, #16]
 800e02a:	1c5a      	adds	r2, r3, #1
 800e02c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e030:	6122      	str	r2, [r4, #16]
 800e032:	2201      	movs	r2, #1
 800e034:	615a      	str	r2, [r3, #20]
 800e036:	e7be      	b.n	800dfb6 <__gethex+0x362>
 800e038:	6922      	ldr	r2, [r4, #16]
 800e03a:	455a      	cmp	r2, fp
 800e03c:	dd0b      	ble.n	800e056 <__gethex+0x402>
 800e03e:	2101      	movs	r1, #1
 800e040:	4620      	mov	r0, r4
 800e042:	f7ff fd9f 	bl	800db84 <rshift>
 800e046:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e04a:	3701      	adds	r7, #1
 800e04c:	42bb      	cmp	r3, r7
 800e04e:	f6ff aee0 	blt.w	800de12 <__gethex+0x1be>
 800e052:	2501      	movs	r5, #1
 800e054:	e7c2      	b.n	800dfdc <__gethex+0x388>
 800e056:	f016 061f 	ands.w	r6, r6, #31
 800e05a:	d0fa      	beq.n	800e052 <__gethex+0x3fe>
 800e05c:	4453      	add	r3, sl
 800e05e:	f1c6 0620 	rsb	r6, r6, #32
 800e062:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800e066:	f7fd fee9 	bl	800be3c <__hi0bits>
 800e06a:	42b0      	cmp	r0, r6
 800e06c:	dbe7      	blt.n	800e03e <__gethex+0x3ea>
 800e06e:	e7f0      	b.n	800e052 <__gethex+0x3fe>
 800e070:	0800f3c9 	.word	0x0800f3c9

0800e074 <L_shift>:
 800e074:	f1c2 0208 	rsb	r2, r2, #8
 800e078:	0092      	lsls	r2, r2, #2
 800e07a:	b570      	push	{r4, r5, r6, lr}
 800e07c:	f1c2 0620 	rsb	r6, r2, #32
 800e080:	6843      	ldr	r3, [r0, #4]
 800e082:	6804      	ldr	r4, [r0, #0]
 800e084:	fa03 f506 	lsl.w	r5, r3, r6
 800e088:	432c      	orrs	r4, r5
 800e08a:	40d3      	lsrs	r3, r2
 800e08c:	6004      	str	r4, [r0, #0]
 800e08e:	f840 3f04 	str.w	r3, [r0, #4]!
 800e092:	4288      	cmp	r0, r1
 800e094:	d3f4      	bcc.n	800e080 <L_shift+0xc>
 800e096:	bd70      	pop	{r4, r5, r6, pc}

0800e098 <__match>:
 800e098:	b530      	push	{r4, r5, lr}
 800e09a:	6803      	ldr	r3, [r0, #0]
 800e09c:	3301      	adds	r3, #1
 800e09e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e0a2:	b914      	cbnz	r4, 800e0aa <__match+0x12>
 800e0a4:	6003      	str	r3, [r0, #0]
 800e0a6:	2001      	movs	r0, #1
 800e0a8:	bd30      	pop	{r4, r5, pc}
 800e0aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e0ae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800e0b2:	2d19      	cmp	r5, #25
 800e0b4:	bf98      	it	ls
 800e0b6:	3220      	addls	r2, #32
 800e0b8:	42a2      	cmp	r2, r4
 800e0ba:	d0f0      	beq.n	800e09e <__match+0x6>
 800e0bc:	2000      	movs	r0, #0
 800e0be:	e7f3      	b.n	800e0a8 <__match+0x10>

0800e0c0 <__hexnan>:
 800e0c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0c4:	680b      	ldr	r3, [r1, #0]
 800e0c6:	6801      	ldr	r1, [r0, #0]
 800e0c8:	115e      	asrs	r6, r3, #5
 800e0ca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800e0ce:	f013 031f 	ands.w	r3, r3, #31
 800e0d2:	b087      	sub	sp, #28
 800e0d4:	bf18      	it	ne
 800e0d6:	3604      	addne	r6, #4
 800e0d8:	2500      	movs	r5, #0
 800e0da:	1f37      	subs	r7, r6, #4
 800e0dc:	4682      	mov	sl, r0
 800e0de:	4690      	mov	r8, r2
 800e0e0:	9301      	str	r3, [sp, #4]
 800e0e2:	f846 5c04 	str.w	r5, [r6, #-4]
 800e0e6:	46b9      	mov	r9, r7
 800e0e8:	463c      	mov	r4, r7
 800e0ea:	9502      	str	r5, [sp, #8]
 800e0ec:	46ab      	mov	fp, r5
 800e0ee:	784a      	ldrb	r2, [r1, #1]
 800e0f0:	1c4b      	adds	r3, r1, #1
 800e0f2:	9303      	str	r3, [sp, #12]
 800e0f4:	b342      	cbz	r2, 800e148 <__hexnan+0x88>
 800e0f6:	4610      	mov	r0, r2
 800e0f8:	9105      	str	r1, [sp, #20]
 800e0fa:	9204      	str	r2, [sp, #16]
 800e0fc:	f7ff fd94 	bl	800dc28 <__hexdig_fun>
 800e100:	2800      	cmp	r0, #0
 800e102:	d151      	bne.n	800e1a8 <__hexnan+0xe8>
 800e104:	9a04      	ldr	r2, [sp, #16]
 800e106:	9905      	ldr	r1, [sp, #20]
 800e108:	2a20      	cmp	r2, #32
 800e10a:	d818      	bhi.n	800e13e <__hexnan+0x7e>
 800e10c:	9b02      	ldr	r3, [sp, #8]
 800e10e:	459b      	cmp	fp, r3
 800e110:	dd13      	ble.n	800e13a <__hexnan+0x7a>
 800e112:	454c      	cmp	r4, r9
 800e114:	d206      	bcs.n	800e124 <__hexnan+0x64>
 800e116:	2d07      	cmp	r5, #7
 800e118:	dc04      	bgt.n	800e124 <__hexnan+0x64>
 800e11a:	462a      	mov	r2, r5
 800e11c:	4649      	mov	r1, r9
 800e11e:	4620      	mov	r0, r4
 800e120:	f7ff ffa8 	bl	800e074 <L_shift>
 800e124:	4544      	cmp	r4, r8
 800e126:	d952      	bls.n	800e1ce <__hexnan+0x10e>
 800e128:	2300      	movs	r3, #0
 800e12a:	f1a4 0904 	sub.w	r9, r4, #4
 800e12e:	f844 3c04 	str.w	r3, [r4, #-4]
 800e132:	f8cd b008 	str.w	fp, [sp, #8]
 800e136:	464c      	mov	r4, r9
 800e138:	461d      	mov	r5, r3
 800e13a:	9903      	ldr	r1, [sp, #12]
 800e13c:	e7d7      	b.n	800e0ee <__hexnan+0x2e>
 800e13e:	2a29      	cmp	r2, #41	@ 0x29
 800e140:	d157      	bne.n	800e1f2 <__hexnan+0x132>
 800e142:	3102      	adds	r1, #2
 800e144:	f8ca 1000 	str.w	r1, [sl]
 800e148:	f1bb 0f00 	cmp.w	fp, #0
 800e14c:	d051      	beq.n	800e1f2 <__hexnan+0x132>
 800e14e:	454c      	cmp	r4, r9
 800e150:	d206      	bcs.n	800e160 <__hexnan+0xa0>
 800e152:	2d07      	cmp	r5, #7
 800e154:	dc04      	bgt.n	800e160 <__hexnan+0xa0>
 800e156:	462a      	mov	r2, r5
 800e158:	4649      	mov	r1, r9
 800e15a:	4620      	mov	r0, r4
 800e15c:	f7ff ff8a 	bl	800e074 <L_shift>
 800e160:	4544      	cmp	r4, r8
 800e162:	d936      	bls.n	800e1d2 <__hexnan+0x112>
 800e164:	f1a8 0204 	sub.w	r2, r8, #4
 800e168:	4623      	mov	r3, r4
 800e16a:	f853 1b04 	ldr.w	r1, [r3], #4
 800e16e:	f842 1f04 	str.w	r1, [r2, #4]!
 800e172:	429f      	cmp	r7, r3
 800e174:	d2f9      	bcs.n	800e16a <__hexnan+0xaa>
 800e176:	1b3b      	subs	r3, r7, r4
 800e178:	f023 0303 	bic.w	r3, r3, #3
 800e17c:	3304      	adds	r3, #4
 800e17e:	3401      	adds	r4, #1
 800e180:	3e03      	subs	r6, #3
 800e182:	42b4      	cmp	r4, r6
 800e184:	bf88      	it	hi
 800e186:	2304      	movhi	r3, #4
 800e188:	4443      	add	r3, r8
 800e18a:	2200      	movs	r2, #0
 800e18c:	f843 2b04 	str.w	r2, [r3], #4
 800e190:	429f      	cmp	r7, r3
 800e192:	d2fb      	bcs.n	800e18c <__hexnan+0xcc>
 800e194:	683b      	ldr	r3, [r7, #0]
 800e196:	b91b      	cbnz	r3, 800e1a0 <__hexnan+0xe0>
 800e198:	4547      	cmp	r7, r8
 800e19a:	d128      	bne.n	800e1ee <__hexnan+0x12e>
 800e19c:	2301      	movs	r3, #1
 800e19e:	603b      	str	r3, [r7, #0]
 800e1a0:	2005      	movs	r0, #5
 800e1a2:	b007      	add	sp, #28
 800e1a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1a8:	3501      	adds	r5, #1
 800e1aa:	2d08      	cmp	r5, #8
 800e1ac:	f10b 0b01 	add.w	fp, fp, #1
 800e1b0:	dd06      	ble.n	800e1c0 <__hexnan+0x100>
 800e1b2:	4544      	cmp	r4, r8
 800e1b4:	d9c1      	bls.n	800e13a <__hexnan+0x7a>
 800e1b6:	2300      	movs	r3, #0
 800e1b8:	f844 3c04 	str.w	r3, [r4, #-4]
 800e1bc:	2501      	movs	r5, #1
 800e1be:	3c04      	subs	r4, #4
 800e1c0:	6822      	ldr	r2, [r4, #0]
 800e1c2:	f000 000f 	and.w	r0, r0, #15
 800e1c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e1ca:	6020      	str	r0, [r4, #0]
 800e1cc:	e7b5      	b.n	800e13a <__hexnan+0x7a>
 800e1ce:	2508      	movs	r5, #8
 800e1d0:	e7b3      	b.n	800e13a <__hexnan+0x7a>
 800e1d2:	9b01      	ldr	r3, [sp, #4]
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d0dd      	beq.n	800e194 <__hexnan+0xd4>
 800e1d8:	f1c3 0320 	rsb	r3, r3, #32
 800e1dc:	f04f 32ff 	mov.w	r2, #4294967295
 800e1e0:	40da      	lsrs	r2, r3
 800e1e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e1e6:	4013      	ands	r3, r2
 800e1e8:	f846 3c04 	str.w	r3, [r6, #-4]
 800e1ec:	e7d2      	b.n	800e194 <__hexnan+0xd4>
 800e1ee:	3f04      	subs	r7, #4
 800e1f0:	e7d0      	b.n	800e194 <__hexnan+0xd4>
 800e1f2:	2004      	movs	r0, #4
 800e1f4:	e7d5      	b.n	800e1a2 <__hexnan+0xe2>

0800e1f6 <__ascii_mbtowc>:
 800e1f6:	b082      	sub	sp, #8
 800e1f8:	b901      	cbnz	r1, 800e1fc <__ascii_mbtowc+0x6>
 800e1fa:	a901      	add	r1, sp, #4
 800e1fc:	b142      	cbz	r2, 800e210 <__ascii_mbtowc+0x1a>
 800e1fe:	b14b      	cbz	r3, 800e214 <__ascii_mbtowc+0x1e>
 800e200:	7813      	ldrb	r3, [r2, #0]
 800e202:	600b      	str	r3, [r1, #0]
 800e204:	7812      	ldrb	r2, [r2, #0]
 800e206:	1e10      	subs	r0, r2, #0
 800e208:	bf18      	it	ne
 800e20a:	2001      	movne	r0, #1
 800e20c:	b002      	add	sp, #8
 800e20e:	4770      	bx	lr
 800e210:	4610      	mov	r0, r2
 800e212:	e7fb      	b.n	800e20c <__ascii_mbtowc+0x16>
 800e214:	f06f 0001 	mvn.w	r0, #1
 800e218:	e7f8      	b.n	800e20c <__ascii_mbtowc+0x16>

0800e21a <_realloc_r>:
 800e21a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e21e:	4680      	mov	r8, r0
 800e220:	4615      	mov	r5, r2
 800e222:	460c      	mov	r4, r1
 800e224:	b921      	cbnz	r1, 800e230 <_realloc_r+0x16>
 800e226:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e22a:	4611      	mov	r1, r2
 800e22c:	f7fd bc88 	b.w	800bb40 <_malloc_r>
 800e230:	b92a      	cbnz	r2, 800e23e <_realloc_r+0x24>
 800e232:	f7fd fc11 	bl	800ba58 <_free_r>
 800e236:	2400      	movs	r4, #0
 800e238:	4620      	mov	r0, r4
 800e23a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e23e:	f000 f8c4 	bl	800e3ca <_malloc_usable_size_r>
 800e242:	4285      	cmp	r5, r0
 800e244:	4606      	mov	r6, r0
 800e246:	d802      	bhi.n	800e24e <_realloc_r+0x34>
 800e248:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800e24c:	d8f4      	bhi.n	800e238 <_realloc_r+0x1e>
 800e24e:	4629      	mov	r1, r5
 800e250:	4640      	mov	r0, r8
 800e252:	f7fd fc75 	bl	800bb40 <_malloc_r>
 800e256:	4607      	mov	r7, r0
 800e258:	2800      	cmp	r0, #0
 800e25a:	d0ec      	beq.n	800e236 <_realloc_r+0x1c>
 800e25c:	42b5      	cmp	r5, r6
 800e25e:	462a      	mov	r2, r5
 800e260:	4621      	mov	r1, r4
 800e262:	bf28      	it	cs
 800e264:	4632      	movcs	r2, r6
 800e266:	f7ff fc43 	bl	800daf0 <memcpy>
 800e26a:	4621      	mov	r1, r4
 800e26c:	4640      	mov	r0, r8
 800e26e:	f7fd fbf3 	bl	800ba58 <_free_r>
 800e272:	463c      	mov	r4, r7
 800e274:	e7e0      	b.n	800e238 <_realloc_r+0x1e>

0800e276 <__ascii_wctomb>:
 800e276:	4603      	mov	r3, r0
 800e278:	4608      	mov	r0, r1
 800e27a:	b141      	cbz	r1, 800e28e <__ascii_wctomb+0x18>
 800e27c:	2aff      	cmp	r2, #255	@ 0xff
 800e27e:	d904      	bls.n	800e28a <__ascii_wctomb+0x14>
 800e280:	228a      	movs	r2, #138	@ 0x8a
 800e282:	601a      	str	r2, [r3, #0]
 800e284:	f04f 30ff 	mov.w	r0, #4294967295
 800e288:	4770      	bx	lr
 800e28a:	700a      	strb	r2, [r1, #0]
 800e28c:	2001      	movs	r0, #1
 800e28e:	4770      	bx	lr

0800e290 <fiprintf>:
 800e290:	b40e      	push	{r1, r2, r3}
 800e292:	b503      	push	{r0, r1, lr}
 800e294:	4601      	mov	r1, r0
 800e296:	ab03      	add	r3, sp, #12
 800e298:	4805      	ldr	r0, [pc, #20]	@ (800e2b0 <fiprintf+0x20>)
 800e29a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e29e:	6800      	ldr	r0, [r0, #0]
 800e2a0:	9301      	str	r3, [sp, #4]
 800e2a2:	f7ff f991 	bl	800d5c8 <_vfiprintf_r>
 800e2a6:	b002      	add	sp, #8
 800e2a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e2ac:	b003      	add	sp, #12
 800e2ae:	4770      	bx	lr
 800e2b0:	20000020 	.word	0x20000020

0800e2b4 <__swhatbuf_r>:
 800e2b4:	b570      	push	{r4, r5, r6, lr}
 800e2b6:	460c      	mov	r4, r1
 800e2b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2bc:	2900      	cmp	r1, #0
 800e2be:	b096      	sub	sp, #88	@ 0x58
 800e2c0:	4615      	mov	r5, r2
 800e2c2:	461e      	mov	r6, r3
 800e2c4:	da0d      	bge.n	800e2e2 <__swhatbuf_r+0x2e>
 800e2c6:	89a3      	ldrh	r3, [r4, #12]
 800e2c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e2cc:	f04f 0100 	mov.w	r1, #0
 800e2d0:	bf14      	ite	ne
 800e2d2:	2340      	movne	r3, #64	@ 0x40
 800e2d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e2d8:	2000      	movs	r0, #0
 800e2da:	6031      	str	r1, [r6, #0]
 800e2dc:	602b      	str	r3, [r5, #0]
 800e2de:	b016      	add	sp, #88	@ 0x58
 800e2e0:	bd70      	pop	{r4, r5, r6, pc}
 800e2e2:	466a      	mov	r2, sp
 800e2e4:	f000 f848 	bl	800e378 <_fstat_r>
 800e2e8:	2800      	cmp	r0, #0
 800e2ea:	dbec      	blt.n	800e2c6 <__swhatbuf_r+0x12>
 800e2ec:	9901      	ldr	r1, [sp, #4]
 800e2ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e2f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e2f6:	4259      	negs	r1, r3
 800e2f8:	4159      	adcs	r1, r3
 800e2fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e2fe:	e7eb      	b.n	800e2d8 <__swhatbuf_r+0x24>

0800e300 <__smakebuf_r>:
 800e300:	898b      	ldrh	r3, [r1, #12]
 800e302:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e304:	079d      	lsls	r5, r3, #30
 800e306:	4606      	mov	r6, r0
 800e308:	460c      	mov	r4, r1
 800e30a:	d507      	bpl.n	800e31c <__smakebuf_r+0x1c>
 800e30c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e310:	6023      	str	r3, [r4, #0]
 800e312:	6123      	str	r3, [r4, #16]
 800e314:	2301      	movs	r3, #1
 800e316:	6163      	str	r3, [r4, #20]
 800e318:	b003      	add	sp, #12
 800e31a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e31c:	ab01      	add	r3, sp, #4
 800e31e:	466a      	mov	r2, sp
 800e320:	f7ff ffc8 	bl	800e2b4 <__swhatbuf_r>
 800e324:	9f00      	ldr	r7, [sp, #0]
 800e326:	4605      	mov	r5, r0
 800e328:	4639      	mov	r1, r7
 800e32a:	4630      	mov	r0, r6
 800e32c:	f7fd fc08 	bl	800bb40 <_malloc_r>
 800e330:	b948      	cbnz	r0, 800e346 <__smakebuf_r+0x46>
 800e332:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e336:	059a      	lsls	r2, r3, #22
 800e338:	d4ee      	bmi.n	800e318 <__smakebuf_r+0x18>
 800e33a:	f023 0303 	bic.w	r3, r3, #3
 800e33e:	f043 0302 	orr.w	r3, r3, #2
 800e342:	81a3      	strh	r3, [r4, #12]
 800e344:	e7e2      	b.n	800e30c <__smakebuf_r+0xc>
 800e346:	89a3      	ldrh	r3, [r4, #12]
 800e348:	6020      	str	r0, [r4, #0]
 800e34a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e34e:	81a3      	strh	r3, [r4, #12]
 800e350:	9b01      	ldr	r3, [sp, #4]
 800e352:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e356:	b15b      	cbz	r3, 800e370 <__smakebuf_r+0x70>
 800e358:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e35c:	4630      	mov	r0, r6
 800e35e:	f000 f81d 	bl	800e39c <_isatty_r>
 800e362:	b128      	cbz	r0, 800e370 <__smakebuf_r+0x70>
 800e364:	89a3      	ldrh	r3, [r4, #12]
 800e366:	f023 0303 	bic.w	r3, r3, #3
 800e36a:	f043 0301 	orr.w	r3, r3, #1
 800e36e:	81a3      	strh	r3, [r4, #12]
 800e370:	89a3      	ldrh	r3, [r4, #12]
 800e372:	431d      	orrs	r5, r3
 800e374:	81a5      	strh	r5, [r4, #12]
 800e376:	e7cf      	b.n	800e318 <__smakebuf_r+0x18>

0800e378 <_fstat_r>:
 800e378:	b538      	push	{r3, r4, r5, lr}
 800e37a:	4d07      	ldr	r5, [pc, #28]	@ (800e398 <_fstat_r+0x20>)
 800e37c:	2300      	movs	r3, #0
 800e37e:	4604      	mov	r4, r0
 800e380:	4608      	mov	r0, r1
 800e382:	4611      	mov	r1, r2
 800e384:	602b      	str	r3, [r5, #0]
 800e386:	f7f4 f939 	bl	80025fc <_fstat>
 800e38a:	1c43      	adds	r3, r0, #1
 800e38c:	d102      	bne.n	800e394 <_fstat_r+0x1c>
 800e38e:	682b      	ldr	r3, [r5, #0]
 800e390:	b103      	cbz	r3, 800e394 <_fstat_r+0x1c>
 800e392:	6023      	str	r3, [r4, #0]
 800e394:	bd38      	pop	{r3, r4, r5, pc}
 800e396:	bf00      	nop
 800e398:	20000b38 	.word	0x20000b38

0800e39c <_isatty_r>:
 800e39c:	b538      	push	{r3, r4, r5, lr}
 800e39e:	4d06      	ldr	r5, [pc, #24]	@ (800e3b8 <_isatty_r+0x1c>)
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	4604      	mov	r4, r0
 800e3a4:	4608      	mov	r0, r1
 800e3a6:	602b      	str	r3, [r5, #0]
 800e3a8:	f7f4 f938 	bl	800261c <_isatty>
 800e3ac:	1c43      	adds	r3, r0, #1
 800e3ae:	d102      	bne.n	800e3b6 <_isatty_r+0x1a>
 800e3b0:	682b      	ldr	r3, [r5, #0]
 800e3b2:	b103      	cbz	r3, 800e3b6 <_isatty_r+0x1a>
 800e3b4:	6023      	str	r3, [r4, #0]
 800e3b6:	bd38      	pop	{r3, r4, r5, pc}
 800e3b8:	20000b38 	.word	0x20000b38

0800e3bc <abort>:
 800e3bc:	b508      	push	{r3, lr}
 800e3be:	2006      	movs	r0, #6
 800e3c0:	f000 f834 	bl	800e42c <raise>
 800e3c4:	2001      	movs	r0, #1
 800e3c6:	f7f4 f8e5 	bl	8002594 <_exit>

0800e3ca <_malloc_usable_size_r>:
 800e3ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e3ce:	1f18      	subs	r0, r3, #4
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	bfbc      	itt	lt
 800e3d4:	580b      	ldrlt	r3, [r1, r0]
 800e3d6:	18c0      	addlt	r0, r0, r3
 800e3d8:	4770      	bx	lr

0800e3da <_raise_r>:
 800e3da:	291f      	cmp	r1, #31
 800e3dc:	b538      	push	{r3, r4, r5, lr}
 800e3de:	4605      	mov	r5, r0
 800e3e0:	460c      	mov	r4, r1
 800e3e2:	d904      	bls.n	800e3ee <_raise_r+0x14>
 800e3e4:	2316      	movs	r3, #22
 800e3e6:	6003      	str	r3, [r0, #0]
 800e3e8:	f04f 30ff 	mov.w	r0, #4294967295
 800e3ec:	bd38      	pop	{r3, r4, r5, pc}
 800e3ee:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800e3f0:	b112      	cbz	r2, 800e3f8 <_raise_r+0x1e>
 800e3f2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e3f6:	b94b      	cbnz	r3, 800e40c <_raise_r+0x32>
 800e3f8:	4628      	mov	r0, r5
 800e3fa:	f000 f831 	bl	800e460 <_getpid_r>
 800e3fe:	4622      	mov	r2, r4
 800e400:	4601      	mov	r1, r0
 800e402:	4628      	mov	r0, r5
 800e404:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e408:	f000 b818 	b.w	800e43c <_kill_r>
 800e40c:	2b01      	cmp	r3, #1
 800e40e:	d00a      	beq.n	800e426 <_raise_r+0x4c>
 800e410:	1c59      	adds	r1, r3, #1
 800e412:	d103      	bne.n	800e41c <_raise_r+0x42>
 800e414:	2316      	movs	r3, #22
 800e416:	6003      	str	r3, [r0, #0]
 800e418:	2001      	movs	r0, #1
 800e41a:	e7e7      	b.n	800e3ec <_raise_r+0x12>
 800e41c:	2100      	movs	r1, #0
 800e41e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800e422:	4620      	mov	r0, r4
 800e424:	4798      	blx	r3
 800e426:	2000      	movs	r0, #0
 800e428:	e7e0      	b.n	800e3ec <_raise_r+0x12>
	...

0800e42c <raise>:
 800e42c:	4b02      	ldr	r3, [pc, #8]	@ (800e438 <raise+0xc>)
 800e42e:	4601      	mov	r1, r0
 800e430:	6818      	ldr	r0, [r3, #0]
 800e432:	f7ff bfd2 	b.w	800e3da <_raise_r>
 800e436:	bf00      	nop
 800e438:	20000020 	.word	0x20000020

0800e43c <_kill_r>:
 800e43c:	b538      	push	{r3, r4, r5, lr}
 800e43e:	4d07      	ldr	r5, [pc, #28]	@ (800e45c <_kill_r+0x20>)
 800e440:	2300      	movs	r3, #0
 800e442:	4604      	mov	r4, r0
 800e444:	4608      	mov	r0, r1
 800e446:	4611      	mov	r1, r2
 800e448:	602b      	str	r3, [r5, #0]
 800e44a:	f7f4 f893 	bl	8002574 <_kill>
 800e44e:	1c43      	adds	r3, r0, #1
 800e450:	d102      	bne.n	800e458 <_kill_r+0x1c>
 800e452:	682b      	ldr	r3, [r5, #0]
 800e454:	b103      	cbz	r3, 800e458 <_kill_r+0x1c>
 800e456:	6023      	str	r3, [r4, #0]
 800e458:	bd38      	pop	{r3, r4, r5, pc}
 800e45a:	bf00      	nop
 800e45c:	20000b38 	.word	0x20000b38

0800e460 <_getpid_r>:
 800e460:	f7f4 b880 	b.w	8002564 <_getpid>

0800e464 <_init>:
 800e464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e466:	bf00      	nop
 800e468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e46a:	bc08      	pop	{r3}
 800e46c:	469e      	mov	lr, r3
 800e46e:	4770      	bx	lr

0800e470 <_fini>:
 800e470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e472:	bf00      	nop
 800e474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e476:	bc08      	pop	{r3}
 800e478:	469e      	mov	lr, r3
 800e47a:	4770      	bx	lr
