$date
	Sun Oct 23 02:47:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#770293
b11101 !
1"
#770294
b11101 &
b11101 %
1$
#770295
0"
#770298
b1011000 &
b1011000 %
#770302
b101100 &
b101100 %
#770306
b10110 &
b10110 %
#770310
b1011 &
b1011 %
#770314
b100010 &
b100010 %
#770318
b10001 &
b10001 %
#770322
b110100 &
b110100 %
#770326
b11010 &
b11010 %
#770330
b1101 &
b1101 %
#770334
b101000 &
b101000 %
#770338
b10100 &
b10100 %
#770342
b1010 &
b1010 %
#770346
b101 &
b101 %
#770350
b10000 &
b10000 %
#770354
b1000 &
b1000 %
#770358
b100 &
b100 %
#770362
b10 &
b10 %
#770366
b1 &
1#
b1 %
#770370
b0 &
b0 %
0#
0$
#1715590
b11001 &
b11001 %
1$
b11001 !
1"
#1715591
0"
#1715594
b1001100 &
b1001100 %
#1715598
b100110 &
b100110 %
#1715602
b10011 &
b10011 %
#1715606
b111010 &
b111010 %
#1715610
b11101 &
b11101 %
#1715614
b1011000 &
b1011000 %
#1715618
b101100 &
b101100 %
#1715622
b10110 &
b10110 %
#1715626
b1011 &
b1011 %
#1715630
b100010 &
b100010 %
#1715634
b10001 &
b10001 %
#1715638
b110100 &
b110100 %
#1715642
b11010 &
b11010 %
#1715646
b1101 &
b1101 %
#1715650
b101000 &
b101000 %
#1715654
b10100 &
b10100 %
#1715658
b1010 &
b1010 %
#1715662
b101 &
b101 %
#1715666
b10000 &
b10000 %
#1715670
b1000 &
b1000 %
#1715674
b100 &
b100 %
#1715678
b10 &
b10 %
#1715682
b1 &
b1 %
1#
#1715686
b0 &
0#
b0 %
0$
#2763390
b11001 &
b11001 %
1$
1"
#2763391
0"
#2763394
b1001100 &
b1001100 %
#2763398
b100110 &
b100110 %
#2763402
b10011 &
b10011 %
#2763406
b111010 &
b111010 %
#2763410
b11101 &
b11101 %
#2763414
b1011000 &
b1011000 %
#2763418
b101100 &
b101100 %
#2763422
b10110 &
b10110 %
#2763426
b1011 &
b1011 %
#2763430
b100010 &
b100010 %
#2763434
b10001 &
b10001 %
#2763438
b110100 &
b110100 %
#2763442
b11010 &
b11010 %
#2763446
b1101 &
b1101 %
#2763450
b101000 &
b101000 %
#2763454
b10100 &
b10100 %
#2763458
b1010 &
b1010 %
#2763462
b101 &
b101 %
#2763466
b10000 &
b10000 %
#2763470
b1000 &
b1000 %
#2763474
b100 &
b100 %
#2763478
b10 &
b10 %
#2763482
b1 &
b1 %
1#
#2763486
b0 &
0#
b0 %
0$
#4500012
