<!doctype html><html lang=en><head><meta charset=utf-8><meta name=HandheldFriendly content="True"><meta name=MobileOptimized content="320"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta name=referrer content="no-referrer"><meta name=description content="07:56PM EDT - Sitting down, ready to go 08:01PM EDT - This is the last set of talks at Hot Chips. Starting with IBM, then Intel Xeon, AMD EPYC and Qualcomm Centriq 08:02PM EDT - We've covered Xeon, EPYC and Centriq in recent articles, and nothing new is being announced for the show for them"><meta name=robots content="index,follow,noarchive"><link href="https://fonts.googleapis.com/css?family=Open+Sans:400|Old+Standard+TT:400&display=swap" rel=stylesheet media=print type=text/css onload='this.media="all"'><title>IBM's Next Generation z14 CPU Mainframe Live Blog (5pm PT, 12am UTC)</title><link rel=canonical href=./hot-chips-ibms-next-generation-z14-cpu-mainframe-live-blog-5pm-pt-12am-utc.html><style>*{border:0;font:inherit;font-size:100%;vertical-align:baseline;margin:0;padding:0;color:#000;text-decoration-skip:ink}body{font-family:open sans,myriad pro,Myriad,sans-serif;font-size:17px;line-height:160%;color:#1d1313;max-width:700px;margin:auto}p{margin:20px 0}a img{border:none}img{margin:10px auto;max-width:100%;display:block}.left-justify{float:left}.right-justify{float:right}pre,code{font:12px Consolas,liberation mono,Menlo,Courier,monospace;background-color:#f7f7f7}code{font-size:12px;padding:4px}pre{margin-top:0;margin-bottom:16px;word-wrap:normal;padding:16px;overflow:auto;font-size:85%;line-height:1.45}pre>code{padding:0;margin:0;font-size:100%;word-break:normal;white-space:pre;background:0 0;border:0}pre code{display:inline;padding:0;margin:0;overflow:visible;line-height:inherit;word-wrap:normal;background-color:transparent;border:0}pre code::before,pre code::after{content:normal}em,q,em,dfn{font-style:italic}.sans,html .gist .gist-file .gist-meta{font-family:open sans,myriad pro,Myriad,sans-serif}.mono,pre,code,tt,p code,li code{font-family:Menlo,Monaco,andale mono,lucida console,courier new,monospace}.heading,.serif,h1,h2,h3{font-family:old standard tt,serif}strong{font-weight:600}q:before{content:"\201C"}q:after{content:"\201D"}del,s{text-decoration:line-through}blockquote{font-family:old standard tt,serif;text-align:center;padding:50px}blockquote p{display:inline-block;font-style:italic}blockquote:before,blockquote:after{font-family:old standard tt,serif;content:'\201C';font-size:35px;color:#403c3b}blockquote:after{content:'\201D'}hr{width:40%;height:1px;background:#403c3b;margin:25px auto}h1{font-size:35px}h2{font-size:28px}h3{font-size:22px;margin-top:18px}h1 a,h2 a,h3 a{text-decoration:none}h1,h2{margin-top:28px}#sub-header,.date{color:#403c3b;font-size:13px}#sub-header{margin:0 4px}#nav h1 a{font-size:35px;color:#1d1313;line-height:120%}.posts_listing a,#nav a{text-decoration:none}li{margin-left:20px}ul li{margin-left:5px}ul li{list-style-type:none}ul li:before{content:"\00BB \0020"}#nav ul li:before,.posts_listing li:before{content:'';margin-right:0}#content{text-align:left;width:100%;font-size:15px;padding:60px 0 80px}#content h1,#content h2{margin-bottom:5px}#content h2{font-size:25px}#content .entry-content{margin-top:15px}#content .date{margin-left:3px}#content h1{font-size:30px}.highlight{margin:10px 0}.posts_listing{margin:0 0 50px}.posts_listing li{margin:0 0 25px 15px}.posts_listing li a:hover,#nav a:hover{text-decoration:underline}#nav{text-align:center;position:static;margin-top:60px}#nav ul{display:table;margin:8px auto 0}#nav li{list-style-type:none;display:table-cell;font-size:15px;padding:0 20px}#links{display:flex;justify-content:space-between;margin:50px 0 0}#links :nth-child(1){margin-right:.5em}#links :nth-child(2){margin-left:.5em}#not-found{text-align:center}#not-found a{font-family:old standard tt,serif;font-size:200px;text-decoration:none;display:inline-block;padding-top:225px}@media(max-width:750px){body{padding-left:20px;padding-right:20px}#nav h1 a{font-size:28px}#nav li{font-size:13px;padding:0 15px}#content{margin-top:0;padding-top:50px;font-size:14px}#content h1{font-size:25px}#content h2{font-size:22px}.posts_listing li div{font-size:12px}}@media(max-width:400px){body{padding-left:20px;padding-right:20px}#nav h1 a{font-size:22px}#nav li{font-size:12px;padding:0 10px}#content{margin-top:0;padding-top:20px;font-size:12px}#content h1{font-size:20px}#content h2{font-size:18px}.posts_listing li div{font-size:12px}}@media(prefers-color-scheme:dark){*,#nav h1 a{color:#fdfdfd}body{background:#121212}pre,code{background-color:#262626}#sub-header,.date{color:#bababa}hr{background:#ebebeb}}</style></head><body><section id=nav><h1><a href=./index.html>ZingJ</a></h1><ul><li><a href=./index.xml>Rss</a></li><li><a href=./sitemap.xml>Sitemap</a></li></ul></section><section id=content><h1>IBM's Next Generation z14 CPU Mainframe Live Blog (5pm PT, 12am UTC)</h1><div id=sub-header>April 2024 Â· 7 minute read</div><div class=entry-content><p><a id=post0822195646 href=#><span class=lb_time>07:56PM EDT</span></a> - Sitting down, ready to go</p><p><a id=post0822200102 href=#><span class=lb_time>08:01PM EDT</span></a> - This is the last set of talks at Hot Chips. Starting with IBM, then Intel Xeon, AMD EPYC and Qualcomm Centriq</p><p><a id=post0822200200 href=#><span class=lb_time>08:02PM EDT</span></a> - We've covered Xeon, EPYC and Centriq in recent articles, and nothing new is being announced for the show for them except some minor things that we'll summarize in a news post</p><p><a id=post0822200210 href=#><span class=lb_time>08:02PM EDT</span></a> - But the IBM z14 will be interesting</p><p><a id=post0822200223 href=#><span class=lb_time>08:02PM EDT</span></a> - To clarify, the z series is IBM's mainframe product line</p><p><a id=post0822200237 href=#><span class=lb_time>08:02PM EDT</span></a> - So this isn't POWER8 or POWER9</p><p><a id=post0822200412 href=#><span class=lb_time>08:04PM EDT</span></a> - IBM's z-series has central processors and system control chips with integrated fabric and off-compute chip caches</p><p><a id=post0822200520 href=#><span class=lb_time>08:05PM EDT</span></a> - This is under a 'mainframe' setup, rather than a standard CPU/co-processor setup.</p><p><a id=post0822200557 href=#><span class=lb_time>08:05PM EDT</span></a> - Dr Christian Jacobi to the stage, Chief Architect</p><p><a id=post0822200605 href=#><span class=lb_time>08:06PM EDT</span></a> - z14 was technically announced a few weeks ago</p><p><a id=post0822200611 href=#><span class=lb_time>08:06PM EDT</span></a> - A lot of mainframes still exist</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/11750/hc29.22.910-z14-processor-jacobi-ibm-page-003_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0822200646 href=#><span class=lb_time>08:06PM EDT</span></a> - Still used in large corporations for transactional data, e.g. credit card has a mainframe involved. 90% of airline booking systems involve mainframes</p><p><a id=post0822200702 href=#><span class=lb_time>08:07PM EDT</span></a> - Run large databases and large virtualised linux</p><p><a id=post0822200717 href=#><span class=lb_time>08:07PM EDT</span></a> - Have to make design decisions tailored for those workloads</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/11750/hc29.22.910-z14-processor-jacobi-ibm-page-004_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0822200736 href=#><span class=lb_time>08:07PM EDT</span></a> - z10 was high frequency, z196 had OoO, z13 had SMT and now z14</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/11750/hc29.22.910-z14-processor-jacobi-ibm-page-005_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0822200804 href=#><span class=lb_time>08:08PM EDT</span></a> - The mainframe uses two different chips - the CP (cores and shared L3) and SCP (large L4 and interconnect logic)</p><p><a id=post0822200831 href=#><span class=lb_time>08:08PM EDT</span></a> - Picture is a deep drawer with DRAM, PCIe, and six CP chips under cold plates and one SC (SCP)</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/11750/hc29.22.910-z14-processor-jacobi-ibm-page-006_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0822200853 href=#><span class=lb_time>08:08PM EDT</span></a> - Two clusters of CP chips connect to the SC. Can connect four drawers together</p><p><a id=post0822200909 href=#><span class=lb_time>08:09PM EDT</span></a> - CP and SC are large chips, 17 layer metal in 14nm SOI</p><p><a id=post0822200927 href=#><span class=lb_time>08:09PM EDT</span></a> - 10 cores has private 2MB L2-i and 4MB L2-D and 128 MB shared L3</p><p><a id=post0822200939 href=#><span class=lb_time>08:09PM EDT</span></a> - SC chip has 672MB of L4 and coherency logic</p><p><a id=post0822201004 href=#><span class=lb_time>08:10PM EDT</span></a> - Up to 24 sockets int he system, 32 TB RAIM protected memory, 40 PCIe lane fanouts, 320 IO cards</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/11750/hc29.22.910-z14-processor-jacobi-ibm-page-007_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0822201028 href=#><span class=lb_time>08:10PM EDT</span></a> - New translation and TLB design over z13, and general pipeline optimations. Changes in instruction set too</p><p><a id=post0822201051 href=#><span class=lb_time>08:10PM EDT</span></a> - Pauseless garbage collection for Java, single and quad vector precision for crypto</p><p><a id=post0822201102 href=#><span class=lb_time>08:11PM EDT</span></a> - Register to register arithmatic</p><p><a id=post0822201116 href=#><span class=lb_time>08:11PM EDT</span></a> - Optimizing for COBOL performance (........)</p><p><a id=post0822201127 href=#><span class=lb_time>08:11PM EDT</span></a> - E.g. gazillions of lines of COBOL in online booking systems</p><p><a id=post0822201148 href=#><span class=lb_time>08:11PM EDT</span></a> - Compression acceleration</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/11750/hc29.22.910-z14-processor-jacobi-ibm-page-008_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0822201157 href=#><span class=lb_time>08:11PM EDT</span></a> - This is the pipeline diagram</p><p><a id=post0822201203 href=#><span class=lb_time>08:12PM EDT</span></a> - 5.2 GHz, super long pipeline</p><p><a id=post0822201220 href=#><span class=lb_time>08:12PM EDT</span></a> - 6 instruction parse and decode, CISC instruction cracking</p><p><a id=post0822201226 href=#><span class=lb_time>08:12PM EDT</span></a> - 4-cycle load/use</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/11750/hc29.22.910-z14-processor-jacobi-ibm-page-009_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0822201240 href=#><span class=lb_time>08:12PM EDT</span></a> - Directory and TLB pipeline changes</p><p><a id=post0822201302 href=#><span class=lb_time>08:13PM EDT</span></a> - Most designs use logical indexed, absolute tagged directory</p><p><a id=post0822201343 href=#><span class=lb_time>08:13PM EDT</span></a> - Use of partial compare set-predict array reduces latency of data return from L1 cache - TLB and L1 directory access happen in parallel with L1 cache read</p><p><a id=post0822201355 href=#><span class=lb_time>08:13PM EDT</span></a> - (doesn't that sound like way-prediction?)</p><p><a id=post0822201430 href=#><span class=lb_time>08:14PM EDT</span></a> - Highly associative TLB is area and power inefficiency, to limit TLB L1 size</p><p><a id=post0822201441 href=#><span class=lb_time>08:14PM EDT</span></a> - Sorry, I misread the slide, This is how L1 cache looks today</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/11750/hc29.22.910-z14-processor-jacobi-ibm-page-010_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0822201455 href=#><span class=lb_time>08:14PM EDT</span></a> - This new slide shows how IBM is using it in z14</p><p><a id=post0822201518 href=#><span class=lb_time>08:15PM EDT</span></a> - I-cache and D-cache is now logically tagged, combining TLB1 and cache directory into single structure</p><p><a id=post0822201535 href=#><span class=lb_time>08:15PM EDT</span></a> - Significant area and power reduction for L1 hit</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/11750/hc29.22.910-z14-processor-jacobi-ibm-page-011_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0822201556 href=#><span class=lb_time>08:15PM EDT</span></a> - Now a super large L2 TLB</p><p><a id=post0822201614 href=#><span class=lb_time>08:16PM EDT</span></a> - L2 and TLB2 can be large - 2MB L2I and 4MB L2D, 6k entries TLB2 for 4KB pages</p><p><a id=post0822201638 href=#><span class=lb_time>08:16PM EDT</span></a> - 8 cycle L2 hit latency (that's only 1.5 ns) ...</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/11750/hc29.22.910-z14-processor-jacobi-ibm-page-012_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0822201722 href=#><span class=lb_time>08:17PM EDT</span></a> - Now crypto</p><p><a id=post0822201737 href=#><span class=lb_time>08:17PM EDT</span></a> - Now redesigned for 4-7x bandwidth</p><p><a id=post0822201749 href=#><span class=lb_time>08:17PM EDT</span></a> - make it simple and fast enough to be able to encrypt all data</p><p><a id=post0822201759 href=#><span class=lb_time>08:17PM EDT</span></a> - combination of OS, firmware and hardware implementation</p><p><a id=post0822201808 href=#><span class=lb_time>08:18PM EDT</span></a> - Execute 2 AES in 3 cycles</p><p><a id=post0822201827 href=#><span class=lb_time>08:18PM EDT</span></a> - Copy up to 256B per instruction from D-cache to coprocessor</p><p><a id=post0822201846 href=#><span class=lb_time>08:18PM EDT</span></a> - can execute multiple AES at once, multiple engines on die</p><p><a id=post0822201912 href=#><span class=lb_time>08:19PM EDT</span></a> - 13.2GB/sec per core (so 132GB/s per CP, and about 1TB/s per 6-socket server)</p><p><a id=post0822201923 href=#><span class=lb_time>08:19PM EDT</span></a> - Use new instructions to feed crypto engine to avoid branches</p><p><a id=post0822201934 href=#><span class=lb_time>08:19PM EDT</span></a> - Avoid pipeline bubbles using new instructions</p><p><a id=post0822201942 href=#><span class=lb_time>08:19PM EDT</span></a> - Significant effort in prefetching as well</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/11750/hc29.22.910-z14-processor-jacobi-ibm-page-013_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0822202014 href=#><span class=lb_time>08:20PM EDT</span></a> - New GCM instruction</p><p><a id=post0822202024 href=#><span class=lb_time>08:20PM EDT</span></a> - Algorithm that does encryption and signature authentication</p><p><a id=post0822202038 href=#><span class=lb_time>08:20PM EDT</span></a> - Implement use AES and GHASH engines</p><p><a id=post0822202048 href=#><span class=lb_time>08:20PM EDT</span></a> - the 2 engines used in concert rather than independently</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/11750/hc29.22.910-z14-processor-jacobi-ibm-page-014_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0822202142 href=#><span class=lb_time>08:21PM EDT</span></a> - Now key protection - most CPUs work with keys in memory. CryptoExpress6S is a tamper responding PCIe crypto accelerator. Master key is in physically protected memroy on card</p><p><a id=post0822202157 href=#><span class=lb_time>08:21PM EDT</span></a> - 'Clear Key Cryptography'</p><p><a id=post0822202248 href=#><span class=lb_time>08:22PM EDT</span></a> - Root key access usually means can steal key through mem access or core dump. This method means that the key is protected by tamper protection</p><p><a id=post0822202302 href=#><span class=lb_time>08:23PM EDT</span></a> - Secure Key is another mode, which diverts all crypto off the CPU onto the card instead</p><p><a id=post0822202324 href=#><span class=lb_time>08:23PM EDT</span></a> - This way the application never sees the key, just sees the encrypted data</p><p><a id=post0822202413 href=#><span class=lb_time>08:24PM EDT</span></a> - Creates a key token from the data, which remains in tamper resistent memory, and when data is decrypted, key is thrown away and new key generated</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/11750/hc29.22.910-z14-processor-jacobi-ibm-page-015_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0822202428 href=#><span class=lb_time>08:24PM EDT</span></a> - Data Compression Accelerator</p><p><a id=post0822202437 href=#><span class=lb_time>08:24PM EDT</span></a> - Dictionary based data compression</p><p><a id=post0822202510 href=#><span class=lb_time>08:25PM EDT</span></a> - Reduces bandwidth need between memroy and disks, increases efficiency, implemented as irmware and co-processor specialized hardware</p><p><a id=post0822202514 href=#><span class=lb_time>08:25PM EDT</span></a> - *firmware</p><p><a id=post0822202546 href=#><span class=lb_time>08:25PM EDT</span></a> - z14 performance at peak throughput and start up latency. Optimized compression status return to firmware</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/11750/hc29.22.910-z14-processor-jacobi-ibm-page-016_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0822202618 href=#><span class=lb_time>08:26PM EDT</span></a> - Order-preserving compression: Allows data still be compared when compressed</p><p><a id=post0822202651 href=#><span class=lb_time>08:26PM EDT</span></a> - Allows compressed directory/tree structures to do comparisons between elements without decompression</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/11750/hc29.22.910-z14-processor-jacobi-ibm-page-017_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0822202740 href=#><span class=lb_time>08:27PM EDT</span></a> - CP has 7b transistors, SC has 10b transistors</p><p><a id=post0822202751 href=#><span class=lb_time>08:27PM EDT</span></a> - water cooled</p><p><a id=post0822202806 href=#><span class=lb_time>08:28PM EDT</span></a> - of 240 CPUs in a full system, 170 can be customer configured</p><p><a id=post0822202825 href=#><span class=lb_time>08:28PM EDT</span></a> - +35% capacity, +10 single thread, +25% SMT2 perf over z13</p><p><a id=post0822202902 href=#><span class=lb_time>08:29PM EDT</span></a> - Now for Q&A</p><p><a id=post0822202921 href=#><span class=lb_time>08:29PM EDT</span></a> - Q: Please generate workstations. I want to swap out x86 with z14</p><p><a id=post0822202942 href=#><span class=lb_time>08:29PM EDT</span></a> - (at same price, insert laughs)</p><p><a id=post0822202953 href=#><span class=lb_time>08:29PM EDT</span></a> - Not a serious question</p><p><a id=post0822203011 href=#><span class=lb_time>08:30PM EDT</span></a> - Q: What power for the chips?</p><p><a id=post0822203101 href=#><span class=lb_time>08:31PM EDT</span></a> - A: You can get the chips to run at any power you need. Could go 400-500W on high workload. We aim around 300-350W. We don't bin - there's only one product and we stay within the drawer power</p><p><a id=post0822203124 href=#><span class=lb_time>08:31PM EDT</span></a> - The chips themselves are water cooled, but customers can run an aircooled system, or you can hook up datacenter water</p><p><a id=post0822203202 href=#><span class=lb_time>08:32PM EDT</span></a> - Q: Doesn't going over the PCI card cause extra latency</p><p><a id=post0822203232 href=#><span class=lb_time>08:32PM EDT</span></a> - A: Card only has the master key - the data has a key token, which doesn't need to keep going back and forth</p><p><a id=post0822203256 href=#><span class=lb_time>08:32PM EDT</span></a> - Q: Have you considered something like SGX?</p><p><a id=post0822203341 href=#><span class=lb_time>08:33PM EDT</span></a> - A: That's not an apples to apples comparison. We consider the tamper resistant element a key feature of our products.</p><p><a id=post0822203401 href=#><span class=lb_time>08:34PM EDT</span></a> - Q: But SGX prevents someone with a logic analyzer going in</p><p><a id=post0822203443 href=#><span class=lb_time>08:34PM EDT</span></a> - A: Our solution does not need recoding - our customers use older software and it is transparent</p><p><a id=post0822203456 href=#><span class=lb_time>08:34PM EDT</span></a> - Q: What would you do to make COBOL run faster?</p><p><a id=post0822203551 href=#><span class=lb_time>08:35PM EDT</span></a> - A: COBOL does a lot of time doing BCD arithmetic, but there's traditional issue queue limitations, so we use packed BCD compute to reduce that bottleneck</p><p><a id=post0822203634 href=#><span class=lb_time>08:36PM EDT</span></a> - Q: What did +35% capacity and +25% SMT2 mean</p><p><a id=post0822203725 href=#><span class=lb_time>08:37PM EDT</span></a> - A: +35% is instructions for a whole system. The +10% single thread is a large scale number for benchmarks on capacity planning. +25% SMT2 from tuning and tweaking in our implementation due to maturity</p><p><a id=post0822203755 href=#><span class=lb_time>08:37PM EDT</span></a> - That seems to be a wrap. This is our last live blog on Hot Chips - I'll be writing up some of these talks on my flight home tomorrow. Hope you enjoyed them :)</p><p class=postsid style=color:rgba(255,0,0,0)>ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZH5yg5RpZqGnpGKwqbXPrGSimp2oeq%2Bx161koJ2emr%2BiwMiopWayYWl6pLzUZqSaoZ6bv6K5xGajoq6VYq%2Btu8ZmbKmlXaXBbn2RmqRmraSY</p></div><div id=links><a href=./20091008194.html>&#171;&nbsp;Jemima Khan - Biography</a>
<a href=./celebrity-post-baby-bodies-2019-before-and-after-pregnancy-photos.html>Celebrity Post-Baby Bodies 2019: Before and After Pregnancy Photos&nbsp;&#187;</a></div></section><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/banner.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/tracking_server_6.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script>var _paq=window._paq=window._paq||[];_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){e="//analytics.cdnweb.info/",_paq.push(["setTrackerUrl",e+"matomo.php"]),_paq.push(["setSiteId","1"]);var e,n=document,t=n.createElement("script"),s=n.getElementsByTagName("script")[0];t.async=!0,t.src=e+"matomo.js",s.parentNode.insertBefore(t,s)}()</script></body></html>