// Seed: 408028412
module module_0 ();
  reg id_1, id_2;
  assign id_2 = id_2;
  assign id_2 = -1;
  wire id_3;
  tri1 id_5;
  assign id_5 = 1'b0 * id_4;
  always id_1 <= 1;
  assign module_2.id_13 = 0;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  tri1 id_2, id_3 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_4;
  wire id_5;
  id_6(
      id_5
  );
  wire id_7;
endmodule
module module_2 (
    input supply1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    input wire id_3,
    input wire id_4,
    output tri1 id_5,
    output wire id_6,
    input uwire id_7,
    input wor id_8,
    output wor id_9,
    input uwire id_10,
    output tri1 id_11,
    input supply1 id_12,
    output wor id_13
    , id_20,
    output wor id_14,
    input supply0 id_15,
    input tri id_16,
    output tri0 id_17,
    output logic id_18
);
  wire id_21;
  initial id_18 <= 1 + 1;
  module_0 modCall_1 ();
endmodule
