Selecting top level module cu_top_0
@N: CG364 :"/home/tumo/fpga-workspace/shift-register/work/verilog/reset_conditioner_1.v":11:7:11:25|Synthesizing module reset_conditioner_1 in library work.

@N: CG364 :"/home/tumo/fpga-workspace/shift-register/work/verilog/sr_chain_interface_2.v":12:7:12:26|Synthesizing module sr_chain_interface_2 in library work.

@N: CG364 :"/home/tumo/fpga-workspace/shift-register/work/verilog/cu_top_0.v":7:7:7:14|Synthesizing module cu_top_0 in library work.

@W: CL207 :"/home/tumo/fpga-workspace/shift-register/work/verilog/cu_top_0.v":52:4:52:5|All reachable assignments to sr_input_valid assign 1, register removed by optimization.
@W: CL118 :"/home/tumo/fpga-workspace/shift-register/work/verilog/cu_top_0.v":52:4:52:5|Latch generated from always block for signal sr_data_to_send[7:0]; possible missing assignment in an if or case statement.
