==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-812] 'ap_axis_sdata.h' file not found (equalizer.cpp:4:10)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.126 seconds; peak allocated memory: 1.431 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.383 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3801] unknown type name 'coef_t' (equalizer.cpp:14:5)
ERROR: [HLS 207-3801] unknown type name 'coef_t' (equalizer.cpp:15:5)
ERROR: [HLS 207-3801] unknown type name 'coef_t' (equalizer.cpp:16:5)
ERROR: [HLS 207-3801] unknown type name 'data_t' (equalizer.cpp:20:9)
ERROR: [HLS 207-3801] unknown type name 'data_t' (equalizer.cpp:21:12)
ERROR: [HLS 207-3801] unknown type name 'data_t' (equalizer.cpp:22:12)
ERROR: [HLS 207-3801] unknown type name 'acc_t' (equalizer.cpp:24:5)
ERROR: [HLS 207-3801] unknown type name 'data_t' (equalizer.cpp:25:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'acc' (equalizer.cpp:28:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'acc' (equalizer.cpp:35:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'acc' (equalizer.cpp:42:5)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.946 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.426 seconds; peak allocated memory: 1.383 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.431 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'acc' (equalizer.cpp:32:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'acc' (equalizer.cpp:39:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'acc' (equalizer.cpp:46:5)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.417 seconds; peak allocated memory: 1.431 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.732 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'SIGNAL_IN' of function 'fir(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)'  (equalizer.cpp:20:0)
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'SIGNAL_OUT' of function 'fir(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)'  (equalizer.cpp:20:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.025 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.68 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.623 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'SIGNAL_IN' of function 'equalizer(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)'  (equalizer.cpp:18:0)
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'SIGNAL_OUT' of function 'equalizer(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)'  (equalizer.cpp:18:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.69 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.211 seconds; peak allocated memory: 1.373 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'bacdpass_coefs'; did you mean 'bandpass_coefs'? (equalizer.cpp:20:43)
INFO: [HLS 207-4436] 'bandpass_coefs' declared here (equalizer.cpp:17:12)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.721 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.437 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'bacdpass_coefs'; did you mean 'bandpass_coefs'? (equalizer.cpp:20:43)
INFO: [HLS 207-4436] 'bandpass_coefs' declared here (equalizer.cpp:17:12)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.675 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.336 seconds; peak allocated memory: 1.445 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.493 seconds; current allocated memory: 1.445 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'SIGNAL_IN' of function 'equalizer(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)'  (equalizer.cpp:18:0)
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'SIGNAL_OUT' of function 'equalizer(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)'  (equalizer.cpp:18:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.521 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.178 seconds; peak allocated memory: 1.445 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'lowpass_coefs' (equalizer.cpp:38:46)
ERROR: [HLS 207-3776] use of undeclared identifier 'bandpass_coefs' (equalizer.cpp:45:47)
ERROR: [HLS 207-3776] use of undeclared identifier 'highpass_coefs' (equalizer.cpp:52:47)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.344 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.499 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'SIGNAL_IN' of function 'equalizer(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)'  (equalizer.cpp:15:0)
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'SIGNAL_OUT' of function 'equalizer(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)'  (equalizer.cpp:15:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.591 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.25 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.481 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'INPUT' of function 'equalizer(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)'  (equalizer.cpp:15:0)
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'OUTPUT' of function 'equalizer(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)'  (equalizer.cpp:15:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.529 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.196 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.519 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'INPUT' of function 'equalizer(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)'  (equalizer.cpp:15:0)
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'OUTPUT' of function 'equalizer(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)'  (equalizer.cpp:15:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.57 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.247 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.501 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'INPUT' of function 'equalizer(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)'  (equalizer.cpp:15:0)
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'OUTPUT' of function 'equalizer(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&)'  (equalizer.cpp:15:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.515 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.176 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.637 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'INPUT' of function 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)'  (equalizer.cpp:15:0)
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'OUTPUT' of function 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)'  (equalizer.cpp:15:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.712 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.248 seconds; peak allocated memory: 1.373 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.655 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'INPUT' of function 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)'  (equalizer.cpp:15:0)
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'OUTPUT' of function 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)'  (equalizer.cpp:15:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.986 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.821 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'control' (equalizer.cpp:17:11)
WARNING: [HLS 207-5292] unused parameter 'distortion_threshold' (equalizer.cpp:18:12)
WARNING: [HLS 207-5292] unused parameter 'distortion_clip_factor' (equalizer.cpp:19:12)
WARNING: [HLS 207-5292] unused parameter 'compression_min_threshold' (equalizer.cpp:20:12)
WARNING: [HLS 207-5292] unused parameter 'compression_max_threshold' (equalizer.cpp:21:12)
WARNING: [HLS 207-5292] unused parameter 'compression_zero_threshold' (equalizer.cpp:22:12)
WARNING: [HLS 207-5292] unused parameter 'delay_mult' (equalizer.cpp:23:12)
WARNING: [HLS 207-5292] unused parameter 'delay_samples' (equalizer.cpp:24:10)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.583 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'INPUT' of function 'equalizer(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, char&, short&, float&, short&, short&, short&, float&, int&)'  (equalizer.cpp:24:0)
ERROR: [HLS 214-313] Unsupport interface pragma on struct type with opaque, argument 'OUTPUT' of function 'equalizer(hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<16>, 2ul, 5ul, 6ul>, 0>&, char&, short&, float&, short&, short&, short&, float&, int&)'  (equalizer.cpp:24:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.716 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.368 seconds; peak allocated memory: 1.446 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3801] unknown type name 'coef_t' (equalizer.cpp:14:5)
ERROR: [HLS 207-3801] unknown type name 'coef_t' (equalizer.cpp:15:5)
ERROR: [HLS 207-3801] unknown type name 'coef_t' (equalizer.cpp:16:5)
ERROR: [HLS 207-3801] unknown type name 'data_t' (equalizer.cpp:20:9)
ERROR: [HLS 207-3801] unknown type name 'data_t' (equalizer.cpp:21:12)
ERROR: [HLS 207-3801] unknown type name 'data_t' (equalizer.cpp:22:12)
ERROR: [HLS 207-3801] unknown type name 'acc_t' (equalizer.cpp:24:5)
ERROR: [HLS 207-3801] unknown type name 'data_t' (equalizer.cpp:25:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'INPUT' (equalizer.cpp:28:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'acc' (equalizer.cpp:30:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'acc' (equalizer.cpp:37:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'acc' (equalizer.cpp:44:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'OUTPUT' (equalizer.cpp:51:5)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.804 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.524 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3342] no matching member function for call to 'read' (equalizer.cpp:32:15)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'data_t' (aka 'int') to 'hls::stream<hls::axis<ap_int<16>, 2, 5, 6>, 0>::__STREAM_T__ &' (aka 'axis<ap_int<16>, 2UL, 5UL, 6UL> &') for 1st argument (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:280:8)
INFO: [HLS 207-4373] candidate function not viable: requires 0 arguments, but 1 was provided (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:290:16)
ERROR: [HLS 207-3776] use of undeclared identifier 'acc' (equalizer.cpp:34:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'acc' (equalizer.cpp:41:5)
ERROR: [HLS 207-3776] use of undeclared identifier 'acc' (equalizer.cpp:48:5)
ERROR: [HLS 207-3450] reference to type 'const hls::stream<hls::axis<ap_int<16>, 2, 5, 6>, 0>::__STREAM_T__' (aka 'const axis<ap_int<16>, 2UL, 5UL, 6UL>') could not bind to an lvalue of type 'acc_t' (aka 'int') (equalizer.cpp:55:22)
INFO: [HLS 207-4414] passing argument to parameter 'din' here (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:301:34)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.874 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.447 seconds; peak allocated memory: 1.373 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3342] no matching member function for call to 'read' (equalizer.cpp:32:15)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'data_t' (aka 'int') to 'hls::stream<hls::axis<ap_int<16>, 2, 5, 6>, 0>::__STREAM_T__ &' (aka 'axis<ap_int<16>, 2UL, 5UL, 6UL> &') for 1st argument (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:280:8)
INFO: [HLS 207-4373] candidate function not viable: requires 0 arguments, but 1 was provided (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:290:16)
ERROR: [HLS 207-3450] reference to type 'const hls::stream<hls::axis<ap_int<16>, 2, 5, 6>, 0>::__STREAM_T__' (aka 'const axis<ap_int<16>, 2UL, 5UL, 6UL>') could not bind to an lvalue of type 'acc_t' (aka 'int') (equalizer.cpp:55:22)
INFO: [HLS 207-4414] passing argument to parameter 'din' here (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:301:34)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.42 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3342] no matching member function for call to 'read' (equalizer.cpp:32:15)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'data_t' (aka 'int') to 'hls::stream<hls::axis<ap_int<16>, 2, 5, 6>, 0>::__STREAM_T__ &' (aka 'axis<ap_int<16>, 2UL, 5UL, 6UL> &') for 1st argument (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:280:8)
INFO: [HLS 207-4373] candidate function not viable: requires 0 arguments, but 1 was provided (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:290:16)
ERROR: [HLS 207-3450] reference to type 'const hls::stream<hls::axis<ap_int<16>, 2, 5, 6>, 0>::__STREAM_T__' (aka 'const axis<ap_int<16>, 2UL, 5UL, 6UL>') could not bind to an lvalue of type 'acc_t' (aka 'int') (equalizer.cpp:55:22)
INFO: [HLS 207-4414] passing argument to parameter 'din' here (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:301:34)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.377 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.447 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3342] no matching member function for call to 'read' (equalizer.cpp:32:15)
INFO: [HLS 207-4378] candidate function not viable: no known conversion from 'data_t' (aka 'int') to 'hls::stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>::__STREAM_T__ &' (aka 'axis<ap_int<32>, 2UL, 5UL, 6UL> &') for 1st argument (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:280:8)
INFO: [HLS 207-4373] candidate function not viable: requires 0 arguments, but 1 was provided (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:290:16)
ERROR: [HLS 207-3450] reference to type 'const hls::stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>::__STREAM_T__' (aka 'const axis<ap_int<32>, 2UL, 5UL, 6UL>') could not bind to an lvalue of type 'acc_t' (aka 'int') (equalizer.cpp:55:22)
INFO: [HLS 207-4414] passing argument to parameter 'din' here (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:301:34)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.396 seconds; peak allocated memory: 1.447 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.446 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'tmp' (equalizer.cpp:32:20)
ERROR: [HLS 207-3450] reference to type 'const hls::stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>::__STREAM_T__' (aka 'const axis<ap_int<32>, 2UL, 5UL, 6UL>') could not bind to an lvalue of type 'acc_t' (aka 'int') (equalizer.cpp:55:22)
INFO: [HLS 207-4414] passing argument to parameter 'din' here (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:301:34)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.697 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.337 seconds; peak allocated memory: 1.446 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3450] reference to type 'const hls::stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>::__STREAM_T__' (aka 'const axis<ap_int<32>, 2UL, 5UL, 6UL>') could not bind to an lvalue of type 'acc_t' (aka 'int') (equalizer.cpp:56:22)
INFO: [HLS 207-4414] passing argument to parameter 'din' here (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:301:34)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.41 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.436 seconds; current allocated memory: 1.442 GB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'equalizer'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.156 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.818 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.577 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:56:16)
WARNING: [HLS 214-167] The program may have out of bound array access (equalizer.cpp:38:32)
WARNING: [HLS 214-167] The program may have out of bound array access (equalizer.cpp:45:33)
WARNING: [HLS 214-167] The program may have out of bound array access (equalizer.cpp:52:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.595 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.443 GB.
INFO: [XFORM 203-510] Pipelining loop 'Lowpass_Shift_Accumulate_Loop' (equalizer.cpp:30) in function 'equalizer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Bandpass_Shift_Accumulate_Loop' (equalizer.cpp:30) in function 'equalizer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Highpass_Shift_Accumulate_Loop' (equalizer.cpp:30) in function 'equalizer' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'lowpass_shift_reg' (equalizer.cpp:38:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bandpass_shift_reg' (equalizer.cpp:45:31)
INFO: [HLS 200-472] Inferring partial write operation for 'highpass_shift_reg' (equalizer.cpp:52:31)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Lowpass_Shift_Accumulate_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Lowpass_Shift_Accumulate_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Bandpass_Shift_Accumulate_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Bandpass_Shift_Accumulate_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_Highpass_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Highpass_Shift_Accumulate_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Highpass_Shift_Accumulate_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_lowpass_shift_reg_RAM_AUTO_1R1W' to 'equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_lowpass_shift_reg_RAM_AUTO_1bkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop' pipeline 'Lowpass_Shift_Accumulate_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop_bandpass_shift_reg_RAM_AUTO_1R1W' to 'equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop_bandpass_shift_reg_RAM_AUTOcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop' pipeline 'Bandpass_Shift_Accumulate_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_Highpass_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'equalizer_Pipeline_Highpass_Shift_Accumulate_Loop_highpass_shift_reg_RAM_AUTO_1R1W' to 'equalizer_Pipeline_Highpass_Shift_Accumulate_Loop_highpass_shift_reg_RAM_AUTOdEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_Highpass_Shift_Accumulate_Loop' pipeline 'Highpass_Shift_Accumulate_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_Highpass_Shift_Accumulate_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/lowpass_coefs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/bandpass_coefs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/highpass_coefs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_address0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_we0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_d0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_address1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_we1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_d1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_address0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_we0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_d0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_address1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_we1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_d1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_address0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_we0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_d0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_address1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_we1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_d1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.996 seconds; current allocated memory: 1.443 GB.
INFO: [RTMG 210-278] Implementing memory 'equalizer_equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop_lowpass_shift_reg_RAM_AUTO_1bkb_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.443 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.695 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.346 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'bandpass_shift_red'; did you mean 'bandpass_shift_reg'? (equalizer.cpp:53:2)
INFO: [HLS 207-4436] 'bandpass_shift_reg' declared here (equalizer.cpp:25:19)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.431 seconds; peak allocated memory: 1.373 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.604 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:33:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:67:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:63:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:53:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:43:37)
WARNING: [HLS 214-167] The program may have out of bound array access (equalizer.cpp:38:32)
WARNING: [HLS 214-167] The program may have out of bound array access (equalizer.cpp:48:33)
WARNING: [HLS 214-167] The program may have out of bound array access (equalizer.cpp:58:33)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.654 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.443 GB.
INFO: [XFORM 203-510] Pipelining loop 'Lowpass_Shift_Accumulate_Loop' (equalizer.cpp:30) in function 'equalizer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Bandpass_Shift_Accumulate_Loop' (equalizer.cpp:30) in function 'equalizer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Highpass_Shift_Accumulate_Loop' (equalizer.cpp:30) in function 'equalizer' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'lowpass_shift_reg' (equalizer.cpp:38:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lowpass_shift_reg' (equalizer.cpp:43:26)
INFO: [HLS 200-472] Inferring partial write operation for 'bandpass_shift_reg' (equalizer.cpp:48:31)
INFO: [HLS 200-472] Inferring partial write operation for 'bandpass_shift_reg' (equalizer.cpp:53:24)
INFO: [HLS 200-472] Inferring partial write operation for 'highpass_shift_reg' (equalizer.cpp:58:31)
INFO: [HLS 200-472] Inferring partial write operation for 'highpass_shift_reg' (equalizer.cpp:63:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Lowpass_Shift_Accumulate_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Lowpass_Shift_Accumulate_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Bandpass_Shift_Accumulate_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Bandpass_Shift_Accumulate_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_Highpass_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Highpass_Shift_Accumulate_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Highpass_Shift_Accumulate_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop' pipeline 'Lowpass_Shift_Accumulate_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_Lowpass_Shift_Accumulate_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop' pipeline 'Bandpass_Shift_Accumulate_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_Bandpass_Shift_Accumulate_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_Highpass_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_Highpass_Shift_Accumulate_Loop' pipeline 'Highpass_Shift_Accumulate_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_Highpass_Shift_Accumulate_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/lowpass_coefs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/bandpass_coefs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/highpass_coefs' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_address0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_we0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_d0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_address1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_we1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/lowpass_coefs_d1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/lowpass_coefs_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_address0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_we0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_d0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_address1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_we1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/bandpass_coefs_d1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/bandpass_coefs_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_address0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_we0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_d0' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_address1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_we1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/highpass_coefs_d1' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/highpass_coefs_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 1.443 GB.
INFO: [RTMG 210-278] Implementing memory 'equalizer_lowpass_shift_reg_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.585 seconds; current allocated memory: 1.443 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 153.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.491 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.202 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'N1' (equalizer.cpp:23:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'N2' (equalizer.cpp:24:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'N3' (equalizer.cpp:25:35)
WARNING: [HLS 207-5552] unexpected pragma parameter 'ap_ctrl_non' (equalizer.cpp:26:23)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.817 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.443 seconds; peak allocated memory: 1.373 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
WARNING: [HLS 207-5552] unexpected pragma parameter 'ap_ctrl_non' (equalizer.cpp:26:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.62 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:39:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:82:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:50:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:49:33)
WARNING: [HLS 214-167] The program may have out of bound array access (equalizer.cpp:45:26)
WARNING: [HLS 214-167] The program may have out of bound array access (equalizer.cpp:55:26)
WARNING: [HLS 214-167] The program may have out of bound array access (equalizer.cpp:65:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.677 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.442 GB.
INFO: [XFORM 203-510] Pipelining loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:32) in function 'equalizer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:33) in function 'equalizer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:34) in function 'equalizer' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'lowfreq_shift_reg' (equalizer.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'lowfreq_shift_reg' (equalizer.cpp:50:23)
INFO: [HLS 200-472] Inferring partial write operation for 'midfreq_shift_reg' (equalizer.cpp:55:24)
INFO: [HLS 200-472] Inferring partial write operation for 'midfreq_shift_reg' (equalizer.cpp:60:23)
INFO: [HLS 200-472] Inferring partial write operation for 'highfreq_shift_reg' (equalizer.cpp:65:25)
INFO: [HLS 200-472] Inferring partial write operation for 'highfreq_shift_reg' (equalizer.cpp:70:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Lowfreq_Shift_Accumulate_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'Lowfreq_Shift_Accumulate_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Midfreq_Shift_Accumulate_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'Midfreq_Shift_Accumulate_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Highfreq_Shift_Accumulate_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'Highfreq_Shift_Accumulate_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop' pipeline 'Lowfreq_Shift_Accumulate_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop' pipeline 'Midfreq_Shift_Accumulate_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop' pipeline 'Highfreq_Shift_Accumulate_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/lowfreq_coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/midfreq_coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/highfreq_coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'lowfreq_coefs', 'midfreq_coefs' and 'highfreq_coefs' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.442 GB.
INFO: [RTMG 210-278] Implementing memory 'equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.926 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.635 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
WARNING: [HLS 207-5552] unexpected pragma parameter 'ap_ctrl_non' (equalizer.cpp:26:23)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.63 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:39:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:82:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:50:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:49:33)
WARNING: [HLS 214-167] The program may have out of bound array access (equalizer.cpp:45:26)
WARNING: [HLS 214-167] The program may have out of bound array access (equalizer.cpp:55:26)
WARNING: [HLS 214-167] The program may have out of bound array access (equalizer.cpp:65:27)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.66 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.442 GB.
INFO: [XFORM 203-510] Pipelining loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:32) in function 'equalizer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:33) in function 'equalizer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:34) in function 'equalizer' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'lowfreq_shift_reg' (equalizer.cpp:45:24)
INFO: [HLS 200-472] Inferring partial write operation for 'lowfreq_shift_reg' (equalizer.cpp:50:23)
INFO: [HLS 200-472] Inferring partial write operation for 'midfreq_shift_reg' (equalizer.cpp:55:24)
INFO: [HLS 200-472] Inferring partial write operation for 'midfreq_shift_reg' (equalizer.cpp:60:23)
INFO: [HLS 200-472] Inferring partial write operation for 'highfreq_shift_reg' (equalizer.cpp:65:25)
INFO: [HLS 200-472] Inferring partial write operation for 'highfreq_shift_reg' (equalizer.cpp:70:24)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Lowfreq_Shift_Accumulate_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'Lowfreq_Shift_Accumulate_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Midfreq_Shift_Accumulate_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'Midfreq_Shift_Accumulate_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Highfreq_Shift_Accumulate_Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'Highfreq_Shift_Accumulate_Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop' pipeline 'Lowfreq_Shift_Accumulate_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_Lowfreq_Shift_Accumulate_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop' pipeline 'Midfreq_Shift_Accumulate_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_Midfreq_Shift_Accumulate_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop' pipeline 'Highfreq_Shift_Accumulate_Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_Highfreq_Shift_Accumulate_Loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/lowfreq_coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/midfreq_coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/highfreq_coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'lowfreq_coefs', 'midfreq_coefs' and 'highfreq_coefs' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.442 GB.
INFO: [RTMG 210-278] Implementing memory 'equalizer_lowfreq_shift_reg_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.682 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.688 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.367 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Audio_Equalizer_Vitis/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 15.257 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.827 seconds; peak allocated memory: 1.373 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.917 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (equalizer.cpp:20:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (equalizer.cpp:21:13)
WARNING: [HLS 214-255] Ignore aggregate pragma/directive on AXI-Stream (with side-channel) interface 'SIGNAL_OUT' (equalizer.cpp:17:0)
WARNING: [HLS 214-255] Ignore aggregate pragma/directive on AXI-Stream (with side-channel) interface 'SIGNAL_IN' (equalizer.cpp:17:0)
ERROR: [HLS 214-208] The ap_axis|ap_axiu|qdma_axis|hls::axis data types must only be used for AXI-Stream ports in the interface. 'SIGNAL_OUT' is not an AXI-Stream and/or is not a port in the interface
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 7.349 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.174 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.713 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (equalizer.cpp:22:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (equalizer.cpp:23:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.564 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.373 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.817 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.326 seconds; peak allocated memory: 1.373 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Audio_Equalizer_Vitis/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 11.77 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.47 seconds; peak allocated memory: 1.447 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.885 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (equalizer.cpp:23:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (equalizer.cpp:24:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.056 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.428 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 1.428 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 9.651 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.602 seconds; peak allocated memory: 1.428 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Audio_Equalizer_Vitis/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.577 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.289 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Audio_Equalizer_Vitis/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.745 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.461 seconds; peak allocated memory: 1.433 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3801] unknown type name 'coef_t' (equalizer.cpp:18:2)
ERROR: [HLS 207-3776] use of undeclared identifier 'N1' (equalizer.cpp:18:23)
ERROR: [HLS 207-3801] unknown type name 'coef_t' (equalizer.cpp:19:2)
ERROR: [HLS 207-3776] use of undeclared identifier 'N2' (equalizer.cpp:19:23)
ERROR: [HLS 207-3801] unknown type name 'coef_t' (equalizer.cpp:20:2)
ERROR: [HLS 207-3776] use of undeclared identifier 'N3' (equalizer.cpp:20:23)
WARNING: [HLS 207-5542] invalid variable expr  (equalizer.cpp:21:43)
WARNING: [HLS 207-5542] invalid variable expr  (equalizer.cpp:22:43)
ERROR: [HLS 207-3776] use of undeclared identifier 'highfreq_coefs' (equalizer.cpp:23:43)
WARNING: [HLS 207-5542] invalid variable expr  (equalizer.cpp:23:43)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.975 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.671 seconds; peak allocated memory: 1.372 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3777] use of undeclared identifier 'highfreq_coefs'; did you mean 'highfreq_coef'? (equalizer.cpp:25:43)
INFO: [HLS 207-4436] 'highfreq_coef' declared here (equalizer.cpp:22:9)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.469 seconds; peak allocated memory: 1.433 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.715 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:31:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:32:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.81 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/lowfreq_coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/midfreq_coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/highfreq_coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'lowfreq_coefs', 'midfreq_coefs', 'highfreq_coefs' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.982 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.443 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.394 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.095 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.644 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:31:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (equalizer.cpp:32:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*, int*, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.564 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.436 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/lowfreq_coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/midfreq_coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/highfreq_coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'lowfreq_coefs', 'midfreq_coefs', 'highfreq_coefs' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.903 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.436 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 1.436 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.761 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.491 seconds; peak allocated memory: 1.436 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Audio_Equalizer_Vitis/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 13.254 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.985 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Audio_Equalizer_Vitis/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.821 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.529 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Audio_Equalizer_Vitis/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.025 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.436 seconds; peak allocated memory: 1.441 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Audio_Equalizer_Vitis/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.787 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.473 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.85 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (equalizer.cpp:31:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (equalizer.cpp:32:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.58 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.372 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/lowfreq_coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'lowfreq_coefs' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.828 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.372 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 10.032 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.77 seconds; peak allocated memory: 1.372 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Audio_Equalizer_Vitis/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.318 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.047 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.76 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 2ul, 5ul, 6ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::read(hls::axis<ap_int<32>, 2ul, 5ul, 6ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (equalizer.cpp:31:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>::write(hls::axis<ap_int<32>, 2ul, 5ul, 6ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (equalizer.cpp:32:13)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i6.s_struct.ap_uint<6>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i5.s_struct.ap_uint<5>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2.s_struct.ap_uint<2>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<6>s.i6' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<5>s.i5' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<2>s.i2' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 2ul, 5ul, 6ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.551 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.372 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/lc' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'lc' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'equalizer/m_axi_gmem_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'equalizer/m_axi_gmem_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.372 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 9.923 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.519 seconds; peak allocated memory: 1.372 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Audio_Equalizer_Vitis/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.033 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.742 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.434 seconds; current allocated memory: 1.442 GB.
ERROR: [HLS 214-157] Top function not found: there is no function named 'equalizer'
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.162 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 8.918 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.604 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:24:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:45:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:43:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:34:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:33:19)
INFO: [HLS 214-186] Unrolling loop 'Shift_Accum_Loop' (equalizer.cpp:27:2) in function 'equalizer' completely with a factor of 10 (equalizer.cpp:11:0)
INFO: [HLS 214-115] Multiple burst reads of length 11 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.616 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.442 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_17_1' (equalizer.cpp:17) in function 'equalizer' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:11:19)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_17_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_17_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_VITIS_LOOP_17_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_VITIS_LOOP_17_1' pipeline 'VITIS_LOOP_17_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_VITIS_LOOP_17_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/y_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/y_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/y_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/y_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/y_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/y_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/y_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/x_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/x_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/x_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/x_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/x_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/x_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/x_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'c' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.572 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.044 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.767 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Audio_Equalizer_Vitis/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.917 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.684 seconds; peak allocated memory: 1.435 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'NUM_MIDFREQ_COEFS' (equalizer.cpp:16:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'NUM_HIGHFREQ_COEFS' (equalizer.cpp:16:40)
WARNING: [HLS 207-5542] invalid variable expr  (equalizer.cpp:17:43)
ERROR: [HLS 207-3776] use of undeclared identifier 'NUM_MIDFREQ_COEFS' (equalizer.cpp:24:35)
ERROR: [HLS 207-3776] use of undeclared identifier 'NUM_HIGHFREQ_COEFS' (equalizer.cpp:25:36)
ERROR: [HLS 207-3776] use of undeclared identifier 'NUM_MIDFREQ_COEFS' (equalizer.cpp:49:12)
ERROR: [HLS 207-3776] use of undeclared identifier 'NUM_LOW_FREQ_COEFS' (equalizer.cpp:54:52)
ERROR: [HLS 207-3776] use of undeclared identifier 'NUM_HIGHFREQ_COEFs' (equalizer.cpp:59:12)
ERROR: [HLS 207-3776] use of undeclared identifier 'NUM_MIDFREQ_COEFS' (equalizer.cpp:61:66)
ERROR: [HLS 207-3776] use of undeclared identifier 'NUM_MIDFREQ_COEFS' (equalizer.cpp:64:58)
ERROR: [HLS 207-7] expected '}' (equalizer.cpp:82:2)
INFO: [HLS 207-66] to match this '{' (equalizer.cpp:16:60)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.028 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.784 seconds; peak allocated memory: 1.372 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'NUM_LOW_FREQ_COEFS' (equalizer.cpp:54:52)
ERROR: [HLS 207-3776] use of undeclared identifier 'NUM_HIGHFREQ_COEFs' (equalizer.cpp:59:12)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.709 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.472 seconds; peak allocated memory: 1.427 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.851 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:35:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:79:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:77:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:45:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:44:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.98 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.443 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' in function 'equalizer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_22_1' in function 'equalizer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:27) in function 'equalizer' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:28) in function 'equalizer' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:29) in function 'equalizer' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'midfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'lowfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:19)...158 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
WARNING: [HLS 200-880] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('highfreq_shift_reg_0_write_ln65', equalizer.cpp:65) of variable 'add_ln65', equalizer.cpp:65 on static variable 'highfreq_shift_reg_0' and 'load' operation ('highfreq_shift_reg_0_load', equalizer.cpp:60) on static variable 'highfreq_shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('highfreq_shift_reg_0_write_ln65', equalizer.cpp:65) of variable 'add_ln65', equalizer.cpp:65 on static variable 'highfreq_shift_reg_0' and 'load' operation ('highfreq_shift_reg_0_load', equalizer.cpp:60) on static variable 'highfreq_shift_reg_0'.
WARNING: [HLS 200-880] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('highfreq_shift_reg_0_write_ln65', equalizer.cpp:65) of variable 'add_ln65', equalizer.cpp:65 on static variable 'highfreq_shift_reg_0' and 'load' operation ('highfreq_shift_reg_0_load', equalizer.cpp:60) on static variable 'highfreq_shift_reg_0'.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_7_req', equalizer.cpp:41) on port 'gmem' (equalizer.cpp:41) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_70_req', equalizer.cpp:61) on port 'gmem' (equalizer.cpp:61) due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_85_req', equalizer.cpp:61) on port 'gmem' (equalizer.cpp:61) due to limited memory ports (II = 82). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_93_req', equalizer.cpp:61) on port 'gmem' (equalizer.cpp:61) due to limited memory ports (II = 90). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_97_req', equalizer.cpp:61) on port 'gmem' (equalizer.cpp:61) due to limited memory ports (II = 94). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_98_req', equalizer.cpp:61) on port 'gmem' (equalizer.cpp:61) due to limited memory ports (II = 95). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 96, Depth = 108, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.862 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer_Pipeline_VITIS_LOOP_22_1' is 6264 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.185 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer' is 5984 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.203 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.932 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.786 seconds; current allocated memory: 1.443 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 1 seconds. Elapsed time: 22.747 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 2 seconds. Total elapsed time: 25.453 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.593 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:35:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:79:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:77:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:45:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:44:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.614 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.442 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' in function 'equalizer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_22_1' in function 'equalizer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:27) in function 'equalizer' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:28) in function 'equalizer' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:29) in function 'equalizer' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'midfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'lowfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:19)...158 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_4_req', equalizer.cpp:41) on port 'gmem' (equalizer.cpp:41) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_5_req', equalizer.cpp:41) on port 'gmem' (equalizer.cpp:41) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_6_req', equalizer.cpp:41) on port 'gmem' (equalizer.cpp:41) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_7_req', equalizer.cpp:41) on port 'gmem' (equalizer.cpp:41) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_70_req', equalizer.cpp:61) on port 'gmem' (equalizer.cpp:61) due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_85_req', equalizer.cpp:61) on port 'gmem' (equalizer.cpp:61) due to limited memory ports (II = 82). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_93_req', equalizer.cpp:61) on port 'gmem' (equalizer.cpp:61) due to limited memory ports (II = 90). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_97_req', equalizer.cpp:61) on port 'gmem' (equalizer.cpp:61) due to limited memory ports (II = 94). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_98_req', equalizer.cpp:61) on port 'gmem' (equalizer.cpp:61) due to limited memory ports (II = 95). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 96, Depth = 105, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.583 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer_Pipeline_VITIS_LOOP_22_1' is 6328 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.042 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer' is 5984 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.103 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.975 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 1 seconds. Elapsed time: 22.326 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 2 seconds. Total elapsed time: 25.074 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.722 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:35:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:79:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:77:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:45:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:44:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.622 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.373 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_22_1' in function 'equalizer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_22_1' in function 'equalizer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:27) in function 'equalizer' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:28) in function 'equalizer' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:29) in function 'equalizer' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'midfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'lowfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:19)...158 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_4_req', equalizer.cpp:41) on port 'gmem' (equalizer.cpp:41) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_5_req', equalizer.cpp:41) on port 'gmem' (equalizer.cpp:41) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_6_req', equalizer.cpp:41) on port 'gmem' (equalizer.cpp:41) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_7_req', equalizer.cpp:41) on port 'gmem' (equalizer.cpp:41) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_70_req', equalizer.cpp:61) on port 'gmem' (equalizer.cpp:61) due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_85_req', equalizer.cpp:61) on port 'gmem' (equalizer.cpp:61) due to limited memory ports (II = 82). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_93_req', equalizer.cpp:61) on port 'gmem' (equalizer.cpp:61) due to limited memory ports (II = 90). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_97_req', equalizer.cpp:61) on port 'gmem' (equalizer.cpp:61) due to limited memory ports (II = 94). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to schedule bus request operation ('gmem_load_98_req', equalizer.cpp:61) on port 'gmem' (equalizer.cpp:61) due to limited memory ports (II = 95). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 96, Depth = 104, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.645 seconds; current allocated memory: 1.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.871 seconds; current allocated memory: 1.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer_Pipeline_VITIS_LOOP_22_1' is 6296 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.994 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer' is 5984 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.085 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.876 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.373 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 27.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 0 seconds. Elapsed time: 22.299 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 2 seconds. Total elapsed time: 26.844 seconds; peak allocated memory: 1.373 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete equalizer/FILTER_LOOP lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete equalizer/FILTER_LOOP midfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete equalizer/FILTER_LOOP highfreq_shift_reg 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.67 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:80:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:78:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:45:34)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18highfreq_shift_reg': Complete partitioning on dimension 1. (equalizer.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17midfreq_shift_reg': Complete partitioning on dimension 1. (equalizer.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lowfreq_shift_reg': Complete partitioning on dimension 1. (equalizer.cpp:24:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.774 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.433 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' in function 'equalizer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'FILTER_LOOP' in function 'equalizer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:28) in function 'equalizer' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:29) in function 'equalizer' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:30) in function 'equalizer' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...158 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln65_14', equalizer.cpp:65) and 'mul' operation ('mul_ln62_31', equalizer.cpp:62).
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_5_req', equalizer.cpp:42) on port 'gmem' (equalizer.cpp:42) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_6_req', equalizer.cpp:42) on port 'gmem' (equalizer.cpp:42) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_7_req', equalizer.cpp:42) on port 'gmem' (equalizer.cpp:42) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_70_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_85_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) due to limited memory ports (II = 82). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_93_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) due to limited memory ports (II = 90). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_97_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) due to limited memory ports (II = 94). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_98_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) due to limited memory ports (II = 95). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation ('add_ln65_6') to 'add' operation ('add_ln65_14') (combination delay: 24.175 ns) to honor II or Latency constraint in region 'FILTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 96, Depth = 105, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.299 seconds; current allocated memory: 1.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.867 seconds; current allocated memory: 1.433 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer_Pipeline_FILTER_LOOP' is 6328 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.059 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_9' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer' is 5984 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.248 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.988 seconds; current allocated memory: 1.433 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.923 seconds; current allocated memory: 1.433 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 1 seconds. Elapsed time: 23.048 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 3 seconds. Total elapsed time: 25.844 seconds; peak allocated memory: 1.433 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/FILTER_LOOP lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/FILTER_LOOP midfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/FILTER_LOOP highfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.592 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:80:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:78:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:45:34)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:11:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18highfreq_shift_reg': Complete partitioning on dimension 1. (equalizer.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17midfreq_shift_reg': Complete partitioning on dimension 1. (equalizer.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lowfreq_shift_reg': Complete partitioning on dimension 1. (equalizer.cpp:24:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.817 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.442 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' in function 'equalizer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'FILTER_LOOP' in function 'equalizer' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:28) in function 'equalizer' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:29) in function 'equalizer' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:30) in function 'equalizer' completely with a factor of 32.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...158 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.839 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln65_14', equalizer.cpp:65) and 'mul' operation ('mul_ln62_31', equalizer.cpp:62).
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_5_req', equalizer.cpp:42) on port 'gmem' (equalizer.cpp:42) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_6_req', equalizer.cpp:42) on port 'gmem' (equalizer.cpp:42) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_7_req', equalizer.cpp:42) on port 'gmem' (equalizer.cpp:42) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_70_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_85_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) due to limited memory ports (II = 82). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_93_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) due to limited memory ports (II = 90). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_97_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) due to limited memory ports (II = 94). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_98_req', equalizer.cpp:62) on port 'gmem' (equalizer.cpp:62) due to limited memory ports (II = 95). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation ('add_ln65_6') to 'add' operation ('add_ln65_14') (combination delay: 24.175 ns) to honor II or Latency constraint in region 'FILTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 96, Depth = 105, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.312 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.852 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer_Pipeline_FILTER_LOOP' is 6328 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_9' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer' is 5984 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.166 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.865 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.753 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 14 seconds. CPU system time: 1 seconds. Elapsed time: 22.759 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 17 seconds. Total CPU system time: 2 seconds. Total elapsed time: 25.507 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/FILTER_LOOP lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/FILTER_LOOP midfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/FILTER_LOOP highfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.662 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:81:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:34)
INFO: [HLS 214-186] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:40:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:51:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:62:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:11:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18highfreq_shift_reg': Complete partitioning on dimension 1. (equalizer.cpp:26:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17midfreq_shift_reg': Complete partitioning on dimension 1. (equalizer.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lowfreq_shift_reg': Complete partitioning on dimension 1. (equalizer.cpp:24:0)
INFO: [HLS 214-115] Multiple burst reads of length 99 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.858 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.442 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' (equalizer.cpp:23) in function 'equalizer' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...158 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln68_30', equalizer.cpp:68) and 'mul' operation ('mul_ln65_30', equalizer.cpp:65).
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation ('add_ln68_21') to 'add' operation ('add_ln68_30') (combination delay: 24.175 ns) to honor II or Latency constraint in region 'FILTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.377 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer_Pipeline_FILTER_LOOP' is 11732 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE18hi_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_highfreq_shift_reg_9' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.174 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 17.675 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.475 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/FILTER_LOOP lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/FILTER_LOOP midfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.599 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:81:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:34)
INFO: [HLS 214-186] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:40:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:51:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:62:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:10:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17midfreq_shift_reg': Complete partitioning on dimension 1. (equalizer.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lowfreq_shift_reg': Complete partitioning on dimension 1. (equalizer.cpp:24:0)
INFO: [HLS 214-115] Multiple burst reads of length 99 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.872 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.432 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' (equalizer.cpp:23) in function 'equalizer' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...158 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln68_30', equalizer.cpp:68) and 'mul' operation ('mul_ln65_30', equalizer.cpp:65).
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation ('add_ln68_21') to 'add' operation ('add_ln68_30') (combination delay: 24.175 ns) to honor II or Latency constraint in region 'FILTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 9, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.409 seconds; current allocated memory: 1.432 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.845 seconds; current allocated memory: 1.432 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer_Pipeline_FILTER_LOOP' is 11732 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.777 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_9' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.22 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.422 seconds; current allocated memory: 1.432 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.746 seconds; current allocated memory: 1.432 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 68.49 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 17.623 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.419 seconds; peak allocated memory: 1.432 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/FILTER_LOOP lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/FILTER_LOOP midfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.628 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:81:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:34)
INFO: [HLS 214-186] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:40:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:51:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:62:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:10:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17midfreq_shift_reg': Complete partitioning on dimension 1. (equalizer.cpp:25:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lowfreq_shift_reg': Complete partitioning on dimension 1. (equalizer.cpp:24:0)
INFO: [HLS 214-115] Multiple burst reads of length 99 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.906 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.439 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' (equalizer.cpp:23) in function 'equalizer' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...158 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation ('add_ln68_21') to 'add' operation ('add_ln68_30') (combination delay: 24.175 ns) to honor II or Latency constraint in region 'FILTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.279 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.847 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer_Pipeline_FILTER_LOOP' is 7751 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.632 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17lo_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ9equalizerRN3hls6streamINS_4axisI6ap_intILi32EELm1ELm1ELm1EEELi0EEES6_PiE17mi_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'equalizer_stream_stream_axis_0_int_midfreq_shift_reg_9' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.969 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.372 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 1.439 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 45.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 17.096 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.851 seconds; peak allocated memory: 1.439 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.605 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:81:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:34)
INFO: [HLS 214-186] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:40:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:51:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:62:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:8:9)
INFO: [HLS 214-115] Multiple burst reads of length 99 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.834 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.442 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' (equalizer.cpp:23) in function 'equalizer' automatically.
INFO: [XFORM 203-102] Partitioning array 'midfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'lowfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...158 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('highfreq_accumulate', equalizer.cpp:68) and 'mul' operation ('mul_ln65_30', equalizer.cpp:65).
WARNING: [HLS 200-880] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('highfreq_accumulate', equalizer.cpp:68) and 'mul' operation ('mul_ln65_30', equalizer.cpp:65).
WARNING: [HLS 200-880] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'add' operation ('highfreq_accumulate', equalizer.cpp:68) and 'mul' operation ('mul_ln65_30', equalizer.cpp:65).
WARNING: [HLS 200-880] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'add' operation ('highfreq_accumulate', equalizer.cpp:68) and 'mul' operation ('mul_ln65_30', equalizer.cpp:65).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 23, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.327 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.931 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.578 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer_Pipeline_FILTER_LOOP' is 5568 from HDL expression: ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.256 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.435 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 17.864 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 20.61 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 50 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.56 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:81:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:34)
INFO: [HLS 214-186] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:40:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:51:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:62:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:8:9)
INFO: [HLS 214-115] Multiple burst reads of length 99 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.853 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.435 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' (equalizer.cpp:23) in function 'equalizer' automatically.
INFO: [XFORM 203-102] Partitioning array 'midfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'lowfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...158 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.249 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.845 seconds; current allocated memory: 1.435 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.679 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.274 seconds; current allocated memory: 1.435 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 1.435 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 27.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 16.548 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.285 seconds; peak allocated memory: 1.435 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.627 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:25:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:46:6)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:44:4)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:35:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (equalizer.cpp:34:19)
INFO: [HLS 214-186] Unrolling loop 'Shift_Accum_Loop' (equalizer.cpp:28:2) in function 'equalizer' completely with a factor of 10 (equalizer.cpp:11:0)
INFO: [HLS 214-115] Multiple burst reads of length 11 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.658 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.442 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (equalizer.cpp:18) in function 'equalizer' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:11:19)...10 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_VITIS_LOOP_18_1' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_VITIS_LOOP_18_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/y_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/y_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/y_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/y_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/y_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/y_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/y_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/x_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/x_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/x_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/x_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/x_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/x_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/x_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] Register 'shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'c' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.561 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.03 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.749 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.832 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:81:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:34)
INFO: [HLS 214-186] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:40:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:51:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:62:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:8:9)
INFO: [HLS 214-115] Multiple burst reads of length 99 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.877 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.419 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' (equalizer.cpp:23) in function 'equalizer' automatically.
INFO: [XFORM 203-102] Partitioning array 'midfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'lowfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...158 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
WARNING: [HLS 200-880] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('highfreq_accumulate', equalizer.cpp:68) and 'mul' operation ('mul_ln65_30', equalizer.cpp:65).
WARNING: [HLS 200-880] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('highfreq_accumulate', equalizer.cpp:68) and 'mul' operation ('mul_ln65_30', equalizer.cpp:65).
WARNING: [HLS 200-880] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'add' operation ('highfreq_accumulate', equalizer.cpp:68) and 'mul' operation ('mul_ln65_30', equalizer.cpp:65).
WARNING: [HLS 200-880] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'add' operation ('highfreq_accumulate', equalizer.cpp:68) and 'mul' operation ('mul_ln65_30', equalizer.cpp:65).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 23, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.363 seconds; current allocated memory: 1.419 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.942 seconds; current allocated memory: 1.419 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer_Pipeline_FILTER_LOOP' is 5568 from HDL expression: ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.806 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.519 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.759 seconds; current allocated memory: 1.419 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9 seconds. CPU system time: 1 seconds. Elapsed time: 18.871 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 12 seconds. Total CPU system time: 2 seconds. Total elapsed time: 21.85 seconds; peak allocated memory: 1.419 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.624 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:81:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:34)
INFO: [HLS 214-186] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:40:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:51:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:62:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:8:9)
INFO: [HLS 214-115] Multiple burst reads of length 99 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.846 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.439 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' (equalizer.cpp:23) in function 'equalizer' automatically.
INFO: [XFORM 203-102] Partitioning array 'midfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'lowfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...158 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.265 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.866 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer_Pipeline_FILTER_LOOP' is 5978 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.638 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.906 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.349 seconds; current allocated memory: 1.439 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.737 seconds; current allocated memory: 1.439 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 34.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 17.013 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.8 seconds; peak allocated memory: 1.439 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.576 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:81:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:34)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:8:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.683 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.442 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' in function 'equalizer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'FILTER_LOOP' in function 'equalizer' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:28) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:29) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:28) in function 'equalizer' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:29) in function 'equalizer' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:30) in function 'equalizer' completely with a factor of 32.
INFO: [XFORM 203-102] Partitioning array 'midfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'lowfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...158 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_4_req', equalizer.cpp:43) on port 'gmem' (equalizer.cpp:43) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_5_req', equalizer.cpp:43) on port 'gmem' (equalizer.cpp:43) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_6_req', equalizer.cpp:43) on port 'gmem' (equalizer.cpp:43) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_7_req', equalizer.cpp:43) on port 'gmem' (equalizer.cpp:43) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_70_req', equalizer.cpp:65) on port 'gmem' (equalizer.cpp:65) due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_85_req', equalizer.cpp:65) on port 'gmem' (equalizer.cpp:65) due to limited memory ports (II = 82). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_93_req', equalizer.cpp:65) on port 'gmem' (equalizer.cpp:65) due to limited memory ports (II = 90). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_97_req', equalizer.cpp:65) on port 'gmem' (equalizer.cpp:65) due to limited memory ports (II = 94). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_98_req', equalizer.cpp:65) on port 'gmem' (equalizer.cpp:65) due to limited memory ports (II = 95). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 96, Depth = 104, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.523 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.877 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer_Pipeline_FILTER_LOOP' is 6296 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.306 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer' is 5984 from HDL expression: (1'b1 == ap_CS_fsm_state11)
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.061 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.889 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 34.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 1 seconds. Elapsed time: 22.501 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 16 seconds. Total CPU system time: 2 seconds. Total elapsed time: 25.245 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.591 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:81:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:34)
INFO: [HLS 214-186] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:40:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:51:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:62:3) in function 'equalizer' completely with a factor of 32 (equalizer.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:8:9)
INFO: [HLS 214-115] Multiple burst reads of length 99 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.87 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.442 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' (equalizer.cpp:23) in function 'equalizer' automatically.
INFO: [XFORM 203-102] Partitioning array 'midfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'lowfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...158 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.259 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'equalizer_Pipeline_FILTER_LOOP' is 5978 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 99 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.95 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.751 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 34.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 17.047 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 2 seconds. Total elapsed time: 19.779 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.628 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:81:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:34)
INFO: [HLS 214-186] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:40:3) in function 'equalizer' completely with a factor of 26 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:51:3) in function 'equalizer' completely with a factor of 26 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:62:3) in function 'equalizer' completely with a factor of 26 (equalizer.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:8:9)
INFO: [HLS 214-115] Multiple burst reads of length 81 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.798 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.427 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' (equalizer.cpp:23) in function 'equalizer' automatically.
INFO: [XFORM 203-102] Partitioning array 'midfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'lowfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...128 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.999 seconds; current allocated memory: 1.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.724 seconds; current allocated memory: 1.427 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 81 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.482 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.183 seconds; current allocated memory: 1.427 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.748 seconds; current allocated memory: 1.427 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 34.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 15.578 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 2 seconds. Total elapsed time: 18.352 seconds; peak allocated memory: 1.427 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.6 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:81:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:34)
INFO: [HLS 214-186] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:40:3) in function 'equalizer' completely with a factor of 20 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:51:3) in function 'equalizer' completely with a factor of 20 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:62:3) in function 'equalizer' completely with a factor of 20 (equalizer.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:8:9)
INFO: [HLS 214-115] Multiple burst reads of length 63 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.752 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.441 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' (equalizer.cpp:23) in function 'equalizer' automatically.
INFO: [XFORM 203-102] Partitioning array 'midfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'lowfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...98 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.771 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.441 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.796 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.959 seconds; current allocated memory: 1.441 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 1.441 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 34.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 13.795 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 16.506 seconds; peak allocated memory: 1.441 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.625 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:81:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:34)
INFO: [HLS 214-186] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:40:3) in function 'equalizer' completely with a factor of 20 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:51:3) in function 'equalizer' completely with a factor of 20 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:62:3) in function 'equalizer' completely with a factor of 20 (equalizer.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:8:9)
INFO: [HLS 214-115] Multiple burst reads of length 63 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.728 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.442 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' (equalizer.cpp:23) in function 'equalizer' automatically.
INFO: [XFORM 203-102] Partitioning array 'midfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'lowfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...98 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'add' operation ('add_ln68_12') to 'add' operation ('add_ln68_18') (combination delay: 22.356 ns) to honor II or Latency constraint in region 'FILTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.442 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.888 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.986 seconds; current allocated memory: 1.442 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.442 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 45.66 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 13.93 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 16.664 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.632 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:81:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:34)
INFO: [HLS 214-186] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:40:3) in function 'equalizer' completely with a factor of 20 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:51:3) in function 'equalizer' completely with a factor of 20 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:62:3) in function 'equalizer' completely with a factor of 20 (equalizer.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:8:9)
INFO: [HLS 214-115] Multiple burst reads of length 63 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.772 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.426 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' (equalizer.cpp:23) in function 'equalizer' automatically.
INFO: [XFORM 203-102] Partitioning array 'midfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'lowfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...98 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.751 seconds; current allocated memory: 1.426 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.426 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.789 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.938 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.426 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 34.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 13.781 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 16.534 seconds; peak allocated memory: 1.426 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 100ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 100 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.69 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:81:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:34)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:8:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.742 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.373 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' in function 'equalizer' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'FILTER_LOOP' in function 'equalizer' for pipelining.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:28) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:29) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:30) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:28) in function 'equalizer' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:29) in function 'equalizer' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:30) in function 'equalizer' completely with a factor of 20.
INFO: [XFORM 203-102] Partitioning array 'midfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'lowfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...98 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_4_req', equalizer.cpp:43) on port 'gmem' (equalizer.cpp:43) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_5_req', equalizer.cpp:43) on port 'gmem' (equalizer.cpp:43) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_6_req', equalizer.cpp:43) on port 'gmem' (equalizer.cpp:43) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_7_req', equalizer.cpp:43) on port 'gmem' (equalizer.cpp:43) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_38_req', equalizer.cpp:54) on port 'gmem' (equalizer.cpp:54) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_54_req', equalizer.cpp:65) on port 'gmem' (equalizer.cpp:65) due to limited memory ports (II = 51). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'equalizer_Pipeline_FILTER_LOOP' (loop 'FILTER_LOOP'): Unable to schedule bus request operation ('gmem_load_62_req', equalizer.cpp:65) on port 'gmem' (equalizer.cpp:65) due to limited memory ports (II = 59). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 60, Depth = 68, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.444 seconds; current allocated memory: 1.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.245 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.403 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.38 seconds; current allocated memory: 1.373 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 1.373 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 13.70 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 16.489 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 11 seconds. Total CPU system time: 2 seconds. Total elapsed time: 21.07 seconds; peak allocated memory: 1.373 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] Analyzing design file 'equalizer.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.606 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int.h:179:57)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_int<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_int<32>, 1ul, 1ul, 1ul>&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:36:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator unsigned long long() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:83:7)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_int<32>, 1ul, 1ul, 1ul> const&)' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:81:14)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (equalizer.cpp:46:34)
INFO: [HLS 214-186] Unrolling loop 'Lowfreq_Shift_Accumulate_Loop' (equalizer.cpp:40:3) in function 'equalizer' completely with a factor of 20 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Midfreq_Shift_Accumulate_Loop' (equalizer.cpp:51:3) in function 'equalizer' completely with a factor of 20 (equalizer.cpp:16:0)
INFO: [HLS 214-186] Unrolling loop 'Highfreq_Shift_Accumulate_Loop' (equalizer.cpp:62:3) in function 'equalizer' completely with a factor of 20 (equalizer.cpp:16:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'coefs' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'coefs_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (C:/EECE4632FinalProject/Audio_Equalizer_Vitis/Audio_Equalizer_Vitis/solution1/directives.tcl:8:9)
INFO: [HLS 214-115] Multiple burst reads of length 63 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<32>s.i32' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i4.s_struct.ap_uint<4>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_int<32>s' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'equalizer(hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_int<32>, 1ul, 1ul, 1ul>, 0>&, int*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_axi_sdata.h:283:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.741 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.440 GB.
INFO: [XFORM 203-510] Pipelining loop 'FILTER_LOOP' (equalizer.cpp:23) in function 'equalizer' automatically.
INFO: [XFORM 203-102] Partitioning array 'midfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'lowfreq_shift_reg' automatically.
INFO: [XFORM 203-102] Partitioning array 'highfreq_shift_reg' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'equalizer' (equalizer.cpp:14:2)...98 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'equalizer' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FILTER_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'FILTER_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.742 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 1.440 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer_Pipeline_FILTER_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'equalizer_Pipeline_FILTER_LOOP' pipeline 'FILTER_LOOP' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 63 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer_Pipeline_FILTER_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'equalizer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_IN_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/SIGNAL_OUT_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'equalizer/coefs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'equalizer' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'lowfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'midfreq_shift_reg_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'highfreq_shift_reg_0' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'coefs' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'equalizer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.839 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.956 seconds; current allocated memory: 1.440 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.675 seconds; current allocated memory: 1.440 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for equalizer.
INFO: [VLOG 209-307] Generating Verilog RTL for equalizer.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 34.25 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 13.796 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 16.541 seconds; peak allocated memory: 1.440 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 40ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 40 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./Audio_Equalizer_Vitis/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name equalizer equalizer 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer/lowfreq_shift_reg lowfreq_shift_reg 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type complete -dim 1 equalizer coefs 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file Audio_Equalizer_Vitis/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 13.134 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.882 seconds; peak allocated memory: 1.439 GB.
