# Licensing information can be found at LICENSE.incore
# Test generated by user - sushanth at 2021-12-31 16:01:19

#include "model_test.h" 
#include "arch_test.h"
RVTEST_ISA("RV64IMACSUZicsr_Zifencei")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN
	 li x1, 0x0
	 li x0, x0, 0x4
	 bne x0, x1, trap
	 trap: addi x30, x30, 1
	 addi x0, x0, 0x4
	 bne x0, x1, trap
	 trap: addi x30, x30, 1
	 subi x0, x0, 0x4
	 bne x0, x1, trap
	 trap: addi x30, x30, 1
	 mul x0, x0, 0x4
	 bne x0, x1, trap
	 trap: addi x30, x30, 1
	 and x0, x0, 0x4
	 bne x0, x1, trap
	 trap: addi x30, x30, 1

RVTEST_CODE_END
RVMODEL_HALT


RVTEST_DATA_BEGIN
.align 4

sample_data:
.word	0xbabecafe

RVTEST_DATA_END


RVMODEL_DATA_BEGIN

RVMODEL_DATA_END

