{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616818949932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616818949932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 27 01:22:29 2021 " "Processing started: Sat Mar 27 01:22:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616818949932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616818949932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpld_beamforming -c cpld_beamforming_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpld_beamforming -c cpld_beamforming_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616818949933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616818950069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616818950069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpld_beamforming_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpld_beamforming_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpld_beamforming_top " "Found entity 1: cpld_beamforming_top" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616818956874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616818956874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AD7864.v 1 1 " "Found 1 design units, including 1 entities, in source file AD7864.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7864 " "Found entity 1: ad7864" {  } { { "AD7864.v" "" { Text "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616818956875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616818956875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwrctr.v 1 1 " "Found 1 design units, including 1 entities, in source file pwrctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwrctr " "Found entity 1: pwrctr" {  } { { "pwrctr.v" "" { Text "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/pwrctr.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616818956876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616818956876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2cmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file i2cmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cmodule " "Found entity 1: i2cmodule" {  } { { "i2cmodule.v" "" { Text "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/i2cmodule.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616818956876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616818956876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/counter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616818956877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616818956877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpld_beamforming_top " "Elaborating entity \"cpld_beamforming_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616818956925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7864 ad7864:inst " "Elaborating entity \"ad7864\" for hierarchy \"ad7864:inst\"" {  } { { "cpld_beamforming_top.bdf" "inst" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 72 280 456 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616818956927 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_clk AD7864.v(25) " "Output port \"spi_clk\" at AD7864.v(25) has no driver" {  } { { "AD7864.v" "" { Text "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616818956927 "|cpld_beamforming_top|ad7864:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_mosi AD7864.v(26) " "Output port \"spi_mosi\" at AD7864.v(26) has no driver" {  } { { "AD7864.v" "" { Text "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616818956927 "|cpld_beamforming_top|ad7864:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_cs AD7864.v(27) " "Output port \"spi_cs\" at AD7864.v(27) has no driver" {  } { { "AD7864.v" "" { Text "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/AD7864.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1616818956927 "|cpld_beamforming_top|ad7864:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwrctr pwrctr:inst3 " "Elaborating entity \"pwrctr\" for hierarchy \"pwrctr:inst3\"" {  } { { "cpld_beamforming_top.bdf" "inst3" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 328 312 544 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616818956927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:inst2 " "Elaborating entity \"counter\" for hierarchy \"counter:inst2\"" {  } { { "cpld_beamforming_top.bdf" "inst2" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 184 -416 -272 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616818956936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "LPM_COUNTER_component" { Text "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/counter.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616818956955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "" { Text "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/counter.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616818956956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:inst2\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:inst2\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616818956956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616818956956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616818956956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616818956956 ""}  } { { "counter.v" "" { Text "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/counter.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616818956956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p4h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p4h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p4h " "Found entity 1: cntr_p4h" {  } { { "db/cntr_p4h.tdf" "" { Text "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/db/cntr_p4h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616818956992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616818956992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p4h counter:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_p4h:auto_generated " "Elaborating entity \"cntr_p4h\" for hierarchy \"counter:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_p4h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/dary/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616818956992 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPLD_CONN_IO " "bidirectional pin \"CPLD_CONN_IO\" has no driver" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1616818957098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPLD_CONN_IO " "bidirectional pin \"CPLD_CONN_IO\" has no driver" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1616818957098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPLD_CONN_IO " "bidirectional pin \"CPLD_CONN_IO\" has no driver" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1616818957098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPLD_CONN_IO " "bidirectional pin \"CPLD_CONN_IO\" has no driver" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1616818957098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPLD_CONN_IO " "bidirectional pin \"CPLD_CONN_IO\" has no driver" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1616818957098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPLD_CONN_IO " "bidirectional pin \"CPLD_CONN_IO\" has no driver" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1616818957098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPLD_CONN_IO " "bidirectional pin \"CPLD_CONN_IO\" has no driver" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1616818957098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPLD_CONN_IO " "bidirectional pin \"CPLD_CONN_IO\" has no driver" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1616818957098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPLD_CONN_IO " "bidirectional pin \"CPLD_CONN_IO\" has no driver" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1616818957098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPLD_CONN_IO " "bidirectional pin \"CPLD_CONN_IO\" has no driver" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1616818957098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPLD_CONN_IO " "bidirectional pin \"CPLD_CONN_IO\" has no driver" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1616818957098 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CPLD_CONN_IO " "bidirectional pin \"CPLD_CONN_IO\" has no driver" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1616818957098 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1616818957098 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CPLD_CONN_IO2 GND " "Pin \"CPLD_CONN_IO2\" is stuck at GND" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 96 464 644 112 "CPLD_CONN_IO2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616818957104 "|cpld_beamforming_top|CPLD_CONN_IO2"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPLD_CONN_IO15 VCC " "Pin \"CPLD_CONN_IO15\" is stuck at VCC" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 112 464 650 128 "CPLD_CONN_IO15" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616818957104 "|cpld_beamforming_top|CPLD_CONN_IO15"} { "Warning" "WMLS_MLS_STUCK_PIN" "DSP_PWR_EN VCC " "Pin \"DSP_PWR_EN\" is stuck at VCC" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 352 608 784 368 "DSP_PWR_EN" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616818957104 "|cpld_beamforming_top|DSP_PWR_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPLD_IO13 GND " "Pin \"CPLD_IO13\" is stuck at GND" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 224 488 664 240 "CPLD_IO13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616818957104 "|cpld_beamforming_top|CPLD_IO13"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPLD_IO14 GND " "Pin \"CPLD_IO14\" is stuck at GND" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 208 488 664 224 "CPLD_IO14" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616818957104 "|cpld_beamforming_top|CPLD_IO14"} { "Warning" "WMLS_MLS_STUCK_PIN" "CPLD_IO15 GND " "Pin \"CPLD_IO15\" is stuck at GND" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 256 496 672 272 "CPLD_IO15" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616818957104 "|cpld_beamforming_top|CPLD_IO15"} { "Warning" "WMLS_MLS_STUCK_PIN" "DSP_BOOT\[3\] VCC " "Pin \"DSP_BOOT\[3\]\" is stuck at VCC" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 368 544 724 384 "DSP_BOOT\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616818957104 "|cpld_beamforming_top|DSP_BOOT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DSP_BOOT\[2\] GND " "Pin \"DSP_BOOT\[2\]\" is stuck at GND" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 368 544 724 384 "DSP_BOOT\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616818957104 "|cpld_beamforming_top|DSP_BOOT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DSP_BOOT\[1\] GND " "Pin \"DSP_BOOT\[1\]\" is stuck at GND" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 368 544 724 384 "DSP_BOOT\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616818957104 "|cpld_beamforming_top|DSP_BOOT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DSP_BOOT\[0\] VCC " "Pin \"DSP_BOOT\[0\]\" is stuck at VCC" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 368 544 724 384 "DSP_BOOT\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616818957104 "|cpld_beamforming_top|DSP_BOOT[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616818957104 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1616818957106 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPLD_CLKIN " "No output dependent on input pin \"CPLD_CLKIN\"" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 96 -784 -616 112 "CPLD_CLKIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616818957108 "|cpld_beamforming_top|CPLD_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPLD_IO16 " "No output dependent on input pin \"CPLD_IO16\"" {  } { { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 240 488 667 256 "CPLD_IO16" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616818957108 "|cpld_beamforming_top|CPLD_IO16"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616818957108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616818957108 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616818957108 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1616818957108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616818957108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "373 " "Peak virtual memory: 373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616818957143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 27 01:22:37 2021 " "Processing ended: Sat Mar 27 01:22:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616818957143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616818957143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616818957143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616818957143 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1616818957845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616818957845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 27 01:22:37 2021 " "Processing started: Sat Mar 27 01:22:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616818957845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1616818957845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpld_beamforming -c cpld_beamforming_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpld_beamforming -c cpld_beamforming_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1616818957845 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1616818957879 ""}
{ "Info" "0" "" "Project  = cpld_beamforming" {  } {  } 0 0 "Project  = cpld_beamforming" 0 0 "Fitter" 0 0 1616818957880 ""}
{ "Info" "0" "" "Revision = cpld_beamforming_top" {  } {  } 0 0 "Revision = cpld_beamforming_top" 0 0 "Fitter" 0 0 1616818957880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1616818957911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616818957911 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpld_beamforming_top 5M40ZE64C5 " "Selected device 5M40ZE64C5 for design \"cpld_beamforming_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616818957916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616818957960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616818957960 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616818957978 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616818957982 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZE64C5 " "Device 5M80ZE64C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616818958017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZE64I5 " "Device 5M80ZE64I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616818958017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZE64C5 " "Device 5M160ZE64C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616818958017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M160ZE64I5 " "Device 5M160ZE64I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616818958017 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M40ZE64I5 " "Device 5M40ZE64I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616818958017 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1616818958017 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 37 " "No exact pin location assignment(s) for 13 pins of 37 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1616818958022 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpld_beamforming_top.sdc " "Synopsys Design Constraints File file not found: 'cpld_beamforming_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1616818958043 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1616818958043 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1616818958043 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1616818958044 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1616818958045 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1616818958045 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1616818958045 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1616818958045 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616818958046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616818958046 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1616818958048 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1616818958049 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1616818958051 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1616818958055 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1616818958058 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1616818958058 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1616818958058 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616818958058 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 3.3V 5 8 0 " "Number of I/O pins in group: 13 (unused VREF, 3.3V VCCIO, 5 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1616818958060 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1616818958060 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1616818958060 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 20 7 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 20 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616818958060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 4 23 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1616818958060 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1616818958060 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1616818958060 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616818958066 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1616818958069 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616818958185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616818958199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616818958200 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616818958250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616818958250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616818958258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616818958301 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616818958301 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1616818958309 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1616818958309 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616818958309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616818958310 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616818958315 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616818958320 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1616818958326 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "12 " "Following 12 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPLD_CONN_IO\[3\] a permanently disabled " "Pin CPLD_CONN_IO\[3\] has a permanently disabled output enable" {  } { { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CPLD_CONN_IO[3] } } } { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPLD_CONN_IO\[3\]" } } } } { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } } { "temporary_test_loc" "" { Generic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616818958327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPLD_CONN_IO\[4\] a permanently disabled " "Pin CPLD_CONN_IO\[4\] has a permanently disabled output enable" {  } { { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CPLD_CONN_IO[4] } } } { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPLD_CONN_IO\[4\]" } } } } { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } } { "temporary_test_loc" "" { Generic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616818958327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPLD_CONN_IO\[5\] a permanently disabled " "Pin CPLD_CONN_IO\[5\] has a permanently disabled output enable" {  } { { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CPLD_CONN_IO[5] } } } { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPLD_CONN_IO\[5\]" } } } } { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } } { "temporary_test_loc" "" { Generic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616818958327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPLD_CONN_IO\[6\] a permanently disabled " "Pin CPLD_CONN_IO\[6\] has a permanently disabled output enable" {  } { { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CPLD_CONN_IO[6] } } } { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPLD_CONN_IO\[6\]" } } } } { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } } { "temporary_test_loc" "" { Generic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616818958327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPLD_CONN_IO\[7\] a permanently disabled " "Pin CPLD_CONN_IO\[7\] has a permanently disabled output enable" {  } { { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CPLD_CONN_IO[7] } } } { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPLD_CONN_IO\[7\]" } } } } { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } } { "temporary_test_loc" "" { Generic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616818958327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPLD_CONN_IO\[8\] a permanently disabled " "Pin CPLD_CONN_IO\[8\] has a permanently disabled output enable" {  } { { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CPLD_CONN_IO[8] } } } { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPLD_CONN_IO\[8\]" } } } } { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } } { "temporary_test_loc" "" { Generic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616818958327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPLD_CONN_IO\[9\] a permanently disabled " "Pin CPLD_CONN_IO\[9\] has a permanently disabled output enable" {  } { { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CPLD_CONN_IO[9] } } } { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPLD_CONN_IO\[9\]" } } } } { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } } { "temporary_test_loc" "" { Generic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616818958327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPLD_CONN_IO\[10\] a permanently disabled " "Pin CPLD_CONN_IO\[10\] has a permanently disabled output enable" {  } { { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CPLD_CONN_IO[10] } } } { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPLD_CONN_IO\[10\]" } } } } { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } } { "temporary_test_loc" "" { Generic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616818958327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPLD_CONN_IO\[11\] a permanently disabled " "Pin CPLD_CONN_IO\[11\] has a permanently disabled output enable" {  } { { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CPLD_CONN_IO[11] } } } { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPLD_CONN_IO\[11\]" } } } } { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } } { "temporary_test_loc" "" { Generic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616818958327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPLD_CONN_IO\[12\] a permanently disabled " "Pin CPLD_CONN_IO\[12\] has a permanently disabled output enable" {  } { { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CPLD_CONN_IO[12] } } } { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPLD_CONN_IO\[12\]" } } } } { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } } { "temporary_test_loc" "" { Generic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616818958327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPLD_CONN_IO\[13\] a permanently disabled " "Pin CPLD_CONN_IO\[13\] has a permanently disabled output enable" {  } { { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CPLD_CONN_IO[13] } } } { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPLD_CONN_IO\[13\]" } } } } { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } } { "temporary_test_loc" "" { Generic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616818958327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CPLD_CONN_IO\[14\] a permanently disabled " "Pin CPLD_CONN_IO\[14\] has a permanently disabled output enable" {  } { { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/dary/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CPLD_CONN_IO[14] } } } { "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/dary/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CPLD_CONN_IO\[14\]" } } } } { "cpld_beamforming_top.bdf" "" { Schematic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/cpld_beamforming_top.bdf" { { 192 464 668 208 "CPLD_CONN_IO\[3..14\]" "" } } } } { "temporary_test_loc" "" { Generic "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1616818958327 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1616818958327 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1616818958328 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/output_files/cpld_beamforming_top.fit.smsg " "Generated suppressed messages file /home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/output_files/cpld_beamforming_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616818958347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "805 " "Peak virtual memory: 805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616818958356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 27 01:22:38 2021 " "Processing ended: Sat Mar 27 01:22:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616818958356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616818958356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616818958356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616818958356 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1616818959049 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616818959049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 27 01:22:38 2021 " "Processing started: Sat Mar 27 01:22:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616818959049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1616818959049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpld_beamforming -c cpld_beamforming_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpld_beamforming -c cpld_beamforming_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1616818959049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1616818959174 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1616818959185 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1616818959187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616818959239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 27 01:22:39 2021 " "Processing ended: Sat Mar 27 01:22:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616818959239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616818959239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616818959239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1616818959239 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1616818959350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1616818959929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616818959929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 27 01:22:39 2021 " "Processing started: Sat Mar 27 01:22:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616818959929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616818959929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpld_beamforming -c cpld_beamforming_top " "Command: quartus_sta cpld_beamforming -c cpld_beamforming_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616818959929 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616818959964 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1616818960019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1616818960020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616818960071 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616818960071 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616818960113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616818960136 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpld_beamforming_top.sdc " "Synopsys Design Constraints File file not found: 'cpld_beamforming_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1616818960148 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1616818960149 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1616818960149 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1616818960149 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1616818960150 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1616818960152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616818960153 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1616818960153 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616818960154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616818960154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616818960154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616818960155 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616818960155 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1616818960156 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616818960158 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616818960158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "370 " "Peak virtual memory: 370 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616818960165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 27 01:22:40 2021 " "Processing ended: Sat Mar 27 01:22:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616818960165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616818960165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616818960165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616818960165 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1616818960846 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616818960846 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 27 01:22:40 2021 " "Processing started: Sat Mar 27 01:22:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616818960846 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1616818960846 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cpld_beamforming -c cpld_beamforming_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cpld_beamforming -c cpld_beamforming_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1616818960846 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1616818961006 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cpld_beamforming_top.vo /home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/simulation/modelsim/ simulation " "Generated file cpld_beamforming_top.vo in folder \"/home/dary/Documents/Beamforming/Beamforming_HW_TMS320VC5509A/FW/CPLD/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1616818961018 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "602 " "Peak virtual memory: 602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616818961027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 27 01:22:41 2021 " "Processing ended: Sat Mar 27 01:22:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616818961027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616818961027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616818961027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1616818961027 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1616818961119 ""}
