Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e88a132fbab043588958789b6a41d872 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot booth_multiplier_tb_behav xil_defaultlib.booth_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'innA' [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/Experiment_1_carry_select_adder/Experiment_1_carry_select_adder.srcs/sources_1/new/booth_multiplier_32_bit.v:40]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/Experiment_1_carry_select_adder/Experiment_1_carry_select_adder.srcs/sim_1/new/booth_multiplier_tb.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fuller_adder
Compiling module xil_defaultlib.two_one_mux
Compiling module xil_defaultlib.one_bit_carry_select_adder
Compiling module xil_defaultlib.thirty_two_carry_select_adder_de...
Compiling module xil_defaultlib.two_one_16_bit_mux
Compiling module xil_defaultlib.booth_multiplier_32_bit
Compiling module xil_defaultlib.booth_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot booth_multiplier_tb_behav
