/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [16:0] _02_;
  wire [10:0] _03_;
  reg [2:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire [22:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = ~(celloutsig_1_3z[0] & celloutsig_1_6z);
  assign celloutsig_1_9z = ~(celloutsig_1_5z[3] & in_data[139]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z & celloutsig_0_1z);
  assign celloutsig_0_6z = ~(celloutsig_0_5z | celloutsig_0_2z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z | in_data[31]);
  assign celloutsig_1_7z = ~celloutsig_1_5z[1];
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_2z) & celloutsig_0_2z);
  assign celloutsig_0_12z = ~((celloutsig_0_8z | celloutsig_0_11z) & (celloutsig_0_2z | celloutsig_0_6z));
  assign celloutsig_1_6z = celloutsig_1_1z | _01_;
  assign celloutsig_0_8z = celloutsig_0_5z ^ celloutsig_0_4z;
  assign celloutsig_0_22z = celloutsig_0_1z ^ celloutsig_0_16z;
  assign celloutsig_0_17z = ~(celloutsig_0_13z ^ celloutsig_0_14z[6]);
  reg [16:0] _17_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 17'h00000;
    else _17_ <= { in_data[163:151], celloutsig_1_0z, celloutsig_1_3z };
  assign { _02_[16:6], _01_, _02_[4:0] } = _17_;
  reg [10:0] _18_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _18_ <= 11'h000;
    else _18_ <= { celloutsig_0_21z[10:5], celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_19z };
  assign { _03_[10:2], _00_, _03_[0] } = _18_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _04_ <= 3'h0;
    else _04_ <= { in_data[64], celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_1_12z = { celloutsig_1_5z[4:1], celloutsig_1_5z, celloutsig_1_2z } / { 1'h1, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_14z = { in_data[155:154], celloutsig_1_9z, celloutsig_1_6z } / { 1'h1, celloutsig_1_3z };
  assign celloutsig_0_24z = { celloutsig_0_21z[8:2], celloutsig_0_1z } == { in_data[45:39], celloutsig_0_22z };
  assign celloutsig_1_11z = { in_data[127], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z } === { in_data[103:100], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_18z = { in_data[116:113], celloutsig_1_9z } === { celloutsig_1_16z[0], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_10z };
  assign celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z } === { in_data[94:93], celloutsig_0_5z };
  assign celloutsig_0_19z = celloutsig_0_14z[5:1] === { celloutsig_0_14z[6:3], celloutsig_0_9z };
  assign celloutsig_0_4z = { in_data[14:11], celloutsig_0_1z } > { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_13z = { in_data[56:32], celloutsig_0_12z } > { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_7z[2:0], celloutsig_0_8z, celloutsig_0_0z } && { in_data[78:77], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_1_0z = ! in_data[182:179];
  assign celloutsig_1_10z = ! _02_[15:6];
  assign celloutsig_1_3z = in_data[100:98] % { 1'h1, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_18z = - { celloutsig_0_7z[3:1], celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_31z = - { _03_[7:3], celloutsig_0_22z, celloutsig_0_27z, _04_, celloutsig_0_1z, celloutsig_0_24z };
  assign celloutsig_0_7z = { celloutsig_0_3z[3:2], celloutsig_0_1z, celloutsig_0_2z } | { celloutsig_0_3z[2:0], celloutsig_0_0z };
  assign celloutsig_0_0z = & in_data[72:63];
  assign celloutsig_0_20z = & { celloutsig_0_18z[2], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_2z = | in_data[148:146];
  assign celloutsig_1_1z = celloutsig_1_0z & in_data[140];
  assign celloutsig_1_19z = celloutsig_1_9z & _02_[13];
  assign celloutsig_0_9z = in_data[26] & celloutsig_0_4z;
  assign celloutsig_0_30z = celloutsig_0_18z[7] & celloutsig_0_4z;
  assign celloutsig_0_15z = | { celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_3z[4:1], celloutsig_0_2z };
  assign celloutsig_0_16z = ^ { celloutsig_0_14z[5:0], celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_0_27z = ^ { celloutsig_0_18z[2:0], celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_20z };
  assign celloutsig_1_5z = { in_data[181:178], celloutsig_1_0z } >> { _02_[6], _01_, _02_[4:3], celloutsig_1_1z };
  assign celloutsig_1_15z = { celloutsig_1_14z, celloutsig_1_9z } >> _02_[12:8];
  assign celloutsig_0_14z = in_data[70:64] >> { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_1_16z = { celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_15z } <<< { _02_[10:6], _01_, _02_[4:0], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_1z };
  assign celloutsig_0_21z = { celloutsig_0_14z[2:0], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_16z } <<< { celloutsig_0_18z[3:0], celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } >>> { in_data[39:37], celloutsig_0_1z, celloutsig_0_2z };
  assign _02_[5] = _01_;
  assign _03_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
