#composite_of_512b = #util.composite<512xi8, [
    dense<"0x0000803F12F93F3F9AF50F3F9BE8D73E9BE8A13E23D4723E8718363E778D083ECDCCCC3D0D94993DC155663D15BA2C3DE286013D4E43C23C39AD913CF27B5A3C09D7233CAEB9F53B9A44B83B752E8A3B323E4F3B0D691B3B2815E93A8EC9AE3A6E12833A8A94443A146A133A2217DD3960CBA5390DA8783953773A396CD40B390000803F12F93F3F9AF50F3F9BE8D73E9BE8A13E23D4723E8718363E778D083ECDCCCC3D0D94993DC155663D15BA2C3DE286013D4E43C23C39AD913CF27B5A3C09D7233CAEB9F53B9A44B83B752E8A3B323E4F3B0D691B3B2815E93A8EC9AE3A6E12833A8A94443A146A133A2217DD3960CBA5390DA8783953773A396CD40B390000803F12F93F3F9AF50F3F9BE8D73E9BE8A13E23D4723E8718363E778D083ECDCCCC3D0D94993DC155663D15BA2C3DE286013D4E43C23C39AD913CF27B5A3C09D7233CAEB9F53B9A44B83B752E8A3B323E4F3B0D691B3B2815E93A8EC9AE3A6E12833A8A94443A146A133A2217DD3960CBA5390DA8783953773A396CD40B390000803F12F93F3F9AF50F3F9BE8D73E9BE8A13E23D4723E8718363E778D083ECDCCCC3D0D94993DC155663D15BA2C3DE286013D4E43C23C39AD913CF27B5A3C09D7233CAEB9F53B9A44B83B752E8A3B323E4F3B0D691B3B2815E93A8EC9AE3A6E12833A8A94443A146A133A2217DD3960CBA5390DA8783953773A396CD40B39"> : tensor<4x4x1x8x1xf32>,
]>
#executable_target_embedded_elf_x86_64 = #hal.executable.target<"llvm-cpu", "embedded-elf-x86_64", {cpu = "znver3", cpu_features = "+prfchw,-cldemote,+avx,+aes,+sahf,+pclmul,-xop,+crc32,-amx-fp8,+xsaves,-avx512fp16,-usermsr,-sm4,-egpr,+sse4.1,-avx512ifma,+xsave,+sse4.2,-tsxldtrk,-sm3,-ptwrite,-widekl,-movrs,+invpcid,+64bit,+xsavec,-avx10.1-512,-avx512vpopcntdq,+cmov,-avx512vp2intersect,-avx512cd,+movbe,-avxvnniint8,-ccmp,-amx-int8,-kl,-avx10.1-256,-sha512,-avxvnni,-rtm,+adx,+avx2,-hreset,-movdiri,-serialize,+vpclmulqdq,-avx512vl,-uintr,-cf,+clflushopt,-raoint,-cmpccxadd,+bmi,-amx-tile,+sse,-avx10.2-256,-gfni,-avxvnniint16,-amx-fp16,-zu,-ndd,+xsaveopt,+rdrnd,-avx512f,-amx-bf16,-avx512bf16,-avx512vnni,-push2pop2,+cx8,-avx512bw,+sse3,+pku,-nf,-amx-tf32,-amx-avx512,+fsgsbase,+clzero,+mwaitx,-lwp,+lzcnt,+sha,-movdir64b,-ppx,+wbnoinvd,-enqcmd,-amx-transpose,-avx10.2-512,-avxneconvert,-tbm,-pconfig,-amx-complex,+ssse3,+cx16,+bmi2,+fma,+popcnt,-avxifma,+f16c,-avx512bitalg,+rdpru,+clwb,+mmx,+sse2,+rdseed,-avx512vbmi2,-prefetchi,-amx-movrs,+rdpid,-fma4,-avx512vbmi,+shstk,+vaes,-waitpkg,-sgx,+fxsr,-avx512dq,+sse4a", data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", iree.encoding.resolver = #iree_cpu.cpu_encoding_resolver<>, max_stack_allocation_size = 32768 : i64, native_vector_size = 32 : i64, target_triple = "x86_64-unknown-unknown-eabi-elf"}>
#pipeline_layout = #hal.pipeline.layout<constants = 1, bindings = [#hal.pipeline.binding<storage_buffer, ReadOnly>, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout1 = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout2 = #hal.pipeline.layout<constants = 1, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout3 = #hal.pipeline.layout<constants = 3, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout4 = #hal.pipeline.layout<constants = 4, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout5 = #hal.pipeline.layout<constants = 3, bindings = [#hal.pipeline.binding<storage_buffer, ReadOnly>, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout6 = #hal.pipeline.layout<constants = 5, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout7 = #hal.pipeline.layout<constants = 3, bindings = [#hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout8 = #hal.pipeline.layout<constants = 6, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout9 = #hal.pipeline.layout<constants = 3, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout10 = #hal.pipeline.layout<constants = 2, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout11 = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout12 = #hal.pipeline.layout<constants = 2, bindings = [#hal.pipeline.binding<storage_buffer, ReadOnly>, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout13 = #hal.pipeline.layout<bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, ReadOnly>, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout14 = #hal.pipeline.layout<constants = 1, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout15 = #hal.pipeline.layout<constants = 3, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#pipeline_layout16 = #hal.pipeline.layout<constants = 4, bindings = [#hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, "ReadOnly|Indirect">, #hal.pipeline.binding<storage_buffer, Indirect>], flags = Indirect>
#device_target_local = #hal.device.target<"local", [#executable_target_embedded_elf_x86_64]> : !hal.device
module @module attributes {stream.affinity.default = #hal.device.affinity<@__device_0>} {
  util.global private @__device_0 = #device_target_local
  hal.executable private @prefill_bs4$async_dispatch_0 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_0_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %c500 = arith.constant 500 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c500, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_0_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(17 : index) : i64
          %5 = llvm.mlir.constant(1088 : index) : i64
          %6 = llvm.mlir.constant(1 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(0 : index) : i64
          %9 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %10 = llvm.extractvalue %9[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %11 = llvm.load %10 : !llvm.ptr -> i32
          %12 = llvm.zext %11 : i32 to i64
          %13 = llvm.extractvalue %9[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %14 = llvm.load %13 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %3 ["align"(%14, %7 : !llvm.ptr, i64)] : i1
          %15 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %16 = llvm.extractvalue %15[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %17 = llvm.getelementptr %16[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %18 = llvm.load %17 : !llvm.ptr -> !llvm.ptr
          %19 = llvm.mul %12, %1 : i64
          %20 = llvm.udiv %19, %2 : i64
          %21 = llvm.getelementptr %18[%20] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.intr.assume %3 ["align"(%21, %7 : !llvm.ptr, i64)] : i1
          %22 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %23 = llvm.extractvalue %22[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %24 = llvm.zext %23 : i32 to i64
          %25 = llvm.mul %24, %7 overflow<nsw> : i64
          llvm.br ^bb1(%8 : i64)
        ^bb1(%26: i64):  // 2 preds: ^bb0, ^bb4
          %27 = llvm.icmp "slt" %26, %7 : i64
          llvm.cond_br %27, ^bb2(%8 : i64), ^bb5
        ^bb2(%28: i64):  // 2 preds: ^bb1, ^bb3
          %29 = llvm.icmp "slt" %28, %7 : i64
          llvm.cond_br %29, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %30 = llvm.add %25, %26 : i64
          %31 = llvm.mul %30, %5 overflow<nsw, nuw> : i64
          %32 = llvm.mul %28, %4 overflow<nsw, nuw> : i64
          %33 = llvm.add %31, %32 overflow<nsw, nuw> : i64
          %34 = llvm.mul %8, %4 overflow<nsw, nuw> : i64
          %35 = llvm.add %33, %34 overflow<nsw, nuw> : i64
          %36 = llvm.add %35, %8 overflow<nsw, nuw> : i64
          %37 = llvm.getelementptr inbounds|nuw %14[%36] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          %38 = llvm.load %37 : !llvm.ptr -> i16
          %39 = llvm.mul %30, %7 overflow<nsw, nuw> : i64
          %40 = llvm.add %39, %28 overflow<nsw, nuw> : i64
          %41 = llvm.add %40, %8 overflow<nsw, nuw> : i64
          %42 = llvm.getelementptr inbounds|nuw %21[%41] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.store %38, %42 : i16, !llvm.ptr
          %43 = llvm.add %28, %6 : i64
          llvm.br ^bb2(%43 : i64)
        ^bb4:  // pred: ^bb2
          %44 = llvm.add %26, %6 : i64
          llvm.br ^bb1(%44 : i64)
        ^bb5:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_1 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_1_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %c500 = arith.constant 500 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c500, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_1_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(1024 : index) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(17 : index) : i64
          %6 = llvm.mlir.constant(1088 : index) : i64
          %7 = llvm.mlir.constant(8 : index) : i64
          %8 = llvm.mlir.constant(1 : index) : i64
          %9 = llvm.mlir.constant(16 : index) : i64
          %10 = llvm.mlir.constant(64 : index) : i64
          %11 = llvm.mlir.constant(0 : index) : i64
          %12 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %13 = llvm.extractvalue %12[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %14 = llvm.load %13 : !llvm.ptr -> i32
          %15 = llvm.zext %14 : i32 to i64
          %16 = llvm.extractvalue %12[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%17, %10 : !llvm.ptr, i64)] : i1
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.getelementptr %19[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %21 = llvm.load %20 : !llvm.ptr -> !llvm.ptr
          %22 = llvm.mul %15, %2 : i64
          %23 = llvm.udiv %22, %3 : i64
          %24 = llvm.getelementptr %21[%23] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.intr.assume %4 ["align"(%24, %10 : !llvm.ptr, i64)] : i1
          %25 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %26 = llvm.extractvalue %25[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %27 = llvm.zext %26 : i32 to i64
          %28 = llvm.mul %27, %10 overflow<nsw> : i64
          llvm.br ^bb1(%11 : i64)
        ^bb1(%29: i64):  // 2 preds: ^bb0, ^bb6
          %30 = llvm.icmp "slt" %29, %10 : i64
          llvm.cond_br %30, ^bb2(%11 : i64), ^bb7
        ^bb2(%31: i64):  // 2 preds: ^bb1, ^bb5
          %32 = llvm.icmp "slt" %31, %10 : i64
          llvm.cond_br %32, ^bb3(%11 : i64), ^bb6
        ^bb3(%33: i64):  // 2 preds: ^bb2, ^bb4
          %34 = llvm.icmp "slt" %33, %9 : i64
          llvm.cond_br %34, ^bb4, ^bb5
        ^bb4:  // pred: ^bb3
          %35 = llvm.add %28, %29 : i64
          %36 = llvm.add %33, %8 : i64
          %37 = llvm.mul %35, %6 : i64
          %38 = llvm.mul %31, %5 : i64
          %39 = llvm.add %37, %38 : i64
          %40 = llvm.add %39, %36 : i64
          %41 = llvm.getelementptr %17[%40] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          %42 = llvm.load %41 {alignment = 2 : i64} : !llvm.ptr -> vector<8xi16>
          %43 = llvm.mul %35, %1 : i64
          %44 = llvm.mul %31, %9 : i64
          %45 = llvm.add %43, %44 : i64
          %46 = llvm.add %45, %33 : i64
          %47 = llvm.getelementptr %24[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.store %42, %47 {alignment = 2 : i64} : vector<8xi16>, !llvm.ptr
          %48 = llvm.add %33, %7 : i64
          llvm.br ^bb3(%48 : i64)
        ^bb5:  // pred: ^bb3
          %49 = llvm.add %31, %8 : i64
          llvm.br ^bb2(%49 : i64)
        ^bb6:  // pred: ^bb2
          %50 = llvm.add %29, %8 : i64
          llvm.br ^bb1(%50 : i64)
        ^bb7:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_2 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_2_elementwise_2048000x32_f16xi8xf16 ordinal(0) layout(#pipeline_layout1) count(%arg0: !hal.device) -> (index, index, index) {
        %c16000 = arith.constant 16000 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c16000, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_2_elementwise_2048000x32_f16xi8xf16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<8xf16>
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : index) : i64
          %6 = llvm.mlir.constant(true) : i1
          %7 = llvm.mlir.constant(8 : index) : i64
          %8 = llvm.mlir.constant(1 : index) : i64
          %9 = llvm.mlir.constant(32 : index) : i64
          %10 = llvm.mlir.constant(128 : index) : i64
          %11 = llvm.mlir.constant(0 : index) : i64
          %12 = llvm.mlir.constant(4096000 : index) : i64
          %13 = llvm.mlir.constant(69632000 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %6 ["align"(%16, %5 : !llvm.ptr, i64)] : i1
          %17 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %18 = llvm.extractvalue %17[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %19 = llvm.load %18 : !llvm.ptr -> !llvm.ptr
          %20 = llvm.mul %12, %4 : i64
          %21 = llvm.udiv %20, %4 : i64
          %22 = llvm.getelementptr %19[%21] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          llvm.intr.assume %6 ["align"(%22, %5 : !llvm.ptr, i64)] : i1
          %23 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %24 = llvm.extractvalue %23[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.getelementptr %24[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %26 = llvm.load %25 : !llvm.ptr -> !llvm.ptr
          %27 = llvm.mul %13, %4 : i64
          %28 = llvm.udiv %27, %3 : i64
          %29 = llvm.getelementptr %26[%28] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %6 ["align"(%29, %5 : !llvm.ptr, i64)] : i1
          %30 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %31 = llvm.extractvalue %30[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %32 = llvm.zext %31 : i32 to i64
          %33 = llvm.mul %32, %10 overflow<nsw> : i64
          llvm.br ^bb1(%11 : i64)
        ^bb1(%34: i64):  // 2 preds: ^bb0, ^bb5
          %35 = llvm.icmp "slt" %34, %10 : i64
          llvm.cond_br %35, ^bb2, ^bb6
        ^bb2:  // pred: ^bb1
          %36 = llvm.add %34, %33 : i64
          %37 = llvm.getelementptr %16[%36] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %38 = llvm.load %37 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          llvm.br ^bb3(%11 : i64)
        ^bb3(%39: i64):  // 2 preds: ^bb2, ^bb4
          %40 = llvm.icmp "slt" %39, %9 : i64
          llvm.cond_br %40, ^bb4, ^bb5
        ^bb4:  // pred: ^bb3
          %41 = llvm.mul %36, %9 : i64
          %42 = llvm.add %41, %39 : i64
          %43 = llvm.getelementptr %22[%42] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %44 = llvm.load %43 {alignment = 1 : i64} : !llvm.ptr -> vector<8xi8>
          %45 = llvm.sitofp %44 : vector<8xi8> to vector<8xf16>
          %46 = llvm.extractelement %38[%2 : i64] : vector<1xf16>
          %47 = llvm.insertelement %46, %1[%0 : i32] : vector<8xf16>
          %48 = llvm.shufflevector %47, %1 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xf16> 
          %49 = llvm.fmul %48, %45 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %50 = llvm.getelementptr %29[%42] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %49, %50 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %51 = llvm.add %39, %7 : i64
          llvm.br ^bb3(%51 : i64)
        ^bb5:  // pred: ^bb3
          %52 = llvm.add %34, %8 : i64
          llvm.br ^bb1(%52 : i64)
        ^bb6:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_3 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_3_elementwise_broadcast_Dx2048_i64xf16 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c32 = arith.constant 32 : index
        %8 = arith.muli %7, %c32 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_3_elementwise_broadcast_Dx2048_i64xf16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(7 : i64) : i64
          %1 = llvm.mlir.constant(6 : i64) : i64
          %2 = llvm.mlir.constant(5 : i64) : i64
          %3 = llvm.mlir.constant(4 : i64) : i64
          %4 = llvm.mlir.constant(3 : i64) : i64
          %5 = llvm.mlir.constant(2 : i64) : i64
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(0 : i64) : i64
          %8 = llvm.mlir.constant(0 : i32) : i32
          %9 = llvm.mlir.poison : vector<8xi64>
          %10 = llvm.mlir.constant(dense<[0, 1, 2, 3, 4, 5, 6, 7]> : vector<8xindex>) : vector<8xi64>
          %11 = llvm.mlir.constant(true) : i1
          %12 = llvm.mlir.constant(2048 : index) : i64
          %13 = llvm.mlir.constant(8 : i64) : i64
          %14 = llvm.mlir.constant(16 : i64) : i64
          %15 = llvm.mlir.constant(-1 : index) : i64
          %16 = llvm.mlir.constant(-64 : index) : i64
          %17 = llvm.mlir.constant(32 : index) : i64
          %18 = llvm.mlir.constant(dense<0.000000e+00> : vector<8xf16>) : vector<8xf16>
          %19 = llvm.mlir.constant(dense<2048> : vector<1xindex>) : vector<1xi64>
          %20 = llvm.mlir.constant(dense<32> : vector<8xindex>) : vector<8xi64>
          %21 = llvm.mlir.constant(8 : index) : i64
          %22 = llvm.mlir.constant(1 : index) : i64
          %23 = llvm.mlir.constant(64 : index) : i64
          %24 = llvm.mlir.constant(69632000 : index) : i64
          %25 = llvm.mlir.constant(0 : index) : i64
          %26 = llvm.mlir.constant(200704000 : index) : i64
          %27 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %28 = llvm.extractvalue %27[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %29 = llvm.load %28 : !llvm.ptr -> i32
          %30 = llvm.zext %29 : i32 to i64
          %31 = llvm.extractvalue %27[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %24, %13 : i64
          %34 = llvm.udiv %33, %14 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %11 ["align"(%35, %23 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %11 ["align"(%39, %23 : !llvm.ptr, i64)] : i1
          %40 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %41 = llvm.extractvalue %40[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %42 = llvm.getelementptr %41[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %43 = llvm.load %42 : !llvm.ptr -> !llvm.ptr
          %44 = llvm.mul %26, %13 : i64
          %45 = llvm.udiv %44, %14 : i64
          %46 = llvm.getelementptr %43[%45] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %11 ["align"(%46, %23 : !llvm.ptr, i64)] : i1
          %47 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %48 = llvm.extractvalue %47[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %49 = llvm.zext %48 : i32 to i64
          %50 = llvm.sdiv %49, %17 : i64
          %51 = llvm.mul %50, %17 : i64
          %52 = llvm.icmp "ne" %49, %51 : i64
          %53 = llvm.icmp "slt" %49, %25 : i64
          %54 = llvm.and %52, %53 : i1
          %55 = llvm.add %50, %15 : i64
          %56 = llvm.select %54, %55, %50 : i1, i64
          %57 = llvm.srem %49, %17 : i64
          %58 = llvm.icmp "slt" %57, %25 : i64
          %59 = llvm.add %57, %17 overflow<nsw> : i64
          %60 = llvm.select %58, %59, %57 : i1, i64
          %61 = llvm.mul %56, %23 overflow<nsw> : i64
          %62 = llvm.mul %60, %23 overflow<nsw> : i64
          %63 = llvm.mul %56, %16 overflow<nsw> : i64
          %64 = llvm.add %63, %30 : i64
          %65 = llvm.icmp "slt" %64, %23 : i64
          %66 = llvm.select %65, %64, %23 : i1, i64
          llvm.br ^bb1(%25 : i64)
        ^bb1(%67: i64):  // 2 preds: ^bb0, ^bb5
          %68 = llvm.icmp "slt" %67, %66 : i64
          llvm.cond_br %68, ^bb2, ^bb6
        ^bb2:  // pred: ^bb1
          %69 = llvm.add %67, %61 : i64
          %70 = llvm.getelementptr %39[%69] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %71 = llvm.load %70 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %72 = llvm.mul %71, %19 : vector<1xi64>
          llvm.br ^bb3(%25 : i64)
        ^bb3(%73: i64):  // 2 preds: ^bb2, ^bb4
          %74 = llvm.icmp "slt" %73, %23 : i64
          llvm.cond_br %74, ^bb4, ^bb5
        ^bb4:  // pred: ^bb3
          %75 = llvm.add %62, %73 : i64
          %76 = llvm.insertelement %75, %9[%8 : i32] : vector<8xi64>
          %77 = llvm.shufflevector %76, %9 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi64> 
          %78 = llvm.add %77, %10 : vector<8xi64>
          %79 = llvm.srem %78, %20 : vector<8xi64>
          %80 = llvm.sdiv %78, %20 : vector<8xi64>
          %81 = llvm.mul %80, %20 overflow<nsw> : vector<8xi64>
          %82 = llvm.add %79, %81 : vector<8xi64>
          %83 = llvm.extractelement %72[%7 : i64] : vector<1xi64>
          %84 = llvm.insertelement %83, %9[%8 : i32] : vector<8xi64>
          %85 = llvm.shufflevector %84, %9 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi64> 
          %86 = llvm.add %82, %85 : vector<8xi64>
          %87 = llvm.extractelement %86[%7 : i64] : vector<8xi64>
          %88 = llvm.mul %25, %12 : i64
          %89 = llvm.add %88, %87 : i64
          %90 = llvm.getelementptr %35[%89] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %91 = llvm.load %90 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %92 = llvm.extractelement %91[%7 : i64] : vector<1xf16>
          %93 = llvm.insertelement %92, %18[%7 : i64] : vector<8xf16>
          %94 = llvm.extractelement %86[%6 : i64] : vector<8xi64>
          %95 = llvm.add %88, %94 : i64
          %96 = llvm.getelementptr %35[%95] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %97 = llvm.load %96 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %98 = llvm.extractelement %97[%7 : i64] : vector<1xf16>
          %99 = llvm.insertelement %98, %93[%6 : i64] : vector<8xf16>
          %100 = llvm.extractelement %86[%5 : i64] : vector<8xi64>
          %101 = llvm.add %88, %100 : i64
          %102 = llvm.getelementptr %35[%101] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %103 = llvm.load %102 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %104 = llvm.extractelement %103[%7 : i64] : vector<1xf16>
          %105 = llvm.insertelement %104, %99[%5 : i64] : vector<8xf16>
          %106 = llvm.extractelement %86[%4 : i64] : vector<8xi64>
          %107 = llvm.add %88, %106 : i64
          %108 = llvm.getelementptr %35[%107] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %109 = llvm.load %108 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %110 = llvm.extractelement %109[%7 : i64] : vector<1xf16>
          %111 = llvm.insertelement %110, %105[%4 : i64] : vector<8xf16>
          %112 = llvm.extractelement %86[%3 : i64] : vector<8xi64>
          %113 = llvm.add %88, %112 : i64
          %114 = llvm.getelementptr %35[%113] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %115 = llvm.load %114 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %116 = llvm.extractelement %115[%7 : i64] : vector<1xf16>
          %117 = llvm.insertelement %116, %111[%3 : i64] : vector<8xf16>
          %118 = llvm.extractelement %86[%2 : i64] : vector<8xi64>
          %119 = llvm.add %88, %118 : i64
          %120 = llvm.getelementptr %35[%119] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %121 = llvm.load %120 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %122 = llvm.extractelement %121[%7 : i64] : vector<1xf16>
          %123 = llvm.insertelement %122, %117[%2 : i64] : vector<8xf16>
          %124 = llvm.extractelement %86[%1 : i64] : vector<8xi64>
          %125 = llvm.add %88, %124 : i64
          %126 = llvm.getelementptr %35[%125] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %127 = llvm.load %126 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %128 = llvm.extractelement %127[%7 : i64] : vector<1xf16>
          %129 = llvm.insertelement %128, %123[%1 : i64] : vector<8xf16>
          %130 = llvm.extractelement %86[%0 : i64] : vector<8xi64>
          %131 = llvm.add %88, %130 : i64
          %132 = llvm.getelementptr %35[%131] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %133 = llvm.load %132 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %134 = llvm.extractelement %133[%7 : i64] : vector<1xf16>
          %135 = llvm.insertelement %134, %129[%0 : i64] : vector<8xf16>
          %136 = llvm.mul %69, %12 : i64
          %137 = llvm.add %136, %75 : i64
          %138 = llvm.getelementptr %46[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %135, %138 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %139 = llvm.add %73, %21 : i64
          llvm.br ^bb3(%139 : i64)
        ^bb5:  // pred: ^bb3
          %140 = llvm.add %67, %22 : i64
          llvm.br ^bb1(%140 : i64)
        ^bb6:  // pred: ^bb1
          llvm.return %8 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_4 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_4_elementwise_D_f16xf32 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_4_elementwise_D_f16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<8xi32>
          %2 = llvm.mlir.constant(4 : index) : i64
          %3 = llvm.mlir.constant(32 : i64) : i64
          %4 = llvm.mlir.constant(2 : index) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(8 : i64) : i64
          %7 = llvm.mlir.constant(16 : i64) : i64
          %8 = llvm.mlir.constant(-64 : index) : i64
          %9 = llvm.mlir.constant(64 : index) : i64
          %10 = llvm.mlir.poison : vector<8xf16>
          %11 = llvm.mlir.constant(dense<[0, 1, 2, 3, 4, 5, 6, 7]> : vector<8xi32>) : vector<8xi32>
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %6 : i64
          %27 = llvm.udiv %26, %7 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%28, %4 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %6 : i64
          %34 = llvm.udiv %33, %3 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %5 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %9 overflow<nsw> : i64
          %40 = llvm.mul %38, %8 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %9 : i64
          %43 = llvm.select %42, %41, %9 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<8xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi32> 
          %53 = llvm.icmp "sgt" %52, %11 : vector<8xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %55 = llvm.intr.masked.load %54, %53, %10 {alignment = 2 : i32} : (!llvm.ptr, vector<8xi1>, vector<8xf16>) -> vector<8xf16>
          %56 = llvm.fpext %55 : vector<8xf16> to vector<8xf32>
          %57 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %56, %57, %53 {alignment = 4 : i32} : vector<8xf32>, vector<8xi1> into !llvm.ptr
          %58 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%58 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_5 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_5_reduction_Dx2048_f32 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c32 = arith.constant 32 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c32 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_5_reduction_Dx2048_f32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<8xi32>
          %2 = llvm.mlir.constant(4 : index) : i64
          %3 = llvm.mlir.constant(32 : i64) : i64
          %4 = llvm.mlir.constant(2 : index) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(2048 : index) : i64
          %7 = llvm.mlir.constant(8 : i64) : i64
          %8 = llvm.mlir.constant(16 : i64) : i64
          %9 = llvm.mlir.constant(16 : index) : i64
          %10 = llvm.mlir.constant(-32 : index) : i64
          %11 = llvm.mlir.constant(32 : index) : i64
          %12 = llvm.mlir.constant(dense<[0, 1, 2, 3, 4, 5, 6, 7]> : vector<8xi32>) : vector<8xi32>
          %13 = llvm.mlir.constant(dense<0.000000e+00> : vector<16xf32>) : vector<16xf32>
          %14 = llvm.mlir.constant(dense<0.000000e+00> : vector<8xf32>) : vector<8xf32>
          %15 = llvm.mlir.constant(8 : index) : i64
          %16 = llvm.mlir.constant(128 : index) : i64
          %17 = llvm.mlir.constant(1 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %20 = llvm.extractvalue %19[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %21 = llvm.load %20 : !llvm.ptr -> i32
          %22 = llvm.getelementptr %20[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %23 = llvm.load %22 : !llvm.ptr -> i32
          %24 = llvm.getelementptr %20[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %21 : i32 to i64
          %27 = llvm.zext %23 : i32 to i64
          %28 = llvm.zext %25 : i32 to i64
          %29 = llvm.extractvalue %19[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          %31 = llvm.mul %26, %7 : i64
          %32 = llvm.udiv %31, %8 : i64
          %33 = llvm.getelementptr %30[%32] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%33, %4 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %27, %7 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %5 ["align"(%40, %2 : !llvm.ptr, i64)] : i1
          %41 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %42 = llvm.extractvalue %41[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %43 = llvm.zext %42 : i32 to i64
          %44 = llvm.mul %43, %11 overflow<nsw> : i64
          %45 = llvm.mul %43, %10 overflow<nsw> : i64
          %46 = llvm.add %45, %28 : i64
          %47 = llvm.icmp "slt" %46, %11 : i64
          %48 = llvm.select %47, %46, %11 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%49: i64):  // 2 preds: ^bb0, ^bb7
          %50 = llvm.icmp "slt" %49, %48 : i64
          llvm.cond_br %50, ^bb2, ^bb8
        ^bb2:  // pred: ^bb1
          %51 = llvm.sub %48, %49 : i64
          %52 = llvm.icmp "slt" %51, %15 : i64
          %53 = llvm.select %52, %51, %15 : i1, i64
          %54 = llvm.add %49, %44 : i64
          %55 = llvm.trunc %53 : i64 to i32
          %56 = llvm.insertelement %55, %1[%0 : i32] : vector<8xi32>
          %57 = llvm.shufflevector %56, %1 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi32> 
          %58 = llvm.icmp "sgt" %57, %12 : vector<8xi32>
          %59 = llvm.getelementptr %40[%54] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %14, %59, %58 {alignment = 4 : i32} : vector<8xf32>, vector<8xi1> into !llvm.ptr
          llvm.br ^bb3(%18 : i64)
        ^bb3(%60: i64):  // 2 preds: ^bb2, ^bb6
          %61 = llvm.icmp "slt" %60, %53 : i64
          llvm.cond_br %61, ^bb4(%18, %13 : i64, vector<16xf32>), ^bb7
        ^bb4(%62: i64, %63: vector<16xf32>):  // 2 preds: ^bb3, ^bb5
          %64 = llvm.icmp "slt" %62, %16 : i64
          llvm.cond_br %64, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %65 = llvm.mul %62, %9 overflow<nsw> : i64
          %66 = llvm.add %54, %60 : i64
          %67 = llvm.mul %66, %6 : i64
          %68 = llvm.add %67, %65 : i64
          %69 = llvm.getelementptr %33[%68] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %70 = llvm.load %69 {alignment = 2 : i64} : !llvm.ptr -> vector<16xf16>
          %71 = llvm.fpext %70 : vector<16xf16> to vector<16xf32>
          %72 = llvm.fmul %71, %71 {fastmathFlags = #llvm.fastmath<contract>} : vector<16xf32>
          %73 = llvm.fadd %63, %72 {fastmathFlags = #llvm.fastmath<contract>} : vector<16xf32>
          %74 = llvm.add %62, %17 : i64
          llvm.br ^bb4(%74, %73 : i64, vector<16xf32>)
        ^bb6:  // pred: ^bb4
          %75 = llvm.add %54, %60 : i64
          %76 = llvm.getelementptr inbounds|nuw %40[%75] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %77 = llvm.load %76 : !llvm.ptr -> f32
          %78 = "llvm.intr.vector.reduce.fadd"(%77, %63) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<16xf32>) -> f32
          llvm.store %78, %76 : f32, !llvm.ptr
          %79 = llvm.add %60, %17 : i64
          llvm.br ^bb3(%79 : i64)
        ^bb7:  // pred: ^bb3
          %80 = llvm.add %49, %15 : i64
          llvm.br ^bb1(%80 : i64)
        ^bb8:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_6 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c32 = arith.constant 32 : index
        %8 = arith.muli %7, %c32 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<8xf32>
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(dense<1.000000e+00> : vector<1xf32>) : vector<1xf32>
          %4 = llvm.mlir.constant(2 : index) : i64
          %5 = llvm.mlir.constant(16 : i64) : i64
          %6 = llvm.mlir.constant(4 : index) : i64
          %7 = llvm.mlir.constant(true) : i1
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(32 : i64) : i64
          %11 = llvm.mlir.constant(-1 : index) : i64
          %12 = llvm.mlir.constant(-64 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(dense<9.99999974E-6> : vector<1xf32>) : vector<1xf32>
          %15 = llvm.mlir.constant(dense<2.048000e+03> : vector<1xf32>) : vector<1xf32>
          %16 = llvm.mlir.constant(8 : index) : i64
          %17 = llvm.mlir.constant(1 : index) : i64
          %18 = llvm.mlir.constant(64 : index) : i64
          %19 = llvm.mlir.constant(0 : index) : i64
          %20 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %21 = llvm.extractvalue %20[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %21[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %21[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.getelementptr %21[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %28 = llvm.load %27 : !llvm.ptr -> i32
          %29 = llvm.zext %22 : i32 to i64
          %30 = llvm.zext %24 : i32 to i64
          %31 = llvm.zext %26 : i32 to i64
          %32 = llvm.zext %28 : i32 to i64
          %33 = llvm.extractvalue %20[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %29, %9 : i64
          %36 = llvm.udiv %35, %10 : i64
          %37 = llvm.getelementptr %34[%36] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %7 ["align"(%37, %6 : !llvm.ptr, i64)] : i1
          %38 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %39 = llvm.extractvalue %38[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %40 = llvm.load %39 : !llvm.ptr -> !llvm.ptr
          %41 = llvm.mul %30, %9 : i64
          %42 = llvm.udiv %41, %10 : i64
          %43 = llvm.getelementptr %40[%42] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %7 ["align"(%43, %6 : !llvm.ptr, i64)] : i1
          %44 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %45 = llvm.extractvalue %44[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %46 = llvm.getelementptr %45[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %47 = llvm.load %46 : !llvm.ptr -> !llvm.ptr
          %48 = llvm.mul %31, %9 : i64
          %49 = llvm.udiv %48, %5 : i64
          %50 = llvm.getelementptr %47[%49] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %7 ["align"(%50, %4 : !llvm.ptr, i64)] : i1
          %51 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %52 = llvm.extractvalue %51[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %53 = llvm.zext %52 : i32 to i64
          %54 = llvm.sdiv %53, %13 : i64
          %55 = llvm.mul %54, %13 : i64
          %56 = llvm.icmp "ne" %53, %55 : i64
          %57 = llvm.icmp "slt" %53, %19 : i64
          %58 = llvm.and %56, %57 : i1
          %59 = llvm.add %54, %11 : i64
          %60 = llvm.select %58, %59, %54 : i1, i64
          %61 = llvm.srem %53, %13 : i64
          %62 = llvm.icmp "slt" %61, %19 : i64
          %63 = llvm.add %61, %13 overflow<nsw> : i64
          %64 = llvm.select %62, %63, %61 : i1, i64
          %65 = llvm.mul %60, %18 overflow<nsw> : i64
          %66 = llvm.mul %64, %18 overflow<nsw> : i64
          %67 = llvm.mul %60, %12 overflow<nsw> : i64
          %68 = llvm.add %67, %32 : i64
          %69 = llvm.icmp "slt" %68, %18 : i64
          %70 = llvm.select %69, %68, %18 : i1, i64
          llvm.br ^bb1(%19 : i64)
        ^bb1(%71: i64):  // 2 preds: ^bb0, ^bb5
          %72 = llvm.icmp "slt" %71, %70 : i64
          llvm.cond_br %72, ^bb2, ^bb6
        ^bb2:  // pred: ^bb1
          %73 = llvm.add %71, %65 : i64
          %74 = llvm.getelementptr %43[%73] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %75 = llvm.load %74 {alignment = 4 : i64} : !llvm.ptr -> vector<1xf32>
          %76 = llvm.fdiv %75, %15 : vector<1xf32>
          %77 = llvm.fadd %76, %14 {fastmathFlags = #llvm.fastmath<contract>} : vector<1xf32>
          %78 = llvm.intr.sqrt(%77) : (vector<1xf32>) -> vector<1xf32>
          %79 = llvm.fdiv %3, %78 : vector<1xf32>
          llvm.br ^bb3(%19 : i64)
        ^bb3(%80: i64):  // 2 preds: ^bb2, ^bb4
          %81 = llvm.icmp "slt" %80, %18 : i64
          llvm.cond_br %81, ^bb4, ^bb5
        ^bb4:  // pred: ^bb3
          %82 = llvm.add %80, %66 : i64
          %83 = llvm.mul %73, %8 : i64
          %84 = llvm.add %83, %82 : i64
          %85 = llvm.getelementptr %37[%84] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %86 = llvm.load %85 {alignment = 4 : i64} : !llvm.ptr -> vector<8xf32>
          %87 = llvm.extractelement %79[%2 : i64] : vector<1xf32>
          %88 = llvm.insertelement %87, %1[%0 : i32] : vector<8xf32>
          %89 = llvm.shufflevector %88, %1 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xf32> 
          %90 = llvm.fmul %86, %89 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %91 = llvm.fptrunc %90 : vector<8xf32> to vector<8xf16>
          %92 = llvm.getelementptr %50[%84] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %91, %92 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %93 = llvm.add %80, %16 : i64
          llvm.br ^bb3(%93 : i64)
        ^bb5:  // pred: ^bb3
          %94 = llvm.add %71, %17 : i64
          llvm.br ^bb1(%94 : i64)
        ^bb6:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_7 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16 ordinal(0) layout(#pipeline_layout5) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c32 = arith.constant 32 : index
        %8 = arith.muli %7, %c32 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2 : index) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(2048 : index) : i64
          %6 = llvm.mlir.constant(-1 : index) : i64
          %7 = llvm.mlir.constant(-64 : index) : i64
          %8 = llvm.mlir.constant(32 : index) : i64
          %9 = llvm.mlir.constant(8 : index) : i64
          %10 = llvm.mlir.constant(1 : index) : i64
          %11 = llvm.mlir.constant(64 : index) : i64
          %12 = llvm.mlir.constant(0 : index) : i64
          %13 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %14 = llvm.extractvalue %13[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %15 = llvm.load %14 : !llvm.ptr -> i32
          %16 = llvm.getelementptr %14[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %17 = llvm.load %16 : !llvm.ptr -> i32
          %18 = llvm.getelementptr %14[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %19 = llvm.load %18 : !llvm.ptr -> i32
          %20 = llvm.zext %15 : i32 to i64
          %21 = llvm.zext %17 : i32 to i64
          %22 = llvm.zext %19 : i32 to i64
          %23 = llvm.extractvalue %13[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%24, %11 : !llvm.ptr, i64)] : i1
          %25 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %26 = llvm.extractvalue %25[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %27 = llvm.getelementptr %26[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          %29 = llvm.mul %20, %2 : i64
          %30 = llvm.udiv %29, %3 : i64
          %31 = llvm.getelementptr %28[%30] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%31, %1 : !llvm.ptr, i64)] : i1
          %32 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %33 = llvm.extractvalue %32[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %34 = llvm.getelementptr %33[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %35 = llvm.load %34 : !llvm.ptr -> !llvm.ptr
          %36 = llvm.mul %21, %2 : i64
          %37 = llvm.udiv %36, %3 : i64
          %38 = llvm.getelementptr %35[%37] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%38, %1 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %40 = llvm.extractvalue %39[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %41 = llvm.zext %40 : i32 to i64
          %42 = llvm.sdiv %41, %8 : i64
          %43 = llvm.mul %42, %8 : i64
          %44 = llvm.icmp "ne" %41, %43 : i64
          %45 = llvm.icmp "slt" %41, %12 : i64
          %46 = llvm.and %44, %45 : i1
          %47 = llvm.add %42, %6 : i64
          %48 = llvm.select %46, %47, %42 : i1, i64
          %49 = llvm.srem %41, %8 : i64
          %50 = llvm.icmp "slt" %49, %12 : i64
          %51 = llvm.add %49, %8 overflow<nsw> : i64
          %52 = llvm.select %50, %51, %49 : i1, i64
          %53 = llvm.mul %48, %11 overflow<nsw> : i64
          %54 = llvm.mul %52, %11 overflow<nsw> : i64
          %55 = llvm.mul %48, %7 overflow<nsw> : i64
          %56 = llvm.add %55, %22 : i64
          %57 = llvm.icmp "slt" %56, %11 : i64
          %58 = llvm.select %57, %56, %11 : i1, i64
          llvm.br ^bb1(%12 : i64)
        ^bb1(%59: i64):  // 2 preds: ^bb0, ^bb5
          %60 = llvm.icmp "slt" %59, %58 : i64
          llvm.cond_br %60, ^bb2, ^bb6
        ^bb2:  // pred: ^bb1
          %61 = llvm.add %59, %53 : i64
          llvm.br ^bb3(%12 : i64)
        ^bb3(%62: i64):  // 2 preds: ^bb2, ^bb4
          %63 = llvm.icmp "slt" %62, %11 : i64
          llvm.cond_br %63, ^bb4, ^bb5
        ^bb4:  // pred: ^bb3
          %64 = llvm.add %62, %54 : i64
          %65 = llvm.getelementptr %24[%64] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %66 = llvm.load %65 {alignment = 4 : i64} : !llvm.ptr -> vector<8xf32>
          %67 = llvm.mul %61, %5 : i64
          %68 = llvm.add %67, %64 : i64
          %69 = llvm.getelementptr %31[%68] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %70 = llvm.load %69 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %71 = llvm.fpext %70 : vector<8xf16> to vector<8xf32>
          %72 = llvm.fmul %66, %71 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %73 = llvm.fptrunc %72 : vector<8xf32> to vector<8xf16>
          %74 = llvm.getelementptr %38[%68] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %73, %74 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %75 = llvm.add %62, %9 : i64
          llvm.br ^bb3(%75 : i64)
        ^bb5:  // pred: ^bb3
          %76 = llvm.add %59, %10 : i64
          llvm.br ^bb1(%76 : i64)
        ^bb6:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_8 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_8_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %c32 = arith.constant 32 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c32, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_8_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(17 : index) : i64
          %5 = llvm.mlir.constant(1088 : index) : i64
          %6 = llvm.mlir.constant(1 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(0 : index) : i64
          %9 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %10 = llvm.extractvalue %9[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %11 = llvm.load %10 : !llvm.ptr -> i32
          %12 = llvm.zext %11 : i32 to i64
          %13 = llvm.extractvalue %9[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %14 = llvm.load %13 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %3 ["align"(%14, %7 : !llvm.ptr, i64)] : i1
          %15 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %16 = llvm.extractvalue %15[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %17 = llvm.getelementptr %16[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %18 = llvm.load %17 : !llvm.ptr -> !llvm.ptr
          %19 = llvm.mul %12, %1 : i64
          %20 = llvm.udiv %19, %2 : i64
          %21 = llvm.getelementptr %18[%20] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.intr.assume %3 ["align"(%21, %7 : !llvm.ptr, i64)] : i1
          %22 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %23 = llvm.extractvalue %22[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %24 = llvm.zext %23 : i32 to i64
          %25 = llvm.mul %24, %7 overflow<nsw> : i64
          llvm.br ^bb1(%8 : i64)
        ^bb1(%26: i64):  // 2 preds: ^bb0, ^bb4
          %27 = llvm.icmp "slt" %26, %7 : i64
          llvm.cond_br %27, ^bb2(%8 : i64), ^bb5
        ^bb2(%28: i64):  // 2 preds: ^bb1, ^bb3
          %29 = llvm.icmp "slt" %28, %7 : i64
          llvm.cond_br %29, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %30 = llvm.add %25, %26 : i64
          %31 = llvm.mul %30, %5 overflow<nsw, nuw> : i64
          %32 = llvm.mul %28, %4 overflow<nsw, nuw> : i64
          %33 = llvm.add %31, %32 overflow<nsw, nuw> : i64
          %34 = llvm.mul %8, %4 overflow<nsw, nuw> : i64
          %35 = llvm.add %33, %34 overflow<nsw, nuw> : i64
          %36 = llvm.add %35, %8 overflow<nsw, nuw> : i64
          %37 = llvm.getelementptr inbounds|nuw %14[%36] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          %38 = llvm.load %37 : !llvm.ptr -> i16
          %39 = llvm.mul %30, %7 overflow<nsw, nuw> : i64
          %40 = llvm.add %39, %28 overflow<nsw, nuw> : i64
          %41 = llvm.add %40, %8 overflow<nsw, nuw> : i64
          %42 = llvm.getelementptr inbounds|nuw %21[%41] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.store %38, %42 : i16, !llvm.ptr
          %43 = llvm.add %28, %6 : i64
          llvm.br ^bb2(%43 : i64)
        ^bb4:  // pred: ^bb2
          %44 = llvm.add %26, %6 : i64
          llvm.br ^bb1(%44 : i64)
        ^bb5:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_9 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_9_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %c32 = arith.constant 32 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c32, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_9_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(1024 : index) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(17 : index) : i64
          %6 = llvm.mlir.constant(1088 : index) : i64
          %7 = llvm.mlir.constant(8 : index) : i64
          %8 = llvm.mlir.constant(1 : index) : i64
          %9 = llvm.mlir.constant(16 : index) : i64
          %10 = llvm.mlir.constant(64 : index) : i64
          %11 = llvm.mlir.constant(0 : index) : i64
          %12 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %13 = llvm.extractvalue %12[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %14 = llvm.load %13 : !llvm.ptr -> i32
          %15 = llvm.zext %14 : i32 to i64
          %16 = llvm.extractvalue %12[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%17, %10 : !llvm.ptr, i64)] : i1
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.getelementptr %19[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %21 = llvm.load %20 : !llvm.ptr -> !llvm.ptr
          %22 = llvm.mul %15, %2 : i64
          %23 = llvm.udiv %22, %3 : i64
          %24 = llvm.getelementptr %21[%23] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.intr.assume %4 ["align"(%24, %10 : !llvm.ptr, i64)] : i1
          %25 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %26 = llvm.extractvalue %25[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %27 = llvm.zext %26 : i32 to i64
          %28 = llvm.mul %27, %10 overflow<nsw> : i64
          llvm.br ^bb1(%11 : i64)
        ^bb1(%29: i64):  // 2 preds: ^bb0, ^bb6
          %30 = llvm.icmp "slt" %29, %10 : i64
          llvm.cond_br %30, ^bb2(%11 : i64), ^bb7
        ^bb2(%31: i64):  // 2 preds: ^bb1, ^bb5
          %32 = llvm.icmp "slt" %31, %10 : i64
          llvm.cond_br %32, ^bb3(%11 : i64), ^bb6
        ^bb3(%33: i64):  // 2 preds: ^bb2, ^bb4
          %34 = llvm.icmp "slt" %33, %9 : i64
          llvm.cond_br %34, ^bb4, ^bb5
        ^bb4:  // pred: ^bb3
          %35 = llvm.add %28, %29 : i64
          %36 = llvm.add %33, %8 : i64
          %37 = llvm.mul %35, %6 : i64
          %38 = llvm.mul %31, %5 : i64
          %39 = llvm.add %37, %38 : i64
          %40 = llvm.add %39, %36 : i64
          %41 = llvm.getelementptr %17[%40] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          %42 = llvm.load %41 {alignment = 2 : i64} : !llvm.ptr -> vector<8xi16>
          %43 = llvm.mul %35, %1 : i64
          %44 = llvm.mul %31, %9 : i64
          %45 = llvm.add %43, %44 : i64
          %46 = llvm.add %45, %33 : i64
          %47 = llvm.getelementptr %24[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.store %42, %47 {alignment = 2 : i64} : vector<8xi16>, !llvm.ptr
          %48 = llvm.add %33, %7 : i64
          llvm.br ^bb3(%48 : i64)
        ^bb5:  // pred: ^bb3
          %49 = llvm.add %31, %8 : i64
          llvm.br ^bb2(%49 : i64)
        ^bb6:  // pred: ^bb2
          %50 = llvm.add %29, %8 : i64
          llvm.br ^bb1(%50 : i64)
        ^bb7:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_10 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c32 = arith.constant 32 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c32 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c64 = arith.constant 64 : index
        %8 = arith.muli %7, %c64 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(0 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(8 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(2048 : index) : i64
          %6 = llvm.mlir.constant(-1 : index) : i64
          %7 = llvm.mlir.constant(-32 : index) : i64
          %8 = llvm.mlir.constant(3 : index) : i64
          %9 = llvm.mlir.constant(2 : index) : i64
          %10 = llvm.mlir.poison : vector<128xf32>
          %11 = llvm.mlir.poison : vector<128xf16>
          %12 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %13 = llvm.mlir.constant(1 : index) : i64
          %14 = llvm.mlir.constant(32 : index) : i64
          %15 = llvm.mlir.constant(4 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(262144 : index) : i64
          %19 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %20 = llvm.extractvalue %19[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %21 = llvm.load %20 : !llvm.ptr -> i32
          %22 = llvm.getelementptr %20[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %23 = llvm.load %22 : !llvm.ptr -> i32
          %24 = llvm.getelementptr %20[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %21 : i32 to i64
          %27 = llvm.zext %23 : i32 to i64
          %28 = llvm.zext %25 : i32 to i64
          %29 = llvm.extractvalue %19[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.load %32 : !llvm.ptr -> !llvm.ptr
          %34 = llvm.mul %18, %3 : i64
          %35 = llvm.udiv %34, %3 : i64
          %36 = llvm.getelementptr %33[%35] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          llvm.intr.assume %4 ["align"(%36, %16 : !llvm.ptr, i64)] : i1
          %37 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %38 = llvm.extractvalue %37[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %26, %3 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%42, %9 : !llvm.ptr, i64)] : i1
          %43 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %44 = llvm.extractvalue %43[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %45 = llvm.getelementptr %44[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %46 = llvm.load %45 : !llvm.ptr -> !llvm.ptr
          %47 = llvm.mul %27, %3 : i64
          %48 = llvm.udiv %47, %2 : i64
          %49 = llvm.getelementptr %46[%48] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%49, %9 : !llvm.ptr, i64)] : i1
          %50 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %51 = llvm.extractvalue %50[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %52 = llvm.zext %51 : i32 to i64
          %53 = llvm.sdiv %52, %16 : i64
          %54 = llvm.mul %53, %16 : i64
          %55 = llvm.icmp "ne" %52, %54 : i64
          %56 = llvm.icmp "slt" %52, %17 : i64
          %57 = llvm.and %55, %56 : i1
          %58 = llvm.add %53, %6 : i64
          %59 = llvm.select %57, %58, %53 : i1, i64
          %60 = llvm.srem %52, %16 : i64
          %61 = llvm.icmp "slt" %60, %17 : i64
          %62 = llvm.add %60, %16 overflow<nsw> : i64
          %63 = llvm.select %61, %62, %60 : i1, i64
          %64 = llvm.mul %59, %14 overflow<nsw> : i64
          %65 = llvm.mul %63, %14 overflow<nsw> : i64
          %66 = llvm.mul %59, %7 overflow<nsw> : i64
          %67 = llvm.add %66, %28 : i64
          %68 = llvm.icmp "slt" %67, %14 : i64
          %69 = llvm.select %68, %67, %14 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%70: i64):  // 2 preds: ^bb0, ^bb8
          %71 = llvm.icmp "slt" %70, %69 : i64
          llvm.cond_br %71, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %72 = llvm.add %70, %64 : i64
          llvm.br ^bb3(%17 : i64)
        ^bb3(%73: i64):  // 2 preds: ^bb2, ^bb7
          %74 = llvm.icmp "slt" %73, %14 : i64
          llvm.cond_br %74, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %75 = llvm.add %73, %65 : i64
          llvm.br ^bb5(%17, %12 : i64, vector<1xf32>)
        ^bb5(%76: i64, %77: vector<1xf32>):  // 2 preds: ^bb4, ^bb6
          %78 = llvm.icmp "slt" %76, %16 : i64
          llvm.cond_br %78, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %79 = llvm.mul %72, %5 : i64
          %80 = llvm.mul %76, %14 : i64
          %81 = llvm.add %79, %80 : i64
          %82 = llvm.add %81, %17 : i64
          %83 = llvm.getelementptr %42[%82] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %84 = llvm.load %83 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %85 = llvm.add %76, %13 : i64
          %86 = llvm.mul %85, %14 : i64
          %87 = llvm.add %79, %86 : i64
          %88 = llvm.add %87, %17 : i64
          %89 = llvm.getelementptr %42[%88] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %90 = llvm.load %89 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %91 = llvm.add %76, %9 : i64
          %92 = llvm.mul %91, %14 : i64
          %93 = llvm.add %79, %92 : i64
          %94 = llvm.add %93, %17 : i64
          %95 = llvm.getelementptr %42[%94] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %96 = llvm.load %95 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %97 = llvm.add %76, %8 : i64
          %98 = llvm.mul %97, %14 : i64
          %99 = llvm.add %79, %98 : i64
          %100 = llvm.add %99, %17 : i64
          %101 = llvm.getelementptr %42[%100] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %102 = llvm.load %101 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %103 = llvm.mul %75, %16 : i64
          %104 = llvm.add %103, %76 : i64
          %105 = llvm.getelementptr %30[%104] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %106 = llvm.load %105 {alignment = 2 : i64} : !llvm.ptr -> vector<4xf16>
          %107 = llvm.shufflevector %106, %106 [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<4xf16> 
          %108 = llvm.shufflevector %107, %11 [0, 1, 2, 3, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %109 = llvm.shufflevector %107, %108 [128, 129, 130, 131, 0, 1, 2, 3, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %110 = llvm.shufflevector %107, %109 [128, 129, 130, 131, 132, 133, 134, 135, 0, 1, 2, 3, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %111 = llvm.shufflevector %107, %110 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 0, 1, 2, 3, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %112 = llvm.shufflevector %107, %111 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 0, 1, 2, 3, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %113 = llvm.shufflevector %107, %112 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 0, 1, 2, 3, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %114 = llvm.shufflevector %107, %113 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 0, 1, 2, 3, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %115 = llvm.shufflevector %107, %114 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 0, 1, 2, 3, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %116 = llvm.shufflevector %107, %115 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %117 = llvm.shufflevector %107, %116 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 0, 1, 2, 3, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %118 = llvm.shufflevector %107, %117 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 0, 1, 2, 3, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %119 = llvm.shufflevector %107, %118 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 0, 1, 2, 3, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %120 = llvm.shufflevector %107, %119 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 0, 1, 2, 3, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %121 = llvm.shufflevector %107, %120 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 0, 1, 2, 3, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %122 = llvm.shufflevector %107, %121 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 0, 1, 2, 3, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %123 = llvm.shufflevector %107, %122 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 0, 1, 2, 3, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %124 = llvm.shufflevector %107, %123 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %125 = llvm.shufflevector %107, %124 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 0, 1, 2, 3, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %126 = llvm.shufflevector %107, %125 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 0, 1, 2, 3, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %127 = llvm.shufflevector %107, %126 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 0, 1, 2, 3, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %128 = llvm.shufflevector %107, %127 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 0, 1, 2, 3, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %129 = llvm.shufflevector %107, %128 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 0, 1, 2, 3, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %130 = llvm.shufflevector %107, %129 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 0, 1, 2, 3, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %131 = llvm.shufflevector %107, %130 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 0, 1, 2, 3, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %132 = llvm.shufflevector %107, %131 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %133 = llvm.shufflevector %107, %132 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 0, 1, 2, 3, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %134 = llvm.shufflevector %107, %133 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 0, 1, 2, 3, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %135 = llvm.shufflevector %107, %134 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 0, 1, 2, 3, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %136 = llvm.shufflevector %107, %135 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 0, 1, 2, 3, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %137 = llvm.shufflevector %107, %136 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 0, 1, 2, 3, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %138 = llvm.shufflevector %107, %137 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 0, 1, 2, 3, 252, 253, 254, 255] : vector<128xf16> 
          %139 = llvm.shufflevector %107, %138 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 0, 1, 2, 3] : vector<128xf16> 
          %140 = llvm.shufflevector %139, %139 [0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64, 68, 72, 76, 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, 124, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, 122, 126, 3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63, 67, 71, 75, 79, 83, 87, 91, 95, 99, 103, 107, 111, 115, 119, 123, 127] : vector<128xf16> 
          %141 = llvm.shufflevector %140, %140 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf16> 
          %142 = llvm.shufflevector %140, %140 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf16> 
          %143 = llvm.shufflevector %140, %140 [64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] : vector<128xf16> 
          %144 = llvm.shufflevector %140, %140 [96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127] : vector<128xf16> 
          %145 = llvm.mul %75, %5 : i64
          %146 = llvm.add %145, %80 : i64
          %147 = llvm.add %146, %17 : i64
          %148 = llvm.getelementptr %36[%147] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %149 = llvm.load %148 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %150 = llvm.add %145, %86 : i64
          %151 = llvm.add %150, %17 : i64
          %152 = llvm.getelementptr %36[%151] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %153 = llvm.load %152 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %154 = llvm.add %145, %92 : i64
          %155 = llvm.add %154, %17 : i64
          %156 = llvm.getelementptr %36[%155] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %157 = llvm.load %156 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %158 = llvm.add %145, %98 : i64
          %159 = llvm.add %158, %17 : i64
          %160 = llvm.getelementptr %36[%159] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %161 = llvm.load %160 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %162 = llvm.sext %149 : vector<32xi8> to vector<32xi32>
          %163 = llvm.sext %153 : vector<32xi8> to vector<32xi32>
          %164 = llvm.sext %157 : vector<32xi8> to vector<32xi32>
          %165 = llvm.sext %161 : vector<32xi8> to vector<32xi32>
          %166 = llvm.sitofp %162 : vector<32xi32> to vector<32xf16>
          %167 = llvm.sitofp %163 : vector<32xi32> to vector<32xf16>
          %168 = llvm.sitofp %164 : vector<32xi32> to vector<32xf16>
          %169 = llvm.sitofp %165 : vector<32xi32> to vector<32xf16>
          %170 = llvm.fmul %166, %141 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %171 = llvm.fmul %167, %142 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %172 = llvm.fmul %168, %143 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %173 = llvm.fmul %169, %144 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %174 = llvm.fmul %84, %170 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %175 = llvm.fmul %90, %171 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %176 = llvm.fmul %96, %172 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %177 = llvm.fmul %102, %173 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %178 = llvm.fpext %174 : vector<32xf16> to vector<32xf32>
          %179 = llvm.fpext %175 : vector<32xf16> to vector<32xf32>
          %180 = llvm.fpext %176 : vector<32xf16> to vector<32xf32>
          %181 = llvm.fpext %177 : vector<32xf16> to vector<32xf32>
          %182 = llvm.shufflevector %178, %178 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %183 = llvm.shufflevector %182, %10 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %184 = llvm.shufflevector %179, %179 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %185 = llvm.shufflevector %184, %183 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %186 = llvm.shufflevector %180, %180 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %187 = llvm.shufflevector %186, %185 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %188 = llvm.shufflevector %181, %181 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %189 = llvm.shufflevector %188, %187 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf32> 
          %190 = llvm.extractelement %77[%1 : i64] : vector<1xf32>
          %191 = "llvm.intr.vector.reduce.fadd"(%190, %189) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<128xf32>) -> f32
          %192 = llvm.insertelement %191, %12[%1 : i64] : vector<1xf32>
          %193 = llvm.add %76, %15 : i64
          llvm.br ^bb5(%193, %192 : i64, vector<1xf32>)
        ^bb7:  // pred: ^bb5
          %194 = llvm.extractelement %77[%1 : i64] : vector<1xf32>
          %195 = llvm.fptrunc %194 : f32 to f16
          %196 = llvm.mul %72, %5 overflow<nsw, nuw> : i64
          %197 = llvm.add %196, %75 overflow<nsw, nuw> : i64
          %198 = llvm.getelementptr inbounds|nuw %49[%197] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %195, %198 : f16, !llvm.ptr
          %199 = llvm.add %73, %13 : i64
          llvm.br ^bb3(%199 : i64)
        ^bb8:  // pred: ^bb3
          %200 = llvm.add %70, %13 : i64
          llvm.br ^bb1(%200 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_11 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_11_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %c4 = arith.constant 4 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c4, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_11_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(17 : index) : i64
          %5 = llvm.mlir.constant(64 : index) : i64
          %6 = llvm.mlir.constant(1088 : index) : i64
          %7 = llvm.mlir.constant(-1 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(1 : index) : i64
          %10 = llvm.mlir.constant(32 : index) : i64
          %11 = llvm.mlir.constant(128 : index) : i64
          %12 = llvm.mlir.constant(0 : index) : i64
          %13 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %14 = llvm.extractvalue %13[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %15 = llvm.load %14 : !llvm.ptr -> i32
          %16 = llvm.zext %15 : i32 to i64
          %17 = llvm.extractvalue %13[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %18 = llvm.load %17 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %3 ["align"(%18, %5 : !llvm.ptr, i64)] : i1
          %19 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %20 = llvm.extractvalue %19[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %21 = llvm.getelementptr %20[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %22 = llvm.load %21 : !llvm.ptr -> !llvm.ptr
          %23 = llvm.mul %16, %1 : i64
          %24 = llvm.udiv %23, %2 : i64
          %25 = llvm.getelementptr %22[%24] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.intr.assume %3 ["align"(%25, %5 : !llvm.ptr, i64)] : i1
          %26 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %27 = llvm.extractvalue %26[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %28 = llvm.zext %27 : i32 to i64
          %29 = llvm.sdiv %28, %8 : i64
          %30 = llvm.mul %29, %8 : i64
          %31 = llvm.icmp "ne" %28, %30 : i64
          %32 = llvm.icmp "slt" %28, %12 : i64
          %33 = llvm.and %31, %32 : i1
          %34 = llvm.add %29, %7 : i64
          %35 = llvm.select %33, %34, %29 : i1, i64
          %36 = llvm.srem %28, %8 : i64
          %37 = llvm.icmp "slt" %36, %12 : i64
          %38 = llvm.add %36, %8 overflow<nsw> : i64
          %39 = llvm.select %37, %38, %36 : i1, i64
          %40 = llvm.mul %35, %11 overflow<nsw> : i64
          %41 = llvm.mul %39, %10 overflow<nsw> : i64
          llvm.br ^bb1(%12 : i64)
        ^bb1(%42: i64):  // 2 preds: ^bb0, ^bb4
          %43 = llvm.icmp "slt" %42, %11 : i64
          llvm.cond_br %43, ^bb2(%12 : i64), ^bb5
        ^bb2(%44: i64):  // 2 preds: ^bb1, ^bb3
          %45 = llvm.icmp "slt" %44, %10 : i64
          llvm.cond_br %45, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %46 = llvm.add %40, %42 : i64
          %47 = llvm.add %41, %44 : i64
          %48 = llvm.mul %46, %6 overflow<nsw, nuw> : i64
          %49 = llvm.mul %47, %4 overflow<nsw, nuw> : i64
          %50 = llvm.add %48, %49 overflow<nsw, nuw> : i64
          %51 = llvm.mul %12, %4 overflow<nsw, nuw> : i64
          %52 = llvm.add %50, %51 overflow<nsw, nuw> : i64
          %53 = llvm.add %52, %12 overflow<nsw, nuw> : i64
          %54 = llvm.getelementptr inbounds|nuw %18[%53] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          %55 = llvm.load %54 : !llvm.ptr -> i16
          %56 = llvm.mul %46, %5 overflow<nsw, nuw> : i64
          %57 = llvm.add %56, %47 overflow<nsw, nuw> : i64
          %58 = llvm.add %57, %12 overflow<nsw, nuw> : i64
          %59 = llvm.getelementptr inbounds|nuw %25[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.store %55, %59 : i16, !llvm.ptr
          %60 = llvm.add %44, %9 : i64
          llvm.br ^bb2(%60 : i64)
        ^bb4:  // pred: ^bb2
          %61 = llvm.add %42, %9 : i64
          llvm.br ^bb1(%61 : i64)
        ^bb5:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_12 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_12_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %c16 = arith.constant 16 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c16, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_12_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(1024 : index) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(17 : index) : i64
          %6 = llvm.mlir.constant(64 : index) : i64
          %7 = llvm.mlir.constant(1088 : index) : i64
          %8 = llvm.mlir.constant(-1 : index) : i64
          %9 = llvm.mlir.constant(2 : index) : i64
          %10 = llvm.mlir.constant(8 : index) : i64
          %11 = llvm.mlir.constant(1 : index) : i64
          %12 = llvm.mlir.constant(16 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(0 : index) : i64
          %15 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %16 = llvm.extractvalue %15[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %17 = llvm.load %16 : !llvm.ptr -> i32
          %18 = llvm.zext %17 : i32 to i64
          %19 = llvm.extractvalue %15[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%20, %6 : !llvm.ptr, i64)] : i1
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %18, %2 : i64
          %26 = llvm.udiv %25, %3 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.intr.assume %4 ["align"(%27, %6 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %29 = llvm.extractvalue %28[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %30 = llvm.zext %29 : i32 to i64
          %31 = llvm.sdiv %30, %9 : i64
          %32 = llvm.mul %31, %9 : i64
          %33 = llvm.icmp "ne" %30, %32 : i64
          %34 = llvm.icmp "slt" %30, %14 : i64
          %35 = llvm.and %33, %34 : i1
          %36 = llvm.add %31, %8 : i64
          %37 = llvm.select %35, %36, %31 : i1, i64
          %38 = llvm.srem %30, %9 : i64
          %39 = llvm.icmp "slt" %38, %14 : i64
          %40 = llvm.add %38, %9 overflow<nsw> : i64
          %41 = llvm.select %39, %40, %38 : i1, i64
          %42 = llvm.mul %37, %13 overflow<nsw> : i64
          %43 = llvm.mul %41, %13 overflow<nsw> : i64
          llvm.br ^bb1(%14 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb6
          %45 = llvm.icmp "slt" %44, %13 : i64
          llvm.cond_br %45, ^bb2(%14 : i64), ^bb7
        ^bb2(%46: i64):  // 2 preds: ^bb1, ^bb5
          %47 = llvm.icmp "slt" %46, %13 : i64
          llvm.cond_br %47, ^bb3(%14 : i64), ^bb6
        ^bb3(%48: i64):  // 2 preds: ^bb2, ^bb4
          %49 = llvm.icmp "slt" %48, %12 : i64
          llvm.cond_br %49, ^bb4, ^bb5
        ^bb4:  // pred: ^bb3
          %50 = llvm.add %42, %44 : i64
          %51 = llvm.add %43, %46 : i64
          %52 = llvm.add %48, %11 : i64
          %53 = llvm.mul %50, %7 : i64
          %54 = llvm.mul %51, %5 : i64
          %55 = llvm.add %53, %54 : i64
          %56 = llvm.add %55, %52 : i64
          %57 = llvm.getelementptr %20[%56] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          %58 = llvm.load %57 {alignment = 2 : i64} : !llvm.ptr -> vector<8xi16>
          %59 = llvm.mul %50, %1 : i64
          %60 = llvm.mul %51, %12 : i64
          %61 = llvm.add %59, %60 : i64
          %62 = llvm.add %61, %48 : i64
          %63 = llvm.getelementptr %27[%62] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.store %58, %63 {alignment = 2 : i64} : vector<8xi16>, !llvm.ptr
          %64 = llvm.add %48, %10 : i64
          llvm.br ^bb3(%64 : i64)
        ^bb5:  // pred: ^bb3
          %65 = llvm.add %46, %11 : i64
          llvm.br ^bb2(%65 : i64)
        ^bb6:  // pred: ^bb2
          %66 = llvm.add %44, %11 : i64
          llvm.br ^bb1(%66 : i64)
        ^bb7:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_13 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout6) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c32 = arith.constant 32 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c32 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c8 = arith.constant 8 : index
        %8 = arith.muli %7, %c8 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(0 : i64) : i64
          %2 = llvm.mlir.constant(2048 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(256 : index) : i64
          %5 = llvm.mlir.constant(8 : i64) : i64
          %6 = llvm.mlir.constant(16 : i64) : i64
          %7 = llvm.mlir.constant(-1 : index) : i64
          %8 = llvm.mlir.constant(-32 : index) : i64
          %9 = llvm.mlir.constant(3 : index) : i64
          %10 = llvm.mlir.constant(2 : index) : i64
          %11 = llvm.mlir.constant(8 : index) : i64
          %12 = llvm.mlir.poison : vector<128xf32>
          %13 = llvm.mlir.poison : vector<128xf16>
          %14 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(32 : index) : i64
          %17 = llvm.mlir.constant(4 : index) : i64
          %18 = llvm.mlir.constant(64 : index) : i64
          %19 = llvm.mlir.constant(0 : index) : i64
          %20 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %21 = llvm.extractvalue %20[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %21[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %21[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.getelementptr %21[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %28 = llvm.load %27 : !llvm.ptr -> i32
          %29 = llvm.getelementptr %21[4] : (!llvm.ptr) -> !llvm.ptr, i32
          %30 = llvm.load %29 : !llvm.ptr -> i32
          %31 = llvm.zext %22 : i32 to i64
          %32 = llvm.zext %24 : i32 to i64
          %33 = llvm.zext %26 : i32 to i64
          %34 = llvm.zext %28 : i32 to i64
          %35 = llvm.zext %30 : i32 to i64
          %36 = llvm.extractvalue %20[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %31, %5 : i64
          %39 = llvm.udiv %38, %6 : i64
          %40 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%40, %18 : !llvm.ptr, i64)] : i1
          %41 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %42 = llvm.extractvalue %41[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %43 = llvm.load %42 : !llvm.ptr -> !llvm.ptr
          %44 = llvm.mul %32, %5 : i64
          %45 = llvm.udiv %44, %5 : i64
          %46 = llvm.getelementptr %43[%45] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          llvm.intr.assume %3 ["align"(%46, %18 : !llvm.ptr, i64)] : i1
          %47 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %48 = llvm.extractvalue %47[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %49 = llvm.load %48 : !llvm.ptr -> !llvm.ptr
          %50 = llvm.mul %33, %5 : i64
          %51 = llvm.udiv %50, %6 : i64
          %52 = llvm.getelementptr %49[%51] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%52, %10 : !llvm.ptr, i64)] : i1
          %53 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %54 = llvm.extractvalue %53[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %55 = llvm.getelementptr %54[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %56 = llvm.load %55 : !llvm.ptr -> !llvm.ptr
          %57 = llvm.mul %34, %5 : i64
          %58 = llvm.udiv %57, %6 : i64
          %59 = llvm.getelementptr %56[%58] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%59, %10 : !llvm.ptr, i64)] : i1
          %60 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %61 = llvm.extractvalue %60[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %62 = llvm.zext %61 : i32 to i64
          %63 = llvm.sdiv %62, %11 : i64
          %64 = llvm.mul %63, %11 : i64
          %65 = llvm.icmp "ne" %62, %64 : i64
          %66 = llvm.icmp "slt" %62, %19 : i64
          %67 = llvm.and %65, %66 : i1
          %68 = llvm.add %63, %7 : i64
          %69 = llvm.select %67, %68, %63 : i1, i64
          %70 = llvm.srem %62, %11 : i64
          %71 = llvm.icmp "slt" %70, %19 : i64
          %72 = llvm.add %70, %11 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %73, %16 overflow<nsw> : i64
          %76 = llvm.mul %69, %8 overflow<nsw> : i64
          %77 = llvm.add %76, %35 : i64
          %78 = llvm.icmp "slt" %77, %16 : i64
          %79 = llvm.select %78, %77, %16 : i1, i64
          llvm.br ^bb1(%19 : i64)
        ^bb1(%80: i64):  // 2 preds: ^bb0, ^bb8
          %81 = llvm.icmp "slt" %80, %79 : i64
          llvm.cond_br %81, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %82 = llvm.add %80, %74 : i64
          llvm.br ^bb3(%19 : i64)
        ^bb3(%83: i64):  // 2 preds: ^bb2, ^bb7
          %84 = llvm.icmp "slt" %83, %16 : i64
          llvm.cond_br %84, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %85 = llvm.add %83, %75 : i64
          llvm.br ^bb5(%19, %14 : i64, vector<1xf32>)
        ^bb5(%86: i64, %87: vector<1xf32>):  // 2 preds: ^bb4, ^bb6
          %88 = llvm.icmp "slt" %86, %18 : i64
          llvm.cond_br %88, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %89 = llvm.mul %82, %2 : i64
          %90 = llvm.mul %86, %16 : i64
          %91 = llvm.add %89, %90 : i64
          %92 = llvm.add %91, %19 : i64
          %93 = llvm.getelementptr %52[%92] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %94 = llvm.load %93 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %95 = llvm.add %86, %15 : i64
          %96 = llvm.mul %95, %16 : i64
          %97 = llvm.add %89, %96 : i64
          %98 = llvm.add %97, %19 : i64
          %99 = llvm.getelementptr %52[%98] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %100 = llvm.load %99 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %101 = llvm.add %86, %10 : i64
          %102 = llvm.mul %101, %16 : i64
          %103 = llvm.add %89, %102 : i64
          %104 = llvm.add %103, %19 : i64
          %105 = llvm.getelementptr %52[%104] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %106 = llvm.load %105 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %107 = llvm.add %86, %9 : i64
          %108 = llvm.mul %107, %16 : i64
          %109 = llvm.add %89, %108 : i64
          %110 = llvm.add %109, %19 : i64
          %111 = llvm.getelementptr %52[%110] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %112 = llvm.load %111 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %113 = llvm.mul %85, %18 : i64
          %114 = llvm.add %113, %86 : i64
          %115 = llvm.getelementptr %40[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 {alignment = 2 : i64} : !llvm.ptr -> vector<4xf16>
          %117 = llvm.shufflevector %116, %116 [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<4xf16> 
          %118 = llvm.shufflevector %117, %13 [0, 1, 2, 3, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %119 = llvm.shufflevector %117, %118 [128, 129, 130, 131, 0, 1, 2, 3, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %120 = llvm.shufflevector %117, %119 [128, 129, 130, 131, 132, 133, 134, 135, 0, 1, 2, 3, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %121 = llvm.shufflevector %117, %120 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 0, 1, 2, 3, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %122 = llvm.shufflevector %117, %121 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 0, 1, 2, 3, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %123 = llvm.shufflevector %117, %122 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 0, 1, 2, 3, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %124 = llvm.shufflevector %117, %123 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 0, 1, 2, 3, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %125 = llvm.shufflevector %117, %124 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 0, 1, 2, 3, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %126 = llvm.shufflevector %117, %125 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %127 = llvm.shufflevector %117, %126 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 0, 1, 2, 3, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %128 = llvm.shufflevector %117, %127 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 0, 1, 2, 3, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %129 = llvm.shufflevector %117, %128 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 0, 1, 2, 3, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %130 = llvm.shufflevector %117, %129 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 0, 1, 2, 3, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %131 = llvm.shufflevector %117, %130 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 0, 1, 2, 3, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %132 = llvm.shufflevector %117, %131 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 0, 1, 2, 3, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %133 = llvm.shufflevector %117, %132 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 0, 1, 2, 3, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %134 = llvm.shufflevector %117, %133 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %135 = llvm.shufflevector %117, %134 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 0, 1, 2, 3, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %136 = llvm.shufflevector %117, %135 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 0, 1, 2, 3, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %137 = llvm.shufflevector %117, %136 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 0, 1, 2, 3, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %138 = llvm.shufflevector %117, %137 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 0, 1, 2, 3, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %139 = llvm.shufflevector %117, %138 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 0, 1, 2, 3, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %140 = llvm.shufflevector %117, %139 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 0, 1, 2, 3, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %141 = llvm.shufflevector %117, %140 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 0, 1, 2, 3, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %142 = llvm.shufflevector %117, %141 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %143 = llvm.shufflevector %117, %142 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 0, 1, 2, 3, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %144 = llvm.shufflevector %117, %143 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 0, 1, 2, 3, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %145 = llvm.shufflevector %117, %144 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 0, 1, 2, 3, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %146 = llvm.shufflevector %117, %145 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 0, 1, 2, 3, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %147 = llvm.shufflevector %117, %146 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 0, 1, 2, 3, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %148 = llvm.shufflevector %117, %147 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 0, 1, 2, 3, 252, 253, 254, 255] : vector<128xf16> 
          %149 = llvm.shufflevector %117, %148 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 0, 1, 2, 3] : vector<128xf16> 
          %150 = llvm.shufflevector %149, %149 [0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64, 68, 72, 76, 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, 124, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, 122, 126, 3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63, 67, 71, 75, 79, 83, 87, 91, 95, 99, 103, 107, 111, 115, 119, 123, 127] : vector<128xf16> 
          %151 = llvm.shufflevector %150, %150 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf16> 
          %152 = llvm.shufflevector %150, %150 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf16> 
          %153 = llvm.shufflevector %150, %150 [64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] : vector<128xf16> 
          %154 = llvm.shufflevector %150, %150 [96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127] : vector<128xf16> 
          %155 = llvm.mul %85, %2 : i64
          %156 = llvm.add %155, %90 : i64
          %157 = llvm.add %156, %19 : i64
          %158 = llvm.getelementptr %46[%157] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %159 = llvm.load %158 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %160 = llvm.add %155, %96 : i64
          %161 = llvm.add %160, %19 : i64
          %162 = llvm.getelementptr %46[%161] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %163 = llvm.load %162 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %164 = llvm.add %155, %102 : i64
          %165 = llvm.add %164, %19 : i64
          %166 = llvm.getelementptr %46[%165] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %167 = llvm.load %166 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %168 = llvm.add %155, %108 : i64
          %169 = llvm.add %168, %19 : i64
          %170 = llvm.getelementptr %46[%169] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %171 = llvm.load %170 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %172 = llvm.sext %159 : vector<32xi8> to vector<32xi32>
          %173 = llvm.sext %163 : vector<32xi8> to vector<32xi32>
          %174 = llvm.sext %167 : vector<32xi8> to vector<32xi32>
          %175 = llvm.sext %171 : vector<32xi8> to vector<32xi32>
          %176 = llvm.sitofp %172 : vector<32xi32> to vector<32xf16>
          %177 = llvm.sitofp %173 : vector<32xi32> to vector<32xf16>
          %178 = llvm.sitofp %174 : vector<32xi32> to vector<32xf16>
          %179 = llvm.sitofp %175 : vector<32xi32> to vector<32xf16>
          %180 = llvm.fmul %176, %151 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %181 = llvm.fmul %177, %152 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %182 = llvm.fmul %178, %153 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %183 = llvm.fmul %179, %154 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %184 = llvm.fmul %94, %180 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %185 = llvm.fmul %100, %181 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %186 = llvm.fmul %106, %182 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %187 = llvm.fmul %112, %183 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %188 = llvm.fpext %184 : vector<32xf16> to vector<32xf32>
          %189 = llvm.fpext %185 : vector<32xf16> to vector<32xf32>
          %190 = llvm.fpext %186 : vector<32xf16> to vector<32xf32>
          %191 = llvm.fpext %187 : vector<32xf16> to vector<32xf32>
          %192 = llvm.shufflevector %188, %188 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %193 = llvm.shufflevector %192, %12 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %194 = llvm.shufflevector %189, %189 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %195 = llvm.shufflevector %194, %193 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %196 = llvm.shufflevector %190, %190 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %197 = llvm.shufflevector %196, %195 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %198 = llvm.shufflevector %191, %191 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %199 = llvm.shufflevector %198, %197 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf32> 
          %200 = llvm.extractelement %87[%1 : i64] : vector<1xf32>
          %201 = "llvm.intr.vector.reduce.fadd"(%200, %199) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<128xf32>) -> f32
          %202 = llvm.insertelement %201, %14[%1 : i64] : vector<1xf32>
          %203 = llvm.add %86, %17 : i64
          llvm.br ^bb5(%203, %202 : i64, vector<1xf32>)
        ^bb7:  // pred: ^bb5
          %204 = llvm.extractelement %87[%1 : i64] : vector<1xf32>
          %205 = llvm.fptrunc %204 : f32 to f16
          %206 = llvm.mul %82, %4 overflow<nsw, nuw> : i64
          %207 = llvm.add %206, %85 overflow<nsw, nuw> : i64
          %208 = llvm.getelementptr inbounds|nuw %59[%207] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %205, %208 : f16, !llvm.ptr
          %209 = llvm.add %83, %15 : i64
          llvm.br ^bb3(%209 : i64)
        ^bb8:  // pred: ^bb3
          %210 = llvm.add %80, %15 : i64
          llvm.br ^bb1(%210 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_17 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_17_elementwise_broadcast_1x1xD_f32_pack ordinal(0) layout(#pipeline_layout7) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_17_elementwise_broadcast_1x1xD_f32_pack(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(7 : i64) : i64
          %1 = llvm.mlir.constant(6 : i64) : i64
          %2 = llvm.mlir.constant(5 : i64) : i64
          %3 = llvm.mlir.constant(4 : i64) : i64
          %4 = llvm.mlir.constant(3 : i64) : i64
          %5 = llvm.mlir.constant(2 : i64) : i64
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(0 : i64) : i64
          %8 = llvm.mlir.poison : vector<8xi32>
          %9 = llvm.mlir.constant(0 : i32) : i32
          %10 = llvm.mlir.poison : vector<8xi64>
          %11 = llvm.mlir.constant(dense<[0, 1, 2, 3, 4, 5, 6, 7]> : vector<8xindex>) : vector<8xi64>
          %12 = llvm.mlir.constant(true) : i1
          %13 = llvm.mlir.constant(8 : i64) : i64
          %14 = llvm.mlir.constant(32 : i64) : i64
          %15 = llvm.mlir.constant(dense<false> : vector<1x8x1xi1>) : !llvm.array<1 x array<8 x vector<1xi1>>>
          %16 = llvm.mlir.constant(dense<true> : vector<1x8x1xi1>) : !llvm.array<1 x array<8 x vector<1xi1>>>
          %17 = llvm.mlir.constant(7 : index) : i64
          %18 = llvm.mlir.constant(6 : index) : i64
          %19 = llvm.mlir.constant(5 : index) : i64
          %20 = llvm.mlir.constant(4 : index) : i64
          %21 = llvm.mlir.constant(3 : index) : i64
          %22 = llvm.mlir.constant(2 : index) : i64
          %23 = llvm.mlir.constant(-64 : index) : i64
          %24 = llvm.mlir.constant(-1 : index) : i64
          %25 = llvm.mlir.constant(64 : index) : i64
          %26 = llvm.mlir.poison : !llvm.array<8 x vector<1xf32>>
          %27 = llvm.mlir.constant(dense<0.000000e+00> : vector<8xf32>) : vector<8xf32>
          %28 = llvm.mlir.constant(dense<[0, 1, 2, 3, 4, 5, 6, 7]> : vector<8xi32>) : vector<8xi32>
          %29 = llvm.mlir.constant(0 : index) : i64
          %30 = llvm.mlir.constant(8 : index) : i64
          %31 = llvm.mlir.constant(1 : index) : i64
          %32 = llvm.alloca %30 x f32 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %33 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %34 = llvm.extractvalue %33[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %35 = llvm.load %34 : !llvm.ptr -> i32
          %36 = llvm.getelementptr %34[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %37 = llvm.load %36 : !llvm.ptr -> i32
          %38 = llvm.getelementptr %34[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %39 = llvm.load %38 : !llvm.ptr -> i32
          %40 = llvm.zext %35 : i32 to i64
          %41 = llvm.zext %37 : i32 to i64
          %42 = llvm.zext %39 : i32 to i64
          %43 = llvm.extractvalue %33[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %44 = llvm.load %43 : !llvm.ptr -> !llvm.ptr
          %45 = llvm.mul %40, %13 : i64
          %46 = llvm.udiv %45, %14 : i64
          %47 = llvm.mul %42, %13 : i64
          %48 = llvm.getelementptr %44[%46] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %12 ["align"(%48, %20 : !llvm.ptr, i64)] : i1
          %49 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %50 = llvm.extractvalue %49[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %51 = llvm.zext %50 : i32 to i64
          %52 = llvm.mul %51, %25 overflow<nsw> : i64
          %53 = llvm.mul %51, %23 overflow<nsw> : i64
          %54 = llvm.add %53, %41 : i64
          %55 = llvm.icmp "slt" %54, %25 : i64
          %56 = llvm.select %55, %54, %25 : i1, i64
          %57 = llvm.icmp "slt" %52, %29 : i64
          %58 = llvm.sub %24, %52 : i64
          %59 = llvm.select %57, %58, %52 : i1, i64
          %60 = llvm.sdiv %59, %30 : i64
          %61 = llvm.sub %24, %60 : i64
          %62 = llvm.select %57, %61, %60 : i1, i64
          llvm.br ^bb1(%29 : i64)
        ^bb1(%63: i64):  // 2 preds: ^bb0, ^bb2
          %64 = llvm.icmp "slt" %63, %56 : i64
          llvm.cond_br %64, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %65 = llvm.sub %56, %63 : i64
          %66 = llvm.icmp "slt" %65, %30 : i64
          %67 = llvm.select %66, %65, %30 : i1, i64
          %68 = llvm.add %52, %63 : i64
          %69 = llvm.insertelement %68, %10[%9 : i32] : vector<8xi64>
          %70 = llvm.shufflevector %69, %10 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi64> 
          %71 = llvm.add %70, %11 : vector<8xi64>
          %72 = llvm.sitofp %71 : vector<8xi64> to vector<8xf32>
          %73 = llvm.trunc %67 : i64 to i32
          %74 = llvm.insertelement %73, %8[%9 : i32] : vector<8xi32>
          %75 = llvm.shufflevector %74, %8 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi32> 
          %76 = llvm.icmp "sgt" %75, %28 : vector<8xi32>
          %77 = llvm.mul %29, %30 : i64
          %78 = llvm.add %77, %77 : i64
          %79 = llvm.add %78, %29 : i64
          %80 = llvm.getelementptr %32[%79] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %72, %80, %76 {alignment = 4 : i32} : vector<8xf32>, vector<8xi1> into !llvm.ptr
          %81 = llvm.icmp "slt" %63, %29 : i64
          %82 = llvm.sub %24, %63 : i64
          %83 = llvm.select %81, %82, %63 : i1, i64
          %84 = llvm.sdiv %83, %30 : i64
          %85 = llvm.sub %24, %84 : i64
          %86 = llvm.select %81, %85, %84 : i1, i64
          %87 = llvm.icmp "sle" %67, %29 : i64
          %88 = llvm.sub %29, %67 : i64
          %89 = llvm.sub %67, %31 : i64
          %90 = llvm.select %87, %88, %89 : i1, i64
          %91 = llvm.sdiv %90, %30 : i64
          %92 = llvm.sub %29, %91 : i64
          %93 = llvm.add %91, %31 : i64
          %94 = llvm.select %87, %92, %93 : i1, i64
          %95 = llvm.intr.masked.load %80, %76, %27 {alignment = 4 : i32} : (!llvm.ptr, vector<8xi1>, vector<8xf32>) -> vector<8xf32>
          %96 = llvm.icmp "sgt" %94, %29 : i64
          %97 = llvm.select %96, %16, %15 : i1, !llvm.array<1 x array<8 x vector<1xi1>>>
          %98 = llvm.extractelement %95[%7 : i64] : vector<8xf32>
          %99 = llvm.extractvalue %26[0] : !llvm.array<8 x vector<1xf32>> 
          %100 = llvm.insertelement %98, %99[%7 : i64] : vector<1xf32>
          %101 = llvm.extractelement %95[%6 : i64] : vector<8xf32>
          %102 = llvm.extractvalue %26[1] : !llvm.array<8 x vector<1xf32>> 
          %103 = llvm.insertelement %101, %102[%7 : i64] : vector<1xf32>
          %104 = llvm.extractelement %95[%5 : i64] : vector<8xf32>
          %105 = llvm.extractvalue %26[2] : !llvm.array<8 x vector<1xf32>> 
          %106 = llvm.insertelement %104, %105[%7 : i64] : vector<1xf32>
          %107 = llvm.extractelement %95[%4 : i64] : vector<8xf32>
          %108 = llvm.extractvalue %26[3] : !llvm.array<8 x vector<1xf32>> 
          %109 = llvm.insertelement %107, %108[%7 : i64] : vector<1xf32>
          %110 = llvm.extractelement %95[%3 : i64] : vector<8xf32>
          %111 = llvm.extractvalue %26[4] : !llvm.array<8 x vector<1xf32>> 
          %112 = llvm.insertelement %110, %111[%7 : i64] : vector<1xf32>
          %113 = llvm.extractelement %95[%2 : i64] : vector<8xf32>
          %114 = llvm.extractvalue %26[5] : !llvm.array<8 x vector<1xf32>> 
          %115 = llvm.insertelement %113, %114[%7 : i64] : vector<1xf32>
          %116 = llvm.extractelement %95[%1 : i64] : vector<8xf32>
          %117 = llvm.extractvalue %26[6] : !llvm.array<8 x vector<1xf32>> 
          %118 = llvm.insertelement %116, %117[%7 : i64] : vector<1xf32>
          %119 = llvm.extractelement %95[%0 : i64] : vector<8xf32>
          %120 = llvm.extractvalue %26[7] : !llvm.array<8 x vector<1xf32>> 
          %121 = llvm.insertelement %119, %120[%7 : i64] : vector<1xf32>
          %122 = llvm.extractvalue %97[0, 0] : !llvm.array<1 x array<8 x vector<1xi1>>> 
          %123 = llvm.add %62, %86 : i64
          %124 = llvm.mul %47, %29 : i64
          %125 = llvm.mul %123, %30 : i64
          %126 = llvm.add %124, %125 : i64
          %127 = llvm.add %126, %77 : i64
          %128 = llvm.add %127, %29 : i64
          %129 = llvm.add %128, %29 : i64
          %130 = llvm.getelementptr %48[%129] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %100, %130, %122 {alignment = 4 : i32} : vector<1xf32>, vector<1xi1> into !llvm.ptr
          %131 = llvm.extractvalue %97[0, 1] : !llvm.array<1 x array<8 x vector<1xi1>>> 
          %132 = llvm.add %127, %31 : i64
          %133 = llvm.add %132, %29 : i64
          %134 = llvm.getelementptr %48[%133] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %103, %134, %131 {alignment = 4 : i32} : vector<1xf32>, vector<1xi1> into !llvm.ptr
          %135 = llvm.extractvalue %97[0, 2] : !llvm.array<1 x array<8 x vector<1xi1>>> 
          %136 = llvm.add %127, %22 : i64
          %137 = llvm.add %136, %29 : i64
          %138 = llvm.getelementptr %48[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %106, %138, %135 {alignment = 4 : i32} : vector<1xf32>, vector<1xi1> into !llvm.ptr
          %139 = llvm.extractvalue %97[0, 3] : !llvm.array<1 x array<8 x vector<1xi1>>> 
          %140 = llvm.add %127, %21 : i64
          %141 = llvm.add %140, %29 : i64
          %142 = llvm.getelementptr %48[%141] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %109, %142, %139 {alignment = 4 : i32} : vector<1xf32>, vector<1xi1> into !llvm.ptr
          %143 = llvm.extractvalue %97[0, 4] : !llvm.array<1 x array<8 x vector<1xi1>>> 
          %144 = llvm.add %127, %20 : i64
          %145 = llvm.add %144, %29 : i64
          %146 = llvm.getelementptr %48[%145] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %112, %146, %143 {alignment = 4 : i32} : vector<1xf32>, vector<1xi1> into !llvm.ptr
          %147 = llvm.extractvalue %97[0, 5] : !llvm.array<1 x array<8 x vector<1xi1>>> 
          %148 = llvm.add %127, %19 : i64
          %149 = llvm.add %148, %29 : i64
          %150 = llvm.getelementptr %48[%149] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %115, %150, %147 {alignment = 4 : i32} : vector<1xf32>, vector<1xi1> into !llvm.ptr
          %151 = llvm.extractvalue %97[0, 6] : !llvm.array<1 x array<8 x vector<1xi1>>> 
          %152 = llvm.add %127, %18 : i64
          %153 = llvm.add %152, %29 : i64
          %154 = llvm.getelementptr %48[%153] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %118, %154, %151 {alignment = 4 : i32} : vector<1xf32>, vector<1xi1> into !llvm.ptr
          %155 = llvm.extractvalue %97[0, 7] : !llvm.array<1 x array<8 x vector<1xi1>>> 
          %156 = llvm.add %127, %17 : i64
          %157 = llvm.add %156, %29 : i64
          %158 = llvm.getelementptr %48[%157] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %121, %158, %155 {alignment = 4 : i32} : vector<1xf32>, vector<1xi1> into !llvm.ptr
          %159 = llvm.add %63, %30 : i64
          llvm.br ^bb1(%159 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %9 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_18 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_18_batch_mmt4d_1x4xDx1x8x8x1_f32 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c2048 = arith.constant 2048 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c2048 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c4 = arith.constant 4 : index
        %8 = arith.muli %7, %c4 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.mlir.global private constant @__constant_1x4x1x8x1xf32(dense<[[[[[1.000000e+00], [0.749894261], [0.562341332], [0.421696514], [0.316227764], [0.237137362], [0.177827939], [0.133352146]]], [[[1.000000e-01], [0.0749894157], [0.056234125], [0.0421696492], [0.0316227749], [0.023713734], [0.0177827943], [0.0133352149]]], [[[0.00999999884], [0.00749894138], [0.00562341232], [0.00421696389], [0.00316227647], [0.00237137382], [0.00177827943], [0.00133352145]]], [[[9.99999931E-4], [7.49894068E-4], [5.62341185E-4], [4.21696401E-4], [3.16227786E-4], [2.37137268E-4], [1.7782794E-4], [1.33352063E-4]]]]]> : tensor<1x4x1x8x1xf32>) {addr_space = 0 : i32, alignment = 64 : i64, sym_visibility = "private"} : !llvm.array<1 x array<4 x array<1 x array<8 x array<1 x f32>>>>>
        llvm.func @iree_uk_mmt4d(!llvm.ptr, i64, i64, !llvm.ptr, i64, i64, !llvm.ptr, i64, i64, i64, i64, i64, i32, i32, i32, i32, !llvm.ptr) -> i32 attributes {hal.import.bitcode = true, hal.import.fields = ["processor_data"], llvm.bareptr = true}
        llvm.func @prefill_bs4$async_dispatch_18_batch_mmt4d_1x4xDx1x8x8x1_f32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(52255 : i64) : i64
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(0 : i32) : i32
          %3 = llvm.mlir.constant(64 : index) : i64
          %4 = llvm.mlir.constant(256 : index) : i64
          %5 = llvm.mlir.addressof @__constant_1x4x1x8x1xf32 : !llvm.ptr
          %6 = llvm.mlir.constant(-1 : index) : i64
          %7 = llvm.mlir.constant(-2048 : index) : i64
          %8 = llvm.mlir.constant(32 : index) : i64
          %9 = llvm.mlir.constant(2048 : index) : i64
          %10 = llvm.mlir.constant(1537 : i32) : i32
          %11 = llvm.mlir.constant(1 : i32) : i32
          %12 = llvm.mlir.constant(8 : i32) : i32
          %13 = llvm.mlir.constant(1 : index) : i64
          %14 = llvm.mlir.constant(0 : index) : i64
          %15 = llvm.mlir.constant(4 : index) : i64
          %16 = llvm.mlir.constant(8 : index) : i64
          %17 = llvm.getelementptr %5[0, 0, 0, 0, 0, 0] : (!llvm.ptr) -> !llvm.ptr, !llvm.array<1 x array<4 x array<1 x array<8 x array<1 x f32>>>>>
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.getelementptr %19[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %19[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.zext %20 : i32 to i64
          %26 = llvm.zext %22 : i32 to i64
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.mul %27, %16 overflow<nsw> : i64
          %29 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          %31 = llvm.mul %27, %4 overflow<nsw> : i64
          %32 = llvm.getelementptr %29[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %33 = llvm.load %32 : !llvm.ptr -> !llvm.ptr
          %34 = llvm.icmp "sle" %27, %14 : i64
          %35 = llvm.sub %14, %27 : i64
          %36 = llvm.sub %27, %13 : i64
          %37 = llvm.select %34, %35, %36 : i1, i64
          %38 = llvm.sdiv %37, %9 : i64
          %39 = llvm.sub %14, %38 : i64
          %40 = llvm.add %38, %13 : i64
          %41 = llvm.select %34, %39, %40 : i1, i64
          %42 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %43 = llvm.extractvalue %42[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %44 = llvm.zext %43 : i32 to i64
          %45 = llvm.sdiv %44, %41 : i64
          %46 = llvm.mul %45, %41 : i64
          %47 = llvm.icmp "ne" %44, %46 : i64
          %48 = llvm.icmp "slt" %44, %14 : i64
          %49 = llvm.icmp "slt" %41, %14 : i64
          %50 = llvm.icmp "ne" %48, %49 : i1
          %51 = llvm.and %47, %50 : i1
          %52 = llvm.add %45, %6 : i64
          %53 = llvm.select %51, %52, %45 : i1, i64
          %54 = llvm.srem %44, %41 : i64
          %55 = llvm.icmp "slt" %54, %14 : i64
          %56 = llvm.add %54, %41 overflow<nsw> : i64
          %57 = llvm.select %55, %56, %54 : i1, i64
          %58 = llvm.mul %57, %9 overflow<nsw> : i64
          %59 = llvm.mul %57, %7 overflow<nsw> : i64
          %60 = llvm.add %59, %27 : i64
          %61 = llvm.icmp "slt" %60, %9 : i64
          %62 = llvm.select %61, %60, %9 : i1, i64
          llvm.br ^bb1(%14 : i64)
        ^bb1(%63: i64):  // 2 preds: ^bb0, ^bb2
          %64 = llvm.icmp "slt" %63, %62 : i64
          llvm.cond_br %64, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %65 = llvm.add %63, %58 : i64
          %66 = llvm.mul %53, %16 overflow<nsw> : i64
          %67 = llvm.mul %65, %16 overflow<nsw> : i64
          %68 = llvm.icmp "slt" %25, %14 : i64
          %69 = llvm.sub %6, %25 : i64
          %70 = llvm.select %68, %69, %25 : i1, i64
          %71 = llvm.sdiv %70, %15 : i64
          %72 = llvm.sub %6, %71 : i64
          %73 = llvm.select %68, %72, %71 : i1, i64
          %74 = llvm.add %67, %73 : i64
          %75 = llvm.mul %58, %3 overflow<nsw> : i64
          %76 = llvm.mul %63, %3 overflow<nsw> : i64
          %77 = llvm.add %75, %76 : i64
          %78 = llvm.icmp "slt" %26, %14 : i64
          %79 = llvm.sub %6, %26 : i64
          %80 = llvm.select %78, %79, %26 : i1, i64
          %81 = llvm.sdiv %80, %15 : i64
          %82 = llvm.sub %6, %81 : i64
          %83 = llvm.select %78, %82, %81 : i1, i64
          %84 = llvm.add %77, %83 : i64
          %85 = llvm.mul %27, %3 overflow<nsw> : i64
          %86 = llvm.mul %53, %85 overflow<nsw> : i64
          %87 = llvm.add %84, %86 : i64
          %88 = llvm.getelementptr inbounds %arg0[4] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %89 = llvm.alloca %1 x i64 {alignment = 8 : i64} : (i64) -> !llvm.ptr
          %90 = llvm.load %88 : !llvm.ptr -> i64
          %91 = llvm.or %90, %0 : i64
          llvm.store %91, %89 : i64, !llvm.ptr
          %92 = llvm.getelementptr inbounds %88[1] : (!llvm.ptr) -> !llvm.ptr, i64
          %93 = llvm.load %92 : !llvm.ptr -> i64
          %94 = llvm.getelementptr inbounds %89[1] : (!llvm.ptr) -> !llvm.ptr, i64
          llvm.store %93, %94 : i64, !llvm.ptr
          %95 = llvm.getelementptr inbounds %88[2] : (!llvm.ptr) -> !llvm.ptr, i64
          %96 = llvm.load %95 : !llvm.ptr -> i64
          %97 = llvm.getelementptr inbounds %89[2] : (!llvm.ptr) -> !llvm.ptr, i64
          llvm.store %96, %97 : i64, !llvm.ptr
          %98 = llvm.getelementptr inbounds %88[3] : (!llvm.ptr) -> !llvm.ptr, i64
          %99 = llvm.load %98 : !llvm.ptr -> i64
          %100 = llvm.getelementptr inbounds %89[3] : (!llvm.ptr) -> !llvm.ptr, i64
          llvm.store %99, %100 : i64, !llvm.ptr
          %101 = llvm.getelementptr inbounds %88[4] : (!llvm.ptr) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.getelementptr inbounds %89[4] : (!llvm.ptr) -> !llvm.ptr, i64
          llvm.store %102, %103 : i64, !llvm.ptr
          %104 = llvm.getelementptr inbounds %88[5] : (!llvm.ptr) -> !llvm.ptr, i64
          %105 = llvm.load %104 : !llvm.ptr -> i64
          %106 = llvm.getelementptr inbounds %89[5] : (!llvm.ptr) -> !llvm.ptr, i64
          llvm.store %105, %106 : i64, !llvm.ptr
          %107 = llvm.getelementptr inbounds %88[6] : (!llvm.ptr) -> !llvm.ptr, i64
          %108 = llvm.load %107 : !llvm.ptr -> i64
          %109 = llvm.getelementptr inbounds %89[6] : (!llvm.ptr) -> !llvm.ptr, i64
          llvm.store %108, %109 : i64, !llvm.ptr
          %110 = llvm.getelementptr inbounds %88[7] : (!llvm.ptr) -> !llvm.ptr, i64
          %111 = llvm.load %110 : !llvm.ptr -> i64
          %112 = llvm.getelementptr inbounds %89[7] : (!llvm.ptr) -> !llvm.ptr, i64
          llvm.store %111, %112 : i64, !llvm.ptr
          %113 = llvm.call @iree_uk_mmt4d(%17, %66, %8, %30, %74, %28, %33, %87, %31, %13, %13, %13, %12, %12, %11, %10, %89) : (!llvm.ptr, i64, i64, !llvm.ptr, i64, i64, !llvm.ptr, i64, i64, i64, i64, i64, i32, i32, i32, i32, !llvm.ptr) -> i32
          %114 = llvm.add %63, %13 : i64
          llvm.br ^bb1(%114 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %2 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_19 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_19_unpack_f32 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c4 = arith.constant 4 : index
        %8 = arith.muli %7, %c4 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_19_unpack_f32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(32 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(64 : i64) : i64
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(32 : i64) : i64
          %6 = llvm.mlir.constant(dense<false> : vector<8xi1>) : vector<8xi1>
          %7 = llvm.mlir.constant(dense<true> : vector<8xi1>) : vector<8xi1>
          %8 = llvm.mlir.constant(-64 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(64 : index) : i64
          %11 = llvm.mlir.constant(7 : index) : i64
          %12 = llvm.mlir.constant(6 : index) : i64
          %13 = llvm.mlir.constant(5 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(3 : index) : i64
          %16 = llvm.mlir.constant(2 : index) : i64
          %17 = llvm.mlir.constant(1 : index) : i64
          %18 = llvm.mlir.constant(8 : index) : i64
          %19 = llvm.mlir.constant(0 : index) : i64
          %20 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %21 = llvm.extractvalue %20[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %21[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %21[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.getelementptr %21[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %28 = llvm.load %27 : !llvm.ptr -> i32
          %29 = llvm.zext %22 : i32 to i64
          %30 = llvm.zext %24 : i32 to i64
          %31 = llvm.zext %26 : i32 to i64
          %32 = llvm.zext %28 : i32 to i64
          %33 = llvm.extractvalue %20[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %29, %4 : i64
          %36 = llvm.udiv %35, %5 : i64
          %37 = llvm.mul %31, %3 : i64
          %38 = llvm.mul %37, %14 : i64
          %39 = llvm.getelementptr %34[%36] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %2 ["align"(%39, %14 : !llvm.ptr, i64)] : i1
          %40 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %41 = llvm.extractvalue %40[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %42 = llvm.getelementptr %41[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %43 = llvm.load %42 : !llvm.ptr -> !llvm.ptr
          %44 = llvm.mul %30, %4 : i64
          %45 = llvm.udiv %44, %5 : i64
          %46 = llvm.getelementptr %43[%45] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %2 ["align"(%46, %14 : !llvm.ptr, i64)] : i1
          %47 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %48 = llvm.extractvalue %47[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %49 = llvm.zext %48 : i32 to i64
          %50 = llvm.sdiv %49, %14 : i64
          %51 = llvm.mul %50, %14 : i64
          %52 = llvm.icmp "ne" %49, %51 : i64
          %53 = llvm.icmp "slt" %49, %19 : i64
          %54 = llvm.and %52, %53 : i1
          %55 = llvm.add %50, %9 : i64
          %56 = llvm.select %54, %55, %50 : i1, i64
          %57 = llvm.srem %49, %14 : i64
          %58 = llvm.icmp "slt" %57, %19 : i64
          %59 = llvm.add %57, %14 overflow<nsw> : i64
          %60 = llvm.select %58, %59, %57 : i1, i64
          %61 = llvm.mul %56, %10 overflow<nsw> : i64
          %62 = llvm.mul %60, %18 overflow<nsw> : i64
          %63 = llvm.mul %56, %8 overflow<nsw> : i64
          %64 = llvm.add %63, %32 : i64
          %65 = llvm.icmp "slt" %64, %10 : i64
          %66 = llvm.select %65, %64, %10 : i1, i64
          %67 = llvm.icmp "slt" %61, %19 : i64
          %68 = llvm.sub %9, %61 : i64
          %69 = llvm.select %67, %68, %61 : i1, i64
          %70 = llvm.sdiv %69, %18 : i64
          %71 = llvm.sub %9, %70 : i64
          %72 = llvm.select %67, %71, %70 : i1, i64
          %73 = llvm.icmp "slt" %62, %19 : i64
          %74 = llvm.sub %9, %62 : i64
          %75 = llvm.select %73, %74, %62 : i1, i64
          %76 = llvm.sdiv %75, %18 : i64
          %77 = llvm.sub %9, %76 : i64
          %78 = llvm.select %73, %77, %76 : i1, i64
          llvm.br ^bb1(%19 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb2
          %80 = llvm.icmp "slt" %79, %66 : i64
          llvm.cond_br %80, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %81 = llvm.sub %66, %79 : i64
          %82 = llvm.icmp "slt" %81, %18 : i64
          %83 = llvm.select %82, %81, %18 : i1, i64
          %84 = llvm.icmp "slt" %79, %19 : i64
          %85 = llvm.sub %9, %79 : i64
          %86 = llvm.select %84, %85, %79 : i1, i64
          %87 = llvm.sdiv %86, %18 : i64
          %88 = llvm.sub %9, %87 : i64
          %89 = llvm.select %84, %88, %87 : i1, i64
          %90 = llvm.add %89, %72 : i64
          %91 = llvm.mul %38, %19 : i64
          %92 = llvm.mul %78, %37 : i64
          %93 = llvm.add %91, %92 : i64
          %94 = llvm.mul %90, %10 : i64
          %95 = llvm.add %93, %94 : i64
          %96 = llvm.mul %19, %18 : i64
          %97 = llvm.add %95, %96 : i64
          %98 = llvm.add %97, %19 : i64
          %99 = llvm.getelementptr %39[%98] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %100 = llvm.load %99 {alignment = 4 : i64} : !llvm.ptr -> vector<8xf32>
          %101 = llvm.mul %17, %18 : i64
          %102 = llvm.add %95, %101 : i64
          %103 = llvm.add %102, %19 : i64
          %104 = llvm.getelementptr %39[%103] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %105 = llvm.load %104 {alignment = 4 : i64} : !llvm.ptr -> vector<8xf32>
          %106 = llvm.mul %16, %18 : i64
          %107 = llvm.add %95, %106 : i64
          %108 = llvm.add %107, %19 : i64
          %109 = llvm.getelementptr %39[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %110 = llvm.load %109 {alignment = 4 : i64} : !llvm.ptr -> vector<8xf32>
          %111 = llvm.mul %15, %18 : i64
          %112 = llvm.add %95, %111 : i64
          %113 = llvm.add %112, %19 : i64
          %114 = llvm.getelementptr %39[%113] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %115 = llvm.load %114 {alignment = 4 : i64} : !llvm.ptr -> vector<8xf32>
          %116 = llvm.mul %14, %18 : i64
          %117 = llvm.add %95, %116 : i64
          %118 = llvm.add %117, %19 : i64
          %119 = llvm.getelementptr %39[%118] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %120 = llvm.load %119 {alignment = 4 : i64} : !llvm.ptr -> vector<8xf32>
          %121 = llvm.mul %13, %18 : i64
          %122 = llvm.add %95, %121 : i64
          %123 = llvm.add %122, %19 : i64
          %124 = llvm.getelementptr %39[%123] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %125 = llvm.load %124 {alignment = 4 : i64} : !llvm.ptr -> vector<8xf32>
          %126 = llvm.mul %12, %18 : i64
          %127 = llvm.add %95, %126 : i64
          %128 = llvm.add %127, %19 : i64
          %129 = llvm.getelementptr %39[%128] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %130 = llvm.load %129 {alignment = 4 : i64} : !llvm.ptr -> vector<8xf32>
          %131 = llvm.mul %11, %18 : i64
          %132 = llvm.add %95, %131 : i64
          %133 = llvm.add %132, %19 : i64
          %134 = llvm.getelementptr %39[%133] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %135 = llvm.load %134 {alignment = 4 : i64} : !llvm.ptr -> vector<8xf32>
          %136 = llvm.shufflevector %100, %105 [0, 8, 1, 9, 4, 12, 5, 13] : vector<8xf32> 
          %137 = llvm.shufflevector %100, %105 [2, 10, 3, 11, 6, 14, 7, 15] : vector<8xf32> 
          %138 = llvm.shufflevector %110, %115 [0, 8, 1, 9, 4, 12, 5, 13] : vector<8xf32> 
          %139 = llvm.shufflevector %110, %115 [2, 10, 3, 11, 6, 14, 7, 15] : vector<8xf32> 
          %140 = llvm.shufflevector %120, %125 [0, 8, 1, 9, 4, 12, 5, 13] : vector<8xf32> 
          %141 = llvm.shufflevector %120, %125 [2, 10, 3, 11, 6, 14, 7, 15] : vector<8xf32> 
          %142 = llvm.shufflevector %130, %135 [0, 8, 1, 9, 4, 12, 5, 13] : vector<8xf32> 
          %143 = llvm.shufflevector %130, %135 [2, 10, 3, 11, 6, 14, 7, 15] : vector<8xf32> 
          %144 = llvm.shufflevector %136, %138 [2, 3, 8, 9, 6, 7, 12, 13] : vector<8xf32> 
          %145 = llvm.shufflevector %137, %139 [2, 3, 8, 9, 6, 7, 12, 13] : vector<8xf32> 
          %146 = llvm.shufflevector %140, %142 [2, 3, 8, 9, 6, 7, 12, 13] : vector<8xf32> 
          %147 = llvm.shufflevector %141, %143 [2, 3, 8, 9, 6, 7, 12, 13] : vector<8xf32> 
          %148 = llvm.inline_asm asm_dialect = intel "vblendps $0, $1, $2, 0xcc", "=x,x,x" %136, %144 : (vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %149 = llvm.inline_asm asm_dialect = intel "vblendps $0, $1, $2, 0x33", "=x,x,x" %138, %144 : (vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %150 = llvm.inline_asm asm_dialect = intel "vblendps $0, $1, $2, 0xcc", "=x,x,x" %137, %145 : (vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %151 = llvm.inline_asm asm_dialect = intel "vblendps $0, $1, $2, 0x33", "=x,x,x" %139, %145 : (vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %152 = llvm.inline_asm asm_dialect = intel "vblendps $0, $1, $2, 0xcc", "=x,x,x" %140, %146 : (vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %153 = llvm.inline_asm asm_dialect = intel "vblendps $0, $1, $2, 0x33", "=x,x,x" %142, %146 : (vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %154 = llvm.inline_asm asm_dialect = intel "vblendps $0, $1, $2, 0xcc", "=x,x,x" %141, %147 : (vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %155 = llvm.inline_asm asm_dialect = intel "vblendps $0, $1, $2, 0x33", "=x,x,x" %143, %147 : (vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %156 = llvm.shufflevector %148, %152 [0, 1, 2, 3, 8, 9, 10, 11] : vector<8xf32> 
          %157 = llvm.shufflevector %149, %153 [0, 1, 2, 3, 8, 9, 10, 11] : vector<8xf32> 
          %158 = llvm.shufflevector %150, %154 [0, 1, 2, 3, 8, 9, 10, 11] : vector<8xf32> 
          %159 = llvm.shufflevector %151, %155 [0, 1, 2, 3, 8, 9, 10, 11] : vector<8xf32> 
          %160 = llvm.shufflevector %148, %152 [4, 5, 6, 7, 12, 13, 14, 15] : vector<8xf32> 
          %161 = llvm.shufflevector %149, %153 [4, 5, 6, 7, 12, 13, 14, 15] : vector<8xf32> 
          %162 = llvm.shufflevector %150, %154 [4, 5, 6, 7, 12, 13, 14, 15] : vector<8xf32> 
          %163 = llvm.shufflevector %151, %155 [4, 5, 6, 7, 12, 13, 14, 15] : vector<8xf32> 
          %164 = llvm.icmp "sgt" %83, %19 : i64
          %165 = llvm.select %164, %7, %6 : i1, vector<8xi1>
          %166 = llvm.icmp "sgt" %83, %17 : i64
          %167 = llvm.select %166, %7, %6 : i1, vector<8xi1>
          %168 = llvm.icmp "sgt" %83, %16 : i64
          %169 = llvm.select %168, %7, %6 : i1, vector<8xi1>
          %170 = llvm.icmp "sgt" %83, %15 : i64
          %171 = llvm.select %170, %7, %6 : i1, vector<8xi1>
          %172 = llvm.icmp "sgt" %83, %14 : i64
          %173 = llvm.select %172, %7, %6 : i1, vector<8xi1>
          %174 = llvm.icmp "sgt" %83, %13 : i64
          %175 = llvm.select %174, %7, %6 : i1, vector<8xi1>
          %176 = llvm.icmp "sgt" %83, %12 : i64
          %177 = llvm.select %176, %7, %6 : i1, vector<8xi1>
          %178 = llvm.icmp "sgt" %83, %11 : i64
          %179 = llvm.select %178, %7, %6 : i1, vector<8xi1>
          %180 = llvm.add %61, %79 : i64
          %181 = llvm.mul %180, %1 : i64
          %182 = llvm.mul %19, %1 : i64
          %183 = llvm.add %181, %182 : i64
          %184 = llvm.add %183, %62 : i64
          %185 = llvm.getelementptr %46[%184] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %156, %185, %165 {alignment = 4 : i32} : vector<8xf32>, vector<8xi1> into !llvm.ptr
          %186 = llvm.add %180, %17 : i64
          %187 = llvm.mul %186, %1 : i64
          %188 = llvm.add %187, %182 : i64
          %189 = llvm.add %188, %62 : i64
          %190 = llvm.getelementptr %46[%189] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %157, %190, %167 {alignment = 4 : i32} : vector<8xf32>, vector<8xi1> into !llvm.ptr
          %191 = llvm.add %180, %16 : i64
          %192 = llvm.mul %191, %1 : i64
          %193 = llvm.add %192, %182 : i64
          %194 = llvm.add %193, %62 : i64
          %195 = llvm.getelementptr %46[%194] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %158, %195, %169 {alignment = 4 : i32} : vector<8xf32>, vector<8xi1> into !llvm.ptr
          %196 = llvm.add %180, %15 : i64
          %197 = llvm.mul %196, %1 : i64
          %198 = llvm.add %197, %182 : i64
          %199 = llvm.add %198, %62 : i64
          %200 = llvm.getelementptr %46[%199] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %159, %200, %171 {alignment = 4 : i32} : vector<8xf32>, vector<8xi1> into !llvm.ptr
          %201 = llvm.add %180, %14 : i64
          %202 = llvm.mul %201, %1 : i64
          %203 = llvm.add %202, %182 : i64
          %204 = llvm.add %203, %62 : i64
          %205 = llvm.getelementptr %46[%204] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %160, %205, %173 {alignment = 4 : i32} : vector<8xf32>, vector<8xi1> into !llvm.ptr
          %206 = llvm.add %180, %13 : i64
          %207 = llvm.mul %206, %1 : i64
          %208 = llvm.add %207, %182 : i64
          %209 = llvm.add %208, %62 : i64
          %210 = llvm.getelementptr %46[%209] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %161, %210, %175 {alignment = 4 : i32} : vector<8xf32>, vector<8xi1> into !llvm.ptr
          %211 = llvm.add %180, %12 : i64
          %212 = llvm.mul %211, %1 : i64
          %213 = llvm.add %212, %182 : i64
          %214 = llvm.add %213, %62 : i64
          %215 = llvm.getelementptr %46[%214] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %162, %215, %177 {alignment = 4 : i32} : vector<8xf32>, vector<8xi1> into !llvm.ptr
          %216 = llvm.add %180, %11 : i64
          %217 = llvm.mul %216, %1 : i64
          %218 = llvm.add %217, %182 : i64
          %219 = llvm.add %218, %62 : i64
          %220 = llvm.getelementptr %46[%219] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.masked.store %163, %220, %179 {alignment = 4 : i32} : vector<8xf32>, vector<8xi1> into !llvm.ptr
          %221 = llvm.add %79, %18 : i64
          llvm.br ^bb1(%221 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_20 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_20_elementwise_D_f32xf16 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_20_elementwise_D_f32xf16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<8xi32>
          %2 = llvm.mlir.constant(2 : index) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(4 : index) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(8 : i64) : i64
          %7 = llvm.mlir.constant(32 : i64) : i64
          %8 = llvm.mlir.constant(dense<2> : vector<8xi32>) : vector<8xi32>
          %9 = llvm.mlir.constant(dense<1> : vector<8xi32>) : vector<8xi32>
          %10 = llvm.mlir.constant(dense<0> : vector<8xi32>) : vector<8xi32>
          %11 = llvm.mlir.constant(dense<3> : vector<8xi32>) : vector<8xi32>
          %12 = llvm.mlir.constant(dense<-2.59630184E-7> : vector<8xf32>) : vector<8xf32>
          %13 = llvm.mlir.constant(dense<2.47562348E-5> : vector<8xf32>) : vector<8xf32>
          %14 = llvm.mlir.constant(dense<-0.00138883304> : vector<8xf32>) : vector<8xf32>
          %15 = llvm.mlir.constant(dense<0.0416666418> : vector<8xf32>) : vector<8xf32>
          %16 = llvm.mlir.constant(dense<-5.000000e-01> : vector<8xf32>) : vector<8xf32>
          %17 = llvm.mlir.constant(dense<-2.50293279E-8> : vector<8xf32>) : vector<8xf32>
          %18 = llvm.mlir.constant(dense<2.76001265E-6> : vector<8xf32>) : vector<8xf32>
          %19 = llvm.mlir.constant(dense<-1.98426045E-4> : vector<8xf32>) : vector<8xf32>
          %20 = llvm.mlir.constant(dense<0.00833334774> : vector<8xf32>) : vector<8xf32>
          %21 = llvm.mlir.constant(dense<-0.166666672> : vector<8xf32>) : vector<8xf32>
          %22 = llvm.mlir.constant(dense<-1.000000e+00> : vector<8xf32>) : vector<8xf32>
          %23 = llvm.mlir.constant(dense<1.000000e+00> : vector<8xf32>) : vector<8xf32>
          %24 = llvm.mlir.constant(dense<1.57079637> : vector<8xf32>) : vector<8xf32>
          %25 = llvm.mlir.constant(dense<0.636619746> : vector<8xf32>) : vector<8xf32>
          %26 = llvm.mlir.constant(-64 : index) : i64
          %27 = llvm.mlir.constant(64 : index) : i64
          %28 = llvm.mlir.poison : vector<8xf32>
          %29 = llvm.mlir.constant(dense<[0, 1, 2, 3, 4, 5, 6, 7]> : vector<8xi32>) : vector<8xi32>
          %30 = llvm.mlir.constant(8 : index) : i64
          %31 = llvm.mlir.constant(0 : index) : i64
          %32 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %33 = llvm.extractvalue %32[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %34 = llvm.load %33 : !llvm.ptr -> i32
          %35 = llvm.getelementptr %33[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.getelementptr %33[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %38 = llvm.load %37 : !llvm.ptr -> i32
          %39 = llvm.zext %34 : i32 to i64
          %40 = llvm.zext %36 : i32 to i64
          %41 = llvm.zext %38 : i32 to i64
          %42 = llvm.extractvalue %32[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %43 = llvm.load %42 : !llvm.ptr -> !llvm.ptr
          %44 = llvm.mul %39, %6 : i64
          %45 = llvm.udiv %44, %7 : i64
          %46 = llvm.getelementptr %43[%45] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %5 ["align"(%46, %4 : !llvm.ptr, i64)] : i1
          %47 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %48 = llvm.extractvalue %47[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %49 = llvm.getelementptr %48[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %50 = llvm.load %49 : !llvm.ptr -> !llvm.ptr
          %51 = llvm.mul %40, %6 : i64
          %52 = llvm.udiv %51, %3 : i64
          %53 = llvm.getelementptr %50[%52] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%53, %2 : !llvm.ptr, i64)] : i1
          %54 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %55 = llvm.extractvalue %54[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %56 = llvm.zext %55 : i32 to i64
          %57 = llvm.mul %56, %27 overflow<nsw> : i64
          %58 = llvm.mul %56, %26 overflow<nsw> : i64
          %59 = llvm.add %58, %41 : i64
          %60 = llvm.icmp "slt" %59, %27 : i64
          %61 = llvm.select %60, %59, %27 : i1, i64
          llvm.br ^bb1(%31 : i64)
        ^bb1(%62: i64):  // 2 preds: ^bb0, ^bb2
          %63 = llvm.icmp "slt" %62, %61 : i64
          llvm.cond_br %63, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %64 = llvm.sub %61, %62 : i64
          %65 = llvm.icmp "slt" %64, %30 : i64
          %66 = llvm.select %65, %64, %30 : i1, i64
          %67 = llvm.add %62, %57 : i64
          %68 = llvm.trunc %66 : i64 to i32
          %69 = llvm.insertelement %68, %1[%0 : i32] : vector<8xi32>
          %70 = llvm.shufflevector %69, %1 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi32> 
          %71 = llvm.icmp "sgt" %70, %29 : vector<8xi32>
          %72 = llvm.getelementptr %46[%67] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %73 = llvm.intr.masked.load %72, %71, %28 {alignment = 4 : i32} : (!llvm.ptr, vector<8xi1>, vector<8xf32>) -> vector<8xf32>
          %74 = llvm.fmul %73, %25 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %75 = llvm.intr.floor(%74) : (vector<8xf32>) -> vector<8xf32>
          %76 = llvm.fmul %75, %24 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %77 = llvm.fsub %73, %76 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %78 = llvm.fptosi %75 : vector<8xf32> to vector<8xi32>
          %79 = llvm.and %78, %11 : vector<8xi32>
          %80 = llvm.icmp "eq" %79, %10 : vector<8xi32>
          %81 = llvm.icmp "eq" %79, %9 : vector<8xi32>
          %82 = llvm.icmp "eq" %79, %8 : vector<8xi32>
          %83 = llvm.or %80, %82 : vector<8xi1>
          %84 = llvm.or %81, %82 : vector<8xi1>
          %85 = llvm.fmul %77, %77 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %86 = llvm.select %83, %23, %77 : vector<8xi1>, vector<8xf32>
          %87 = llvm.select %83, %16, %21 : vector<8xi1>, vector<8xf32>
          %88 = llvm.select %83, %15, %20 : vector<8xi1>, vector<8xf32>
          %89 = llvm.select %83, %14, %19 : vector<8xi1>, vector<8xf32>
          %90 = llvm.select %83, %13, %18 : vector<8xi1>, vector<8xf32>
          %91 = llvm.select %83, %12, %17 : vector<8xi1>, vector<8xf32>
          %92 = llvm.intr.fma(%85, %91, %90) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %93 = llvm.intr.fma(%85, %92, %89) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %94 = llvm.intr.fma(%85, %93, %88) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %95 = llvm.intr.fma(%85, %94, %87) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %96 = llvm.intr.fma(%85, %95, %23) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %97 = llvm.fmul %86, %96 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %98 = llvm.fmul %97, %22 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %99 = llvm.select %84, %98, %97 : vector<8xi1>, vector<8xf32>
          %100 = llvm.fptrunc %99 : vector<8xf32> to vector<8xf16>
          %101 = llvm.getelementptr %53[%67] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.masked.store %100, %101, %71 {alignment = 2 : i32} : vector<8xf16>, vector<8xi1> into !llvm.ptr
          %102 = llvm.add %62, %30 : i64
          llvm.br ^bb1(%102 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_21 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_21_elementwise_D_f32xf16 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_21_elementwise_D_f32xf16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<8xi32>
          %2 = llvm.mlir.constant(2 : index) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(4 : index) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(8 : i64) : i64
          %7 = llvm.mlir.constant(32 : i64) : i64
          %8 = llvm.mlir.constant(dense<1> : vector<8xi32>) : vector<8xi32>
          %9 = llvm.mlir.constant(dense<3> : vector<8xi32>) : vector<8xi32>
          %10 = llvm.mlir.constant(dense<-2.59630184E-7> : vector<8xf32>) : vector<8xf32>
          %11 = llvm.mlir.constant(dense<2.47562348E-5> : vector<8xf32>) : vector<8xf32>
          %12 = llvm.mlir.constant(dense<-0.00138883304> : vector<8xf32>) : vector<8xf32>
          %13 = llvm.mlir.constant(dense<0.0416666418> : vector<8xf32>) : vector<8xf32>
          %14 = llvm.mlir.constant(dense<-5.000000e-01> : vector<8xf32>) : vector<8xf32>
          %15 = llvm.mlir.constant(dense<-2.50293279E-8> : vector<8xf32>) : vector<8xf32>
          %16 = llvm.mlir.constant(dense<2.76001265E-6> : vector<8xf32>) : vector<8xf32>
          %17 = llvm.mlir.constant(dense<-1.98426045E-4> : vector<8xf32>) : vector<8xf32>
          %18 = llvm.mlir.constant(dense<0.00833334774> : vector<8xf32>) : vector<8xf32>
          %19 = llvm.mlir.constant(dense<-0.166666672> : vector<8xf32>) : vector<8xf32>
          %20 = llvm.mlir.constant(dense<-1.000000e+00> : vector<8xf32>) : vector<8xf32>
          %21 = llvm.mlir.constant(dense<1.000000e+00> : vector<8xf32>) : vector<8xf32>
          %22 = llvm.mlir.constant(dense<1.57079637> : vector<8xf32>) : vector<8xf32>
          %23 = llvm.mlir.constant(dense<0.636619746> : vector<8xf32>) : vector<8xf32>
          %24 = llvm.mlir.constant(-64 : index) : i64
          %25 = llvm.mlir.constant(64 : index) : i64
          %26 = llvm.mlir.poison : vector<8xf32>
          %27 = llvm.mlir.constant(dense<[0, 1, 2, 3, 4, 5, 6, 7]> : vector<8xi32>) : vector<8xi32>
          %28 = llvm.mlir.constant(8 : index) : i64
          %29 = llvm.mlir.constant(0 : index) : i64
          %30 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %31 = llvm.extractvalue %30[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %32 = llvm.load %31 : !llvm.ptr -> i32
          %33 = llvm.getelementptr %31[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %34 = llvm.load %33 : !llvm.ptr -> i32
          %35 = llvm.getelementptr %31[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %36 = llvm.load %35 : !llvm.ptr -> i32
          %37 = llvm.zext %32 : i32 to i64
          %38 = llvm.zext %34 : i32 to i64
          %39 = llvm.zext %36 : i32 to i64
          %40 = llvm.extractvalue %30[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %41 = llvm.load %40 : !llvm.ptr -> !llvm.ptr
          %42 = llvm.mul %37, %6 : i64
          %43 = llvm.udiv %42, %7 : i64
          %44 = llvm.getelementptr %41[%43] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %5 ["align"(%44, %4 : !llvm.ptr, i64)] : i1
          %45 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %46 = llvm.extractvalue %45[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %47 = llvm.getelementptr %46[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %48 = llvm.load %47 : !llvm.ptr -> !llvm.ptr
          %49 = llvm.mul %38, %6 : i64
          %50 = llvm.udiv %49, %3 : i64
          %51 = llvm.getelementptr %48[%50] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%51, %2 : !llvm.ptr, i64)] : i1
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %54, %25 overflow<nsw> : i64
          %56 = llvm.mul %54, %24 overflow<nsw> : i64
          %57 = llvm.add %56, %39 : i64
          %58 = llvm.icmp "slt" %57, %25 : i64
          %59 = llvm.select %58, %57, %25 : i1, i64
          llvm.br ^bb1(%29 : i64)
        ^bb1(%60: i64):  // 2 preds: ^bb0, ^bb2
          %61 = llvm.icmp "slt" %60, %59 : i64
          llvm.cond_br %61, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %62 = llvm.sub %59, %60 : i64
          %63 = llvm.icmp "slt" %62, %28 : i64
          %64 = llvm.select %63, %62, %28 : i1, i64
          %65 = llvm.add %60, %55 : i64
          %66 = llvm.trunc %64 : i64 to i32
          %67 = llvm.insertelement %66, %1[%0 : i32] : vector<8xi32>
          %68 = llvm.shufflevector %67, %1 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi32> 
          %69 = llvm.icmp "sgt" %68, %27 : vector<8xi32>
          %70 = llvm.getelementptr %44[%65] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %71 = llvm.intr.masked.load %70, %69, %26 {alignment = 4 : i32} : (!llvm.ptr, vector<8xi1>, vector<8xf32>) -> vector<8xf32>
          %72 = llvm.fmul %71, %23 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %73 = llvm.intr.floor(%72) : (vector<8xf32>) -> vector<8xf32>
          %74 = llvm.fmul %73, %22 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %75 = llvm.fsub %71, %74 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %76 = llvm.fptosi %73 : vector<8xf32> to vector<8xi32>
          %77 = llvm.and %76, %9 : vector<8xi32>
          %78 = llvm.icmp "eq" %77, %8 : vector<8xi32>
          %79 = llvm.icmp "eq" %77, %9 : vector<8xi32>
          %80 = llvm.or %78, %79 : vector<8xi1>
          %81 = llvm.icmp "sgt" %77, %8 : vector<8xi32>
          %82 = llvm.fmul %75, %75 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %83 = llvm.select %80, %21, %75 : vector<8xi1>, vector<8xf32>
          %84 = llvm.select %80, %14, %19 : vector<8xi1>, vector<8xf32>
          %85 = llvm.select %80, %13, %18 : vector<8xi1>, vector<8xf32>
          %86 = llvm.select %80, %12, %17 : vector<8xi1>, vector<8xf32>
          %87 = llvm.select %80, %11, %16 : vector<8xi1>, vector<8xf32>
          %88 = llvm.select %80, %10, %15 : vector<8xi1>, vector<8xf32>
          %89 = llvm.intr.fma(%82, %88, %87) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %90 = llvm.intr.fma(%82, %89, %86) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %91 = llvm.intr.fma(%82, %90, %85) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %92 = llvm.intr.fma(%82, %91, %84) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %93 = llvm.intr.fma(%82, %92, %21) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %94 = llvm.fmul %83, %93 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %95 = llvm.fmul %94, %20 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %96 = llvm.select %81, %95, %94 : vector<8xi1>, vector<8xf32>
          %97 = llvm.fptrunc %96 : vector<8xf32> to vector<8xf16>
          %98 = llvm.getelementptr %51[%65] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.masked.store %97, %98, %69 {alignment = 2 : i32} : vector<8xf16>, vector<8xi1> into !llvm.ptr
          %99 = llvm.add %60, %28 : i64
          llvm.br ^bb1(%99 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_22 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_22_slow_memcpy ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_22_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(1024 : i64) : i64
          %2 = llvm.mlir.constant(1024 : index) : i64
          %3 = llvm.mlir.constant(2 : index) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(2048 : i64) : i64
          %6 = llvm.mlir.constant(2048 : index) : i64
          %7 = llvm.mlir.constant(8 : i64) : i64
          %8 = llvm.mlir.constant(16 : i64) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(-64 : index) : i64
          %11 = llvm.mlir.constant(4 : index) : i64
          %12 = llvm.mlir.constant(64 : index) : i64
          %13 = llvm.mlir.poison : vector<8xf16>
          %14 = llvm.mlir.constant(32 : index) : i64
          %15 = llvm.mlir.constant(8 : index) : i64
          %16 = llvm.mlir.constant(0 : index) : i64
          %17 = llvm.mlir.constant(1 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.getelementptr %19[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %19[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.zext %20 : i32 to i64
          %26 = llvm.zext %22 : i32 to i64
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          %30 = llvm.mul %25, %7 : i64
          %31 = llvm.udiv %30, %8 : i64
          %32 = llvm.mul %27, %5 : i64
          %33 = llvm.getelementptr %29[%31] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%33, %3 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %26, %7 : i64
          %39 = llvm.udiv %38, %8 : i64
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%41, %3 : !llvm.ptr, i64)] : i1
          %42 = llvm.icmp "sle" %27, %16 : i64
          %43 = llvm.sub %16, %27 : i64
          %44 = llvm.sub %27, %17 : i64
          %45 = llvm.select %42, %43, %44 : i1, i64
          %46 = llvm.sdiv %45, %12 : i64
          %47 = llvm.sub %16, %46 : i64
          %48 = llvm.add %46, %17 : i64
          %49 = llvm.select %42, %47, %48 : i1, i64
          %50 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %51 = llvm.extractvalue %50[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %52 = llvm.zext %51 : i32 to i64
          %53 = llvm.mul %49, %11 overflow<nsw, nuw> : i64
          %54 = llvm.sdiv %52, %53 : i64
          %55 = llvm.mul %54, %53 : i64
          %56 = llvm.icmp "ne" %52, %55 : i64
          %57 = llvm.icmp "slt" %52, %16 : i64
          %58 = llvm.icmp "slt" %53, %16 : i64
          %59 = llvm.icmp "ne" %57, %58 : i1
          %60 = llvm.and %56, %59 : i1
          %61 = llvm.add %54, %9 : i64
          %62 = llvm.select %60, %61, %54 : i1, i64
          %63 = llvm.srem %52, %53 : i64
          %64 = llvm.icmp "slt" %63, %16 : i64
          %65 = llvm.add %63, %53 overflow<nsw> : i64
          %66 = llvm.select %64, %65, %63 : i1, i64
          %67 = llvm.sdiv %66, %11 : i64
          %68 = llvm.srem %52, %11 : i64
          %69 = llvm.icmp "slt" %68, %16 : i64
          %70 = llvm.add %68, %11 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.mul %67, %12 overflow<nsw> : i64
          %73 = llvm.mul %71, %15 overflow<nsw> : i64
          %74 = llvm.mul %67, %10 overflow<nsw> : i64
          %75 = llvm.add %74, %27 : i64
          %76 = llvm.icmp "slt" %75, %12 : i64
          %77 = llvm.select %76, %75, %12 : i1, i64
          llvm.br ^bb1(%16 : i64)
        ^bb1(%78: i64):  // 2 preds: ^bb0, ^bb8
          %79 = llvm.icmp "slt" %78, %77 : i64
          llvm.cond_br %79, ^bb2(%16 : i64), ^bb9
        ^bb2(%80: i64):  // 2 preds: ^bb1, ^bb7
          %81 = llvm.icmp "slt" %80, %15 : i64
          llvm.cond_br %81, ^bb3(%16 : i64), ^bb8
        ^bb3(%82: i64):  // 2 preds: ^bb2, ^bb6
          %83 = llvm.icmp "slt" %82, %14 : i64
          llvm.cond_br %83, ^bb4(%16, %13 : i64, vector<8xf16>), ^bb7
        ^bb4(%84: i64, %85: vector<8xf16>):  // 2 preds: ^bb3, ^bb5
          %86 = llvm.icmp "slt" %84, %15 : i64
          llvm.cond_br %86, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %87 = llvm.add %72, %78 : i64
          %88 = llvm.add %73, %80 : i64
          %89 = llvm.mul %82, %3 overflow<nsw> : i64
          %90 = llvm.mul %84, %3 overflow<nsw> : i64
          %91 = llvm.add %89, %90 : i64
          %92 = llvm.mul %62, %32 overflow<nsw, nuw> : i64
          %93 = llvm.mul %87, %6 overflow<nsw, nuw> : i64
          %94 = llvm.add %92, %93 overflow<nsw, nuw> : i64
          %95 = llvm.mul %88, %12 overflow<nsw, nuw> : i64
          %96 = llvm.add %94, %95 overflow<nsw, nuw> : i64
          %97 = llvm.add %96, %91 overflow<nsw, nuw> : i64
          %98 = llvm.getelementptr inbounds|nuw %33[%97] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %99 = llvm.load %98 : !llvm.ptr -> f16
          %100 = llvm.insertelement %99, %85[%84 : i64] : vector<8xf16>
          %101 = llvm.add %84, %17 : i64
          llvm.br ^bb4(%101, %100 : i64, vector<8xf16>)
        ^bb6:  // pred: ^bb4
          %102 = llvm.add %72, %78 : i64
          %103 = llvm.add %73, %80 : i64
          %104 = llvm.mul %62, %40 : i64
          %105 = llvm.mul %102, %2 : i64
          %106 = llvm.add %104, %105 : i64
          %107 = llvm.mul %103, %14 : i64
          %108 = llvm.add %106, %107 : i64
          %109 = llvm.add %108, %82 : i64
          %110 = llvm.getelementptr %41[%109] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %85, %110 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %111 = llvm.add %82, %15 : i64
          llvm.br ^bb3(%111 : i64)
        ^bb7:  // pred: ^bb3
          %112 = llvm.add %80, %17 : i64
          llvm.br ^bb2(%112 : i64)
        ^bb8:  // pred: ^bb2
          %113 = llvm.add %78, %17 : i64
          llvm.br ^bb1(%113 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_23 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_23_slow_memcpy ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_23_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(1024 : i64) : i64
          %2 = llvm.mlir.constant(1024 : index) : i64
          %3 = llvm.mlir.constant(2 : index) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(2048 : i64) : i64
          %6 = llvm.mlir.constant(2048 : index) : i64
          %7 = llvm.mlir.constant(8 : i64) : i64
          %8 = llvm.mlir.constant(16 : i64) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(-64 : index) : i64
          %11 = llvm.mlir.constant(4 : index) : i64
          %12 = llvm.mlir.constant(64 : index) : i64
          %13 = llvm.mlir.poison : vector<8xf16>
          %14 = llvm.mlir.constant(32 : index) : i64
          %15 = llvm.mlir.constant(8 : index) : i64
          %16 = llvm.mlir.constant(0 : index) : i64
          %17 = llvm.mlir.constant(1 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.getelementptr %19[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %19[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.zext %20 : i32 to i64
          %26 = llvm.zext %22 : i32 to i64
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          %30 = llvm.mul %25, %7 : i64
          %31 = llvm.udiv %30, %8 : i64
          %32 = llvm.mul %27, %5 : i64
          %33 = llvm.getelementptr %29[%31] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%33, %3 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %26, %7 : i64
          %39 = llvm.udiv %38, %8 : i64
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%41, %3 : !llvm.ptr, i64)] : i1
          %42 = llvm.icmp "sle" %27, %16 : i64
          %43 = llvm.sub %16, %27 : i64
          %44 = llvm.sub %27, %17 : i64
          %45 = llvm.select %42, %43, %44 : i1, i64
          %46 = llvm.sdiv %45, %12 : i64
          %47 = llvm.sub %16, %46 : i64
          %48 = llvm.add %46, %17 : i64
          %49 = llvm.select %42, %47, %48 : i1, i64
          %50 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %51 = llvm.extractvalue %50[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %52 = llvm.zext %51 : i32 to i64
          %53 = llvm.mul %49, %11 overflow<nsw, nuw> : i64
          %54 = llvm.sdiv %52, %53 : i64
          %55 = llvm.mul %54, %53 : i64
          %56 = llvm.icmp "ne" %52, %55 : i64
          %57 = llvm.icmp "slt" %52, %16 : i64
          %58 = llvm.icmp "slt" %53, %16 : i64
          %59 = llvm.icmp "ne" %57, %58 : i1
          %60 = llvm.and %56, %59 : i1
          %61 = llvm.add %54, %9 : i64
          %62 = llvm.select %60, %61, %54 : i1, i64
          %63 = llvm.srem %52, %53 : i64
          %64 = llvm.icmp "slt" %63, %16 : i64
          %65 = llvm.add %63, %53 overflow<nsw> : i64
          %66 = llvm.select %64, %65, %63 : i1, i64
          %67 = llvm.sdiv %66, %11 : i64
          %68 = llvm.srem %52, %11 : i64
          %69 = llvm.icmp "slt" %68, %16 : i64
          %70 = llvm.add %68, %11 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.mul %67, %12 overflow<nsw> : i64
          %73 = llvm.mul %71, %15 overflow<nsw> : i64
          %74 = llvm.mul %67, %10 overflow<nsw> : i64
          %75 = llvm.add %74, %27 : i64
          %76 = llvm.icmp "slt" %75, %12 : i64
          %77 = llvm.select %76, %75, %12 : i1, i64
          llvm.br ^bb1(%16 : i64)
        ^bb1(%78: i64):  // 2 preds: ^bb0, ^bb8
          %79 = llvm.icmp "slt" %78, %77 : i64
          llvm.cond_br %79, ^bb2(%16 : i64), ^bb9
        ^bb2(%80: i64):  // 2 preds: ^bb1, ^bb7
          %81 = llvm.icmp "slt" %80, %15 : i64
          llvm.cond_br %81, ^bb3(%16 : i64), ^bb8
        ^bb3(%82: i64):  // 2 preds: ^bb2, ^bb6
          %83 = llvm.icmp "slt" %82, %14 : i64
          llvm.cond_br %83, ^bb4(%16, %13 : i64, vector<8xf16>), ^bb7
        ^bb4(%84: i64, %85: vector<8xf16>):  // 2 preds: ^bb3, ^bb5
          %86 = llvm.icmp "slt" %84, %15 : i64
          llvm.cond_br %86, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %87 = llvm.add %72, %78 : i64
          %88 = llvm.add %73, %80 : i64
          %89 = llvm.mul %82, %3 overflow<nsw> : i64
          %90 = llvm.mul %84, %3 overflow<nsw> : i64
          %91 = llvm.add %89, %90 : i64
          %92 = llvm.add %91, %17 : i64
          %93 = llvm.mul %62, %32 overflow<nsw, nuw> : i64
          %94 = llvm.mul %87, %6 overflow<nsw, nuw> : i64
          %95 = llvm.add %93, %94 overflow<nsw, nuw> : i64
          %96 = llvm.mul %88, %12 overflow<nsw, nuw> : i64
          %97 = llvm.add %95, %96 overflow<nsw, nuw> : i64
          %98 = llvm.add %97, %92 overflow<nsw, nuw> : i64
          %99 = llvm.getelementptr inbounds|nuw %33[%98] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %100 = llvm.load %99 : !llvm.ptr -> f16
          %101 = llvm.insertelement %100, %85[%84 : i64] : vector<8xf16>
          %102 = llvm.add %84, %17 : i64
          llvm.br ^bb4(%102, %101 : i64, vector<8xf16>)
        ^bb6:  // pred: ^bb4
          %103 = llvm.add %72, %78 : i64
          %104 = llvm.add %73, %80 : i64
          %105 = llvm.mul %62, %40 : i64
          %106 = llvm.mul %103, %2 : i64
          %107 = llvm.add %105, %106 : i64
          %108 = llvm.mul %104, %14 : i64
          %109 = llvm.add %107, %108 : i64
          %110 = llvm.add %109, %82 : i64
          %111 = llvm.getelementptr %41[%110] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %85, %111 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %112 = llvm.add %82, %15 : i64
          llvm.br ^bb3(%112 : i64)
        ^bb7:  // pred: ^bb3
          %113 = llvm.add %80, %17 : i64
          llvm.br ^bb2(%113 : i64)
        ^bb8:  // pred: ^bb2
          %114 = llvm.add %78, %17 : i64
          llvm.br ^bb1(%114 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_24 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_24_slow_memcpy ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_24_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(128 : i64) : i64
          %2 = llvm.mlir.constant(128 : index) : i64
          %3 = llvm.mlir.constant(2 : index) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(256 : i64) : i64
          %6 = llvm.mlir.constant(256 : index) : i64
          %7 = llvm.mlir.constant(8 : i64) : i64
          %8 = llvm.mlir.constant(16 : i64) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(-64 : index) : i64
          %11 = llvm.mlir.constant(4 : index) : i64
          %12 = llvm.mlir.constant(64 : index) : i64
          %13 = llvm.mlir.poison : vector<8xf16>
          %14 = llvm.mlir.constant(8 : index) : i64
          %15 = llvm.mlir.constant(32 : index) : i64
          %16 = llvm.mlir.constant(0 : index) : i64
          %17 = llvm.mlir.constant(1 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.getelementptr %19[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %19[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.zext %20 : i32 to i64
          %26 = llvm.zext %22 : i32 to i64
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          %30 = llvm.mul %25, %7 : i64
          %31 = llvm.udiv %30, %8 : i64
          %32 = llvm.mul %27, %5 : i64
          %33 = llvm.getelementptr %29[%31] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%33, %3 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %26, %7 : i64
          %39 = llvm.udiv %38, %8 : i64
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%41, %3 : !llvm.ptr, i64)] : i1
          %42 = llvm.icmp "sle" %27, %16 : i64
          %43 = llvm.sub %16, %27 : i64
          %44 = llvm.sub %27, %17 : i64
          %45 = llvm.select %42, %43, %44 : i1, i64
          %46 = llvm.sdiv %45, %12 : i64
          %47 = llvm.sub %16, %46 : i64
          %48 = llvm.add %46, %17 : i64
          %49 = llvm.select %42, %47, %48 : i1, i64
          %50 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %51 = llvm.extractvalue %50[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %52 = llvm.zext %51 : i32 to i64
          %53 = llvm.mul %49, %11 overflow<nsw, nuw> : i64
          %54 = llvm.sdiv %52, %53 : i64
          %55 = llvm.mul %54, %53 : i64
          %56 = llvm.icmp "ne" %52, %55 : i64
          %57 = llvm.icmp "slt" %52, %16 : i64
          %58 = llvm.icmp "slt" %53, %16 : i64
          %59 = llvm.icmp "ne" %57, %58 : i1
          %60 = llvm.and %56, %59 : i1
          %61 = llvm.add %54, %9 : i64
          %62 = llvm.select %60, %61, %54 : i1, i64
          %63 = llvm.srem %52, %53 : i64
          %64 = llvm.icmp "slt" %63, %16 : i64
          %65 = llvm.add %63, %53 overflow<nsw> : i64
          %66 = llvm.select %64, %65, %63 : i1, i64
          %67 = llvm.sdiv %66, %11 : i64
          %68 = llvm.srem %52, %11 : i64
          %69 = llvm.icmp "slt" %68, %16 : i64
          %70 = llvm.add %68, %11 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.mul %67, %12 overflow<nsw> : i64
          %73 = llvm.mul %67, %10 overflow<nsw> : i64
          %74 = llvm.add %73, %27 : i64
          %75 = llvm.icmp "slt" %74, %12 : i64
          %76 = llvm.select %75, %74, %12 : i1, i64
          llvm.br ^bb1(%16 : i64)
        ^bb1(%77: i64):  // 2 preds: ^bb0, ^bb6
          %78 = llvm.icmp "slt" %77, %76 : i64
          llvm.cond_br %78, ^bb2(%16 : i64), ^bb7
        ^bb2(%79: i64):  // 2 preds: ^bb1, ^bb5
          %80 = llvm.icmp "slt" %79, %15 : i64
          llvm.cond_br %80, ^bb3(%16, %13 : i64, vector<8xf16>), ^bb6
        ^bb3(%81: i64, %82: vector<8xf16>):  // 2 preds: ^bb2, ^bb4
          %83 = llvm.icmp "slt" %81, %14 : i64
          llvm.cond_br %83, ^bb4, ^bb5
        ^bb4:  // pred: ^bb3
          %84 = llvm.add %72, %77 : i64
          %85 = llvm.mul %79, %3 overflow<nsw> : i64
          %86 = llvm.mul %81, %3 overflow<nsw> : i64
          %87 = llvm.add %85, %86 : i64
          %88 = llvm.mul %62, %32 overflow<nsw, nuw> : i64
          %89 = llvm.mul %84, %6 overflow<nsw, nuw> : i64
          %90 = llvm.add %88, %89 overflow<nsw, nuw> : i64
          %91 = llvm.mul %71, %12 overflow<nsw, nuw> : i64
          %92 = llvm.add %90, %91 overflow<nsw, nuw> : i64
          %93 = llvm.add %92, %87 overflow<nsw, nuw> : i64
          %94 = llvm.getelementptr inbounds|nuw %33[%93] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %95 = llvm.load %94 : !llvm.ptr -> f16
          %96 = llvm.insertelement %95, %82[%81 : i64] : vector<8xf16>
          %97 = llvm.add %81, %17 : i64
          llvm.br ^bb3(%97, %96 : i64, vector<8xf16>)
        ^bb5:  // pred: ^bb3
          %98 = llvm.add %72, %77 : i64
          %99 = llvm.mul %62, %40 : i64
          %100 = llvm.mul %98, %2 : i64
          %101 = llvm.add %99, %100 : i64
          %102 = llvm.mul %71, %15 : i64
          %103 = llvm.add %101, %102 : i64
          %104 = llvm.add %103, %79 : i64
          %105 = llvm.getelementptr %41[%104] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %82, %105 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %106 = llvm.add %79, %14 : i64
          llvm.br ^bb2(%106 : i64)
        ^bb6:  // pred: ^bb2
          %107 = llvm.add %77, %17 : i64
          llvm.br ^bb1(%107 : i64)
        ^bb7:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_25 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_25_slow_memcpy ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_25_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(128 : i64) : i64
          %2 = llvm.mlir.constant(128 : index) : i64
          %3 = llvm.mlir.constant(2 : index) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(256 : i64) : i64
          %6 = llvm.mlir.constant(256 : index) : i64
          %7 = llvm.mlir.constant(8 : i64) : i64
          %8 = llvm.mlir.constant(16 : i64) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(-64 : index) : i64
          %11 = llvm.mlir.constant(4 : index) : i64
          %12 = llvm.mlir.constant(64 : index) : i64
          %13 = llvm.mlir.poison : vector<8xf16>
          %14 = llvm.mlir.constant(8 : index) : i64
          %15 = llvm.mlir.constant(32 : index) : i64
          %16 = llvm.mlir.constant(0 : index) : i64
          %17 = llvm.mlir.constant(1 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.getelementptr %19[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %19[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.zext %20 : i32 to i64
          %26 = llvm.zext %22 : i32 to i64
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          %30 = llvm.mul %25, %7 : i64
          %31 = llvm.udiv %30, %8 : i64
          %32 = llvm.mul %27, %5 : i64
          %33 = llvm.getelementptr %29[%31] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%33, %3 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %26, %7 : i64
          %39 = llvm.udiv %38, %8 : i64
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%41, %3 : !llvm.ptr, i64)] : i1
          %42 = llvm.icmp "sle" %27, %16 : i64
          %43 = llvm.sub %16, %27 : i64
          %44 = llvm.sub %27, %17 : i64
          %45 = llvm.select %42, %43, %44 : i1, i64
          %46 = llvm.sdiv %45, %12 : i64
          %47 = llvm.sub %16, %46 : i64
          %48 = llvm.add %46, %17 : i64
          %49 = llvm.select %42, %47, %48 : i1, i64
          %50 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %51 = llvm.extractvalue %50[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %52 = llvm.zext %51 : i32 to i64
          %53 = llvm.mul %49, %11 overflow<nsw, nuw> : i64
          %54 = llvm.sdiv %52, %53 : i64
          %55 = llvm.mul %54, %53 : i64
          %56 = llvm.icmp "ne" %52, %55 : i64
          %57 = llvm.icmp "slt" %52, %16 : i64
          %58 = llvm.icmp "slt" %53, %16 : i64
          %59 = llvm.icmp "ne" %57, %58 : i1
          %60 = llvm.and %56, %59 : i1
          %61 = llvm.add %54, %9 : i64
          %62 = llvm.select %60, %61, %54 : i1, i64
          %63 = llvm.srem %52, %53 : i64
          %64 = llvm.icmp "slt" %63, %16 : i64
          %65 = llvm.add %63, %53 overflow<nsw> : i64
          %66 = llvm.select %64, %65, %63 : i1, i64
          %67 = llvm.sdiv %66, %11 : i64
          %68 = llvm.srem %52, %11 : i64
          %69 = llvm.icmp "slt" %68, %16 : i64
          %70 = llvm.add %68, %11 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.mul %67, %12 overflow<nsw> : i64
          %73 = llvm.mul %67, %10 overflow<nsw> : i64
          %74 = llvm.add %73, %27 : i64
          %75 = llvm.icmp "slt" %74, %12 : i64
          %76 = llvm.select %75, %74, %12 : i1, i64
          llvm.br ^bb1(%16 : i64)
        ^bb1(%77: i64):  // 2 preds: ^bb0, ^bb6
          %78 = llvm.icmp "slt" %77, %76 : i64
          llvm.cond_br %78, ^bb2(%16 : i64), ^bb7
        ^bb2(%79: i64):  // 2 preds: ^bb1, ^bb5
          %80 = llvm.icmp "slt" %79, %15 : i64
          llvm.cond_br %80, ^bb3(%16, %13 : i64, vector<8xf16>), ^bb6
        ^bb3(%81: i64, %82: vector<8xf16>):  // 2 preds: ^bb2, ^bb4
          %83 = llvm.icmp "slt" %81, %14 : i64
          llvm.cond_br %83, ^bb4, ^bb5
        ^bb4:  // pred: ^bb3
          %84 = llvm.add %72, %77 : i64
          %85 = llvm.mul %79, %3 overflow<nsw> : i64
          %86 = llvm.mul %81, %3 overflow<nsw> : i64
          %87 = llvm.add %85, %86 : i64
          %88 = llvm.add %87, %17 : i64
          %89 = llvm.mul %62, %32 overflow<nsw, nuw> : i64
          %90 = llvm.mul %84, %6 overflow<nsw, nuw> : i64
          %91 = llvm.add %89, %90 overflow<nsw, nuw> : i64
          %92 = llvm.mul %71, %12 overflow<nsw, nuw> : i64
          %93 = llvm.add %91, %92 overflow<nsw, nuw> : i64
          %94 = llvm.add %93, %88 overflow<nsw, nuw> : i64
          %95 = llvm.getelementptr inbounds|nuw %33[%94] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %96 = llvm.load %95 : !llvm.ptr -> f16
          %97 = llvm.insertelement %96, %82[%81 : i64] : vector<8xf16>
          %98 = llvm.add %81, %17 : i64
          llvm.br ^bb3(%98, %97 : i64, vector<8xf16>)
        ^bb5:  // pred: ^bb3
          %99 = llvm.add %72, %77 : i64
          %100 = llvm.mul %62, %40 : i64
          %101 = llvm.mul %99, %2 : i64
          %102 = llvm.add %100, %101 : i64
          %103 = llvm.mul %71, %15 : i64
          %104 = llvm.add %102, %103 : i64
          %105 = llvm.add %104, %79 : i64
          %106 = llvm.getelementptr %41[%105] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %82, %106 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %107 = llvm.add %79, %14 : i64
          llvm.br ^bb2(%107 : i64)
        ^bb6:  // pred: ^bb2
          %108 = llvm.add %77, %17 : i64
          llvm.br ^bb1(%108 : i64)
        ^bb7:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_26 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16 ordinal(0) layout(#pipeline_layout8) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<8xi1>
          %2 = llvm.mlir.constant(256 : i64) : i64
          %3 = llvm.mlir.constant(256 : index) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(128 : i64) : i64
          %6 = llvm.mlir.constant(128 : index) : i64
          %7 = llvm.mlir.constant(8 : i64) : i64
          %8 = llvm.mlir.constant(16 : i64) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(-64 : index) : i64
          %11 = llvm.mlir.constant(4 : index) : i64
          %12 = llvm.mlir.constant(64 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(1 : index) : i64
          %15 = llvm.mlir.constant(32 : index) : i64
          %16 = llvm.mlir.constant(2 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.getelementptr %19[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %19[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %19[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.getelementptr %19[4] : (!llvm.ptr) -> !llvm.ptr, i32
          %28 = llvm.load %27 : !llvm.ptr -> i32
          %29 = llvm.getelementptr %19[5] : (!llvm.ptr) -> !llvm.ptr, i32
          %30 = llvm.load %29 : !llvm.ptr -> i32
          %31 = llvm.zext %20 : i32 to i64
          %32 = llvm.zext %22 : i32 to i64
          %33 = llvm.zext %24 : i32 to i64
          %34 = llvm.zext %26 : i32 to i64
          %35 = llvm.zext %28 : i32 to i64
          %36 = llvm.zext %30 : i32 to i64
          %37 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.load %37 : !llvm.ptr -> !llvm.ptr
          %39 = llvm.mul %31, %7 : i64
          %40 = llvm.udiv %39, %8 : i64
          %41 = llvm.mul %36, %5 : i64
          %42 = llvm.getelementptr %38[%40] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%42, %16 : !llvm.ptr, i64)] : i1
          %43 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %44 = llvm.extractvalue %43[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %45 = llvm.load %44 : !llvm.ptr -> !llvm.ptr
          %46 = llvm.mul %32, %7 : i64
          %47 = llvm.udiv %46, %8 : i64
          %48 = llvm.getelementptr %45[%47] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%48, %16 : !llvm.ptr, i64)] : i1
          %49 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %50 = llvm.extractvalue %49[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %51 = llvm.load %50 : !llvm.ptr -> !llvm.ptr
          %52 = llvm.mul %33, %7 : i64
          %53 = llvm.udiv %52, %8 : i64
          %54 = llvm.getelementptr %51[%53] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%54, %16 : !llvm.ptr, i64)] : i1
          %55 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %56 = llvm.extractvalue %55[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %57 = llvm.load %56 : !llvm.ptr -> !llvm.ptr
          %58 = llvm.mul %34, %7 : i64
          %59 = llvm.udiv %58, %8 : i64
          %60 = llvm.getelementptr %57[%59] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%60, %16 : !llvm.ptr, i64)] : i1
          %61 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %62 = llvm.extractvalue %61[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %63 = llvm.getelementptr %62[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %64 = llvm.load %63 : !llvm.ptr -> !llvm.ptr
          %65 = llvm.mul %35, %7 : i64
          %66 = llvm.udiv %65, %8 : i64
          %67 = llvm.mul %36, %2 : i64
          %68 = llvm.getelementptr %64[%66] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%68, %16 : !llvm.ptr, i64)] : i1
          %69 = llvm.icmp "sle" %36, %17 : i64
          %70 = llvm.sub %17, %36 : i64
          %71 = llvm.sub %36, %14 : i64
          %72 = llvm.select %69, %70, %71 : i1, i64
          %73 = llvm.sdiv %72, %12 : i64
          %74 = llvm.sub %17, %73 : i64
          %75 = llvm.add %73, %14 : i64
          %76 = llvm.select %69, %74, %75 : i1, i64
          %77 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %78 = llvm.extractvalue %77[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %79 = llvm.zext %78 : i32 to i64
          %80 = llvm.mul %76, %11 overflow<nsw, nuw> : i64
          %81 = llvm.sdiv %79, %80 : i64
          %82 = llvm.mul %81, %80 : i64
          %83 = llvm.icmp "ne" %79, %82 : i64
          %84 = llvm.icmp "slt" %79, %17 : i64
          %85 = llvm.icmp "slt" %80, %17 : i64
          %86 = llvm.icmp "ne" %84, %85 : i1
          %87 = llvm.and %83, %86 : i1
          %88 = llvm.add %81, %9 : i64
          %89 = llvm.select %87, %88, %81 : i1, i64
          %90 = llvm.srem %79, %80 : i64
          %91 = llvm.icmp "slt" %90, %17 : i64
          %92 = llvm.add %90, %80 overflow<nsw> : i64
          %93 = llvm.select %91, %92, %90 : i1, i64
          %94 = llvm.sdiv %93, %11 : i64
          %95 = llvm.srem %79, %11 : i64
          %96 = llvm.icmp "slt" %95, %17 : i64
          %97 = llvm.add %95, %11 overflow<nsw> : i64
          %98 = llvm.select %96, %97, %95 : i1, i64
          %99 = llvm.mul %94, %12 overflow<nsw> : i64
          %100 = llvm.mul %94, %10 overflow<nsw> : i64
          %101 = llvm.add %100, %36 : i64
          %102 = llvm.icmp "slt" %101, %12 : i64
          %103 = llvm.select %102, %101, %12 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%104: i64):  // 2 preds: ^bb0, ^bb8
          %105 = llvm.icmp "slt" %104, %103 : i64
          llvm.cond_br %105, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %106 = llvm.add %104, %99 : i64
          llvm.br ^bb3(%17 : i64)
        ^bb3(%107: i64):  // 2 preds: ^bb2, ^bb7
          %108 = llvm.icmp "slt" %107, %16 : i64
          llvm.cond_br %108, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %109 = llvm.icmp "eq" %107, %17 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%110: i64):  // 2 preds: ^bb4, ^bb6
          %111 = llvm.icmp "slt" %110, %15 : i64
          llvm.cond_br %111, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %112 = llvm.mul %89, %41 : i64
          %113 = llvm.mul %106, %6 : i64
          %114 = llvm.add %112, %113 : i64
          %115 = llvm.mul %98, %15 : i64
          %116 = llvm.add %114, %115 : i64
          %117 = llvm.add %116, %110 : i64
          %118 = llvm.getelementptr %42[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %119 = llvm.load %118 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %120 = llvm.mul %106, %15 : i64
          %121 = llvm.add %120, %110 : i64
          %122 = llvm.getelementptr %48[%121] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %123 = llvm.load %122 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %124 = llvm.getelementptr %54[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %125 = llvm.load %124 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %126 = llvm.getelementptr %60[%121] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %127 = llvm.load %126 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %128 = llvm.fmul %119, %127 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %129 = llvm.fmul %125, %123 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %130 = llvm.fmul %125, %127 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %131 = llvm.fmul %119, %123 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %132 = llvm.fadd %129, %128 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %133 = llvm.fsub %131, %130 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %134 = llvm.insertelement %109, %1[%0 : i32] : vector<8xi1>
          %135 = llvm.shufflevector %134, %1 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi1> 
          %136 = llvm.select %135, %133, %132 : vector<8xi1>, vector<8xf16>
          %137 = llvm.mul %89, %67 : i64
          %138 = llvm.mul %106, %3 : i64
          %139 = llvm.add %137, %138 : i64
          %140 = llvm.mul %98, %12 : i64
          %141 = llvm.add %139, %140 : i64
          %142 = llvm.mul %107, %15 : i64
          %143 = llvm.add %141, %142 : i64
          %144 = llvm.add %143, %110 : i64
          %145 = llvm.getelementptr %68[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %136, %145 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %146 = llvm.add %110, %13 : i64
          llvm.br ^bb5(%146 : i64)
        ^bb7:  // pred: ^bb5
          %147 = llvm.add %107, %14 : i64
          llvm.br ^bb3(%147 : i64)
        ^bb8:  // pred: ^bb3
          %148 = llvm.add %104, %14 : i64
          llvm.br ^bb1(%148 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_27 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_27_elementwise_D_i64 ordinal(0) layout(#pipeline_layout9) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_27_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(8 : i64) : i64
          %4 = llvm.mlir.constant(64 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<44> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%25, %7 : !llvm.ptr, i64)] : i1
          %26 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %27 = llvm.extractvalue %26[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.getelementptr %27[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          %30 = llvm.mul %21, %3 : i64
          %31 = llvm.udiv %30, %4 : i64
          %32 = llvm.getelementptr %29[%31] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %5 ["align"(%32, %2 : !llvm.ptr, i64)] : i1
          %33 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %34 = llvm.extractvalue %33[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %35 = llvm.getelementptr %34[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %36 = llvm.load %35 : !llvm.ptr -> !llvm.ptr
          %37 = llvm.mul %22, %3 : i64
          %38 = llvm.udiv %37, %4 : i64
          %39 = llvm.getelementptr %36[%38] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %5 ["align"(%39, %2 : !llvm.ptr, i64)] : i1
          %40 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %41 = llvm.extractvalue %40[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %42 = llvm.zext %41 : i32 to i64
          %43 = llvm.mul %42, %7 overflow<nsw> : i64
          %44 = llvm.mul %42, %6 overflow<nsw> : i64
          %45 = llvm.add %44, %23 : i64
          %46 = llvm.icmp "slt" %45, %7 : i64
          %47 = llvm.select %46, %45, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%48: i64):  // 2 preds: ^bb0, ^bb2
          %49 = llvm.icmp "slt" %48, %47 : i64
          llvm.cond_br %49, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %50 = llvm.sub %47, %48 : i64
          %51 = llvm.icmp "slt" %50, %12 : i64
          %52 = llvm.select %51, %50, %12 : i1, i64
          %53 = llvm.add %48, %43 : i64
          %54 = llvm.trunc %52 : i64 to i32
          %55 = llvm.insertelement %54, %1[%0 : i32] : vector<4xi32>
          %56 = llvm.shufflevector %55, %1 [0, 0, 0, 0] : vector<4xi32> 
          %57 = llvm.icmp "sgt" %56, %9 : vector<4xi32>
          %58 = llvm.getelementptr %25[%53] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %59 = llvm.intr.masked.load %58, %57, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %60 = llvm.mul %59, %11 : vector<4xi64>
          %61 = llvm.mul %59, %10 : vector<4xi64>
          %62 = llvm.getelementptr %32[%53] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %60, %62, %57 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %63 = llvm.getelementptr %39[%53] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %61, %63, %57 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %64 = llvm.add %48, %12 : i64
          llvm.br ^bb1(%64 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_28 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(8192 : index) : i64
          %4 = llvm.mlir.constant(256 : index) : i64
          %5 = llvm.mlir.constant(8 : i64) : i64
          %6 = llvm.mlir.constant(16 : i64) : i64
          %7 = llvm.mlir.constant(-1 : index) : i64
          %8 = llvm.mlir.constant(-64 : index) : i64
          %9 = llvm.mlir.constant(16 : index) : i64
          %10 = llvm.mlir.constant(8 : index) : i64
          %11 = llvm.mlir.constant(1 : index) : i64
          %12 = llvm.mlir.constant(64 : index) : i64
          %13 = llvm.mlir.constant(2 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %17 = llvm.extractvalue %16[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %17[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.getelementptr %17[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.zext %18 : i32 to i64
          %24 = llvm.zext %20 : i32 to i64
          %25 = llvm.zext %22 : i32 to i64
          %26 = llvm.extractvalue %16[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %27 = llvm.load %26 : !llvm.ptr -> !llvm.ptr
          %28 = llvm.mul %23, %5 : i64
          %29 = llvm.udiv %28, %6 : i64
          %30 = llvm.getelementptr %27[%29] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %2 ["align"(%30, %13 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %24, %5 : i64
          %36 = llvm.udiv %35, %6 : i64
          %37 = llvm.getelementptr %34[%36] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %2 ["align"(%37, %13 : !llvm.ptr, i64)] : i1
          %38 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %39 = llvm.extractvalue %38[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %40 = llvm.zext %39 : i32 to i64
          %41 = llvm.sdiv %40, %9 : i64
          %42 = llvm.mul %41, %9 : i64
          %43 = llvm.icmp "ne" %40, %42 : i64
          %44 = llvm.icmp "slt" %40, %15 : i64
          %45 = llvm.and %43, %44 : i1
          %46 = llvm.add %41, %7 : i64
          %47 = llvm.select %45, %46, %41 : i1, i64
          %48 = llvm.srem %40, %9 : i64
          %49 = llvm.icmp "slt" %48, %15 : i64
          %50 = llvm.add %48, %9 overflow<nsw> : i64
          %51 = llvm.select %49, %50, %48 : i1, i64
          %52 = llvm.sdiv %51, %13 : i64
          %53 = llvm.srem %40, %13 : i64
          %54 = llvm.icmp "slt" %53, %15 : i64
          %55 = llvm.add %53, %13 overflow<nsw> : i64
          %56 = llvm.select %54, %55, %53 : i1, i64
          %57 = llvm.mul %47, %12 overflow<nsw> : i64
          %58 = llvm.mul %52, %14 overflow<nsw> : i64
          %59 = llvm.mul %56, %13 overflow<nsw> : i64
          %60 = llvm.mul %47, %8 overflow<nsw> : i64
          %61 = llvm.add %60, %25 : i64
          %62 = llvm.icmp "slt" %61, %12 : i64
          %63 = llvm.select %62, %61, %12 : i1, i64
          llvm.br ^bb1(%15 : i64)
        ^bb1(%64: i64):  // 2 preds: ^bb0, ^bb13
          %65 = llvm.icmp "slt" %64, %63 : i64
          llvm.cond_br %65, ^bb2, ^bb14
        ^bb2:  // pred: ^bb1
          %66 = llvm.add %64, %57 : i64
          llvm.br ^bb3(%15 : i64)
        ^bb3(%67: i64):  // 2 preds: ^bb2, ^bb12
          %68 = llvm.icmp "slt" %67, %14 : i64
          llvm.cond_br %68, ^bb4, ^bb13
        ^bb4:  // pred: ^bb3
          %69 = llvm.add %67, %58 : i64
          llvm.br ^bb5(%15 : i64)
        ^bb5(%70: i64):  // 2 preds: ^bb4, ^bb11
          %71 = llvm.icmp "slt" %70, %13 : i64
          llvm.cond_br %71, ^bb6, ^bb12
        ^bb6:  // pred: ^bb5
          %72 = llvm.add %70, %59 : i64
          llvm.br ^bb7(%15 : i64)
        ^bb7(%73: i64):  // 2 preds: ^bb6, ^bb10
          %74 = llvm.icmp "slt" %73, %12 : i64
          llvm.cond_br %74, ^bb8(%15 : i64), ^bb11
        ^bb8(%75: i64):  // 2 preds: ^bb7, ^bb9
          %76 = llvm.icmp "slt" %75, %10 : i64
          llvm.cond_br %76, ^bb9, ^bb10
        ^bb9:  // pred: ^bb8
          %77 = llvm.add %73, %75 : i64
          %78 = llvm.mul %66, %3 overflow<nsw, nuw> : i64
          %79 = llvm.mul %69, %4 overflow<nsw, nuw> : i64
          %80 = llvm.add %78, %79 overflow<nsw, nuw> : i64
          %81 = llvm.mul %72, %12 overflow<nsw, nuw> : i64
          %82 = llvm.add %80, %81 overflow<nsw, nuw> : i64
          %83 = llvm.add %82, %77 overflow<nsw, nuw> : i64
          %84 = llvm.getelementptr inbounds|nuw %30[%83] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %85 = llvm.load %84 : !llvm.ptr -> f16
          %86 = llvm.mul %72, %1 overflow<nsw, nuw> : i64
          %87 = llvm.add %78, %86 overflow<nsw, nuw> : i64
          %88 = llvm.mul %69, %12 overflow<nsw, nuw> : i64
          %89 = llvm.add %87, %88 overflow<nsw, nuw> : i64
          %90 = llvm.add %89, %77 overflow<nsw, nuw> : i64
          %91 = llvm.getelementptr inbounds|nuw %37[%90] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %85, %91 : f16, !llvm.ptr
          %92 = llvm.add %75, %11 : i64
          llvm.br ^bb8(%92 : i64)
        ^bb10:  // pred: ^bb8
          %93 = llvm.add %73, %10 : i64
          llvm.br ^bb7(%93 : i64)
        ^bb11:  // pred: ^bb7
          %94 = llvm.add %70, %11 : i64
          llvm.br ^bb5(%94 : i64)
        ^bb12:  // pred: ^bb5
          %95 = llvm.add %67, %11 : i64
          llvm.br ^bb3(%95 : i64)
        ^bb13:  // pred: ^bb3
          %96 = llvm.add %64, %11 : i64
          llvm.br ^bb1(%96 : i64)
        ^bb14:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_29 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store ordinal(0) layout(#pipeline_layout8) count(%arg0: !hal.device, %arg1: index, %arg2: index, %arg3: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : index) : i64
          %2 = llvm.mlir.constant(1 : i64) : i64
          %3 = llvm.mlir.constant(64 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(8192 : i64) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(8 : i64) : i64
          %9 = llvm.mlir.constant(16 : i64) : i64
          %10 = llvm.mlir.constant(-1 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(2 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.getelementptr %19[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %19[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %19[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %20 : i32 to i64
          %28 = llvm.zext %22 : i32 to i64
          %29 = llvm.zext %24 : i32 to i64
          %30 = llvm.zext %26 : i32 to i64
          %31 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %27, %8 : i64
          %34 = llvm.udiv %33, %9 : i64
          %35 = llvm.mul %29, %5 : i64
          %36 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%36, %12 : !llvm.ptr, i64)] : i1
          %37 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %38 = llvm.extractvalue %37[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %28, %8 : i64
          %41 = llvm.udiv %40, %3 : i64
          %42 = llvm.mul %30, %2 : i64
          %43 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %4 ["align"(%43, %1 : !llvm.ptr, i64)] : i1
          %44 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %45 = llvm.extractvalue %44[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %46 = llvm.getelementptr %45[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %47 = llvm.load %46 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%47, %16 : !llvm.ptr, i64)] : i1
          %48 = llvm.icmp "sle" %29, %17 : i64
          %49 = llvm.sub %17, %29 : i64
          %50 = llvm.sub %29, %15 : i64
          %51 = llvm.select %48, %49, %50 : i1, i64
          %52 = llvm.sdiv %51, %16 : i64
          %53 = llvm.sub %17, %52 : i64
          %54 = llvm.add %52, %15 : i64
          %55 = llvm.select %48, %53, %54 : i1, i64
          %56 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %57 = llvm.extractvalue %56[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %58 = llvm.zext %57 : i32 to i64
          %59 = llvm.mul %55, %14 overflow<nsw, nuw> : i64
          %60 = llvm.sdiv %58, %59 : i64
          %61 = llvm.mul %60, %59 : i64
          %62 = llvm.icmp "ne" %58, %61 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "slt" %59, %17 : i64
          %65 = llvm.icmp "ne" %63, %64 : i1
          %66 = llvm.and %62, %65 : i1
          %67 = llvm.add %60, %10 : i64
          %68 = llvm.select %66, %67, %60 : i1, i64
          %69 = llvm.srem %58, %59 : i64
          %70 = llvm.icmp "slt" %69, %17 : i64
          %71 = llvm.add %69, %59 overflow<nsw> : i64
          %72 = llvm.select %70, %71, %69 : i1, i64
          %73 = llvm.sdiv %72, %14 : i64
          %74 = llvm.srem %58, %14 : i64
          %75 = llvm.icmp "slt" %74, %17 : i64
          %76 = llvm.add %74, %14 overflow<nsw> : i64
          %77 = llvm.select %75, %76, %74 : i1, i64
          %78 = llvm.mul %73, %16 overflow<nsw> : i64
          %79 = llvm.mul %73, %11 overflow<nsw> : i64
          %80 = llvm.add %79, %29 : i64
          %81 = llvm.icmp "slt" %80, %16 : i64
          %82 = llvm.select %81, %80, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%83: i64):  // 2 preds: ^bb0, ^bb11
          %84 = llvm.icmp "slt" %83, %82 : i64
          llvm.cond_br %84, ^bb2, ^bb12
        ^bb2:  // pred: ^bb1
          %85 = llvm.sub %82, %83 : i64
          %86 = llvm.icmp "slt" %85, %16 : i64
          %87 = llvm.select %86, %85, %16 : i1, i64
          %88 = llvm.add %83, %78 : i64
          llvm.br ^bb3(%17 : i64)
        ^bb3(%89: i64):  // 2 preds: ^bb2, ^bb10
          %90 = llvm.icmp "slt" %89, %87 : i64
          llvm.cond_br %90, ^bb4(%17 : i64), ^bb11
        ^bb4(%91: i64):  // 2 preds: ^bb3, ^bb9
          %92 = llvm.icmp "slt" %91, %13 : i64
          llvm.cond_br %92, ^bb5(%17 : i64), ^bb10
        ^bb5(%93: i64):  // 2 preds: ^bb4, ^bb8
          %94 = llvm.icmp "slt" %93, %12 : i64
          llvm.cond_br %94, ^bb6(%17 : i64), ^bb9
        ^bb6(%95: i64):  // 2 preds: ^bb5, ^bb7
          %96 = llvm.icmp "slt" %95, %13 : i64
          llvm.cond_br %96, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %97 = llvm.add %88, %89 : i64
          %98 = llvm.mul %68, %35 overflow<nsw, nuw> : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.add %98, %99 overflow<nsw, nuw> : i64
          %101 = llvm.mul %77, %7 overflow<nsw, nuw> : i64
          %102 = llvm.add %100, %101 overflow<nsw, nuw> : i64
          %103 = llvm.mul %91, %16 overflow<nsw, nuw> : i64
          %104 = llvm.add %102, %103 overflow<nsw, nuw> : i64
          %105 = llvm.mul %93, %13 overflow<nsw, nuw> : i64
          %106 = llvm.add %104, %105 overflow<nsw, nuw> : i64
          %107 = llvm.mul %17, %13 overflow<nsw, nuw> : i64
          %108 = llvm.add %106, %107 overflow<nsw, nuw> : i64
          %109 = llvm.add %108, %95 overflow<nsw, nuw> : i64
          %110 = llvm.getelementptr inbounds|nuw %36[%109] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %111 = llvm.load %110 : !llvm.ptr -> f16
          %112 = llvm.mul %68, %42 overflow<nsw, nuw> : i64
          %113 = llvm.add %112, %97 overflow<nsw, nuw> : i64
          %114 = llvm.getelementptr inbounds|nuw %43[%113] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %115 = llvm.load %114 : !llvm.ptr -> i64
          %116 = llvm.mul %115, %6 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %101 overflow<nsw, nuw> : i64
          %118 = llvm.add %117, %103 overflow<nsw, nuw> : i64
          %119 = llvm.add %118, %105 overflow<nsw, nuw> : i64
          %120 = llvm.add %119, %107 overflow<nsw, nuw> : i64
          %121 = llvm.add %120, %95 overflow<nsw, nuw> : i64
          %122 = llvm.getelementptr inbounds|nuw %47[%121] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %111, %122 : f16, !llvm.ptr
          %123 = llvm.add %95, %15 : i64
          llvm.br ^bb6(%123 : i64)
        ^bb8:  // pred: ^bb6
          %124 = llvm.add %93, %15 : i64
          llvm.br ^bb5(%124 : i64)
        ^bb9:  // pred: ^bb5
          %125 = llvm.add %91, %15 : i64
          llvm.br ^bb4(%125 : i64)
        ^bb10:  // pred: ^bb4
          %126 = llvm.add %89, %15 : i64
          llvm.br ^bb3(%126 : i64)
        ^bb11:  // pred: ^bb3
          %127 = llvm.add %83, %16 : i64
          llvm.br ^bb1(%127 : i64)
        ^bb12:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_30 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_30_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_30_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<1> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(4 : index) : i64
          %12 = llvm.mlir.constant(0 : index) : i64
          %13 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %14 = llvm.extractvalue %13[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %15 = llvm.load %14 : !llvm.ptr -> i32
          %16 = llvm.getelementptr %14[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %17 = llvm.load %16 : !llvm.ptr -> i32
          %18 = llvm.getelementptr %14[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %19 = llvm.load %18 : !llvm.ptr -> i32
          %20 = llvm.zext %15 : i32 to i64
          %21 = llvm.zext %17 : i32 to i64
          %22 = llvm.zext %19 : i32 to i64
          %23 = llvm.extractvalue %13[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %20, %4 : i64
          %26 = llvm.udiv %25, %5 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%27, %2 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %21, %4 : i64
          %33 = llvm.udiv %32, %5 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%34, %2 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %36 = llvm.extractvalue %35[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %37 = llvm.zext %36 : i32 to i64
          %38 = llvm.mul %37, %7 overflow<nsw> : i64
          %39 = llvm.mul %37, %6 overflow<nsw> : i64
          %40 = llvm.add %39, %22 : i64
          %41 = llvm.icmp "slt" %40, %7 : i64
          %42 = llvm.select %41, %40, %7 : i1, i64
          llvm.br ^bb1(%12 : i64)
        ^bb1(%43: i64):  // 2 preds: ^bb0, ^bb2
          %44 = llvm.icmp "slt" %43, %42 : i64
          llvm.cond_br %44, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %45 = llvm.sub %42, %43 : i64
          %46 = llvm.icmp "slt" %45, %11 : i64
          %47 = llvm.select %46, %45, %11 : i1, i64
          %48 = llvm.add %43, %38 : i64
          %49 = llvm.trunc %47 : i64 to i32
          %50 = llvm.insertelement %49, %1[%0 : i32] : vector<4xi32>
          %51 = llvm.shufflevector %50, %1 [0, 0, 0, 0] : vector<4xi32> 
          %52 = llvm.icmp "sgt" %51, %9 : vector<4xi32>
          %53 = llvm.getelementptr %27[%48] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.intr.masked.load %53, %52, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %55 = llvm.add %54, %10 : vector<4xi64>
          %56 = llvm.getelementptr %34[%48] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %55, %56, %52 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %57 = llvm.add %43, %11 : i64
          llvm.br ^bb1(%57 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_33 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16 ordinal(0) layout(#pipeline_layout8) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<8xi1>
          %2 = llvm.mlir.constant(64 : i64) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(1024 : i64) : i64
          %5 = llvm.mlir.constant(1024 : index) : i64
          %6 = llvm.mlir.constant(8 : i64) : i64
          %7 = llvm.mlir.constant(16 : i64) : i64
          %8 = llvm.mlir.constant(-1 : index) : i64
          %9 = llvm.mlir.constant(-64 : index) : i64
          %10 = llvm.mlir.constant(4 : index) : i64
          %11 = llvm.mlir.constant(64 : index) : i64
          %12 = llvm.mlir.constant(1 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(2 : index) : i64
          %15 = llvm.mlir.constant(8 : index) : i64
          %16 = llvm.mlir.constant(0 : index) : i64
          %17 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %18 = llvm.extractvalue %17[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %19 = llvm.load %18 : !llvm.ptr -> i32
          %20 = llvm.getelementptr %18[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %21 = llvm.load %20 : !llvm.ptr -> i32
          %22 = llvm.getelementptr %18[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %23 = llvm.load %22 : !llvm.ptr -> i32
          %24 = llvm.getelementptr %18[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.getelementptr %18[4] : (!llvm.ptr) -> !llvm.ptr, i32
          %27 = llvm.load %26 : !llvm.ptr -> i32
          %28 = llvm.getelementptr %18[5] : (!llvm.ptr) -> !llvm.ptr, i32
          %29 = llvm.load %28 : !llvm.ptr -> i32
          %30 = llvm.zext %19 : i32 to i64
          %31 = llvm.zext %21 : i32 to i64
          %32 = llvm.zext %23 : i32 to i64
          %33 = llvm.zext %25 : i32 to i64
          %34 = llvm.zext %27 : i32 to i64
          %35 = llvm.zext %29 : i32 to i64
          %36 = llvm.extractvalue %17[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %30, %6 : i64
          %39 = llvm.udiv %38, %7 : i64
          %40 = llvm.mul %35, %4 : i64
          %41 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%41, %14 : !llvm.ptr, i64)] : i1
          %42 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %43 = llvm.extractvalue %42[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %44 = llvm.load %43 : !llvm.ptr -> !llvm.ptr
          %45 = llvm.mul %31, %6 : i64
          %46 = llvm.udiv %45, %7 : i64
          %47 = llvm.getelementptr %44[%46] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%47, %14 : !llvm.ptr, i64)] : i1
          %48 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %49 = llvm.extractvalue %48[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %50 = llvm.load %49 : !llvm.ptr -> !llvm.ptr
          %51 = llvm.mul %32, %6 : i64
          %52 = llvm.udiv %51, %7 : i64
          %53 = llvm.getelementptr %50[%52] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%53, %14 : !llvm.ptr, i64)] : i1
          %54 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %55 = llvm.extractvalue %54[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %56 = llvm.load %55 : !llvm.ptr -> !llvm.ptr
          %57 = llvm.mul %33, %6 : i64
          %58 = llvm.udiv %57, %7 : i64
          %59 = llvm.getelementptr %56[%58] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%59, %14 : !llvm.ptr, i64)] : i1
          %60 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %61 = llvm.extractvalue %60[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %62 = llvm.getelementptr %61[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %63 = llvm.load %62 : !llvm.ptr -> !llvm.ptr
          %64 = llvm.mul %34, %6 : i64
          %65 = llvm.udiv %64, %7 : i64
          %66 = llvm.mul %35, %2 : i64
          %67 = llvm.mul %66, %13 : i64
          %68 = llvm.getelementptr %63[%65] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%68, %14 : !llvm.ptr, i64)] : i1
          %69 = llvm.icmp "sle" %35, %16 : i64
          %70 = llvm.sub %16, %35 : i64
          %71 = llvm.sub %35, %12 : i64
          %72 = llvm.select %69, %70, %71 : i1, i64
          %73 = llvm.sdiv %72, %11 : i64
          %74 = llvm.sub %16, %73 : i64
          %75 = llvm.add %73, %12 : i64
          %76 = llvm.select %69, %74, %75 : i1, i64
          %77 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %78 = llvm.extractvalue %77[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %79 = llvm.zext %78 : i32 to i64
          %80 = llvm.mul %76, %10 overflow<nsw, nuw> : i64
          %81 = llvm.sdiv %79, %80 : i64
          %82 = llvm.mul %81, %80 : i64
          %83 = llvm.icmp "ne" %79, %82 : i64
          %84 = llvm.icmp "slt" %79, %16 : i64
          %85 = llvm.icmp "slt" %80, %16 : i64
          %86 = llvm.icmp "ne" %84, %85 : i1
          %87 = llvm.and %83, %86 : i1
          %88 = llvm.add %81, %8 : i64
          %89 = llvm.select %87, %88, %81 : i1, i64
          %90 = llvm.srem %79, %80 : i64
          %91 = llvm.icmp "slt" %90, %16 : i64
          %92 = llvm.add %90, %80 overflow<nsw> : i64
          %93 = llvm.select %91, %92, %90 : i1, i64
          %94 = llvm.sdiv %93, %76 : i64
          %95 = llvm.srem %79, %76 : i64
          %96 = llvm.icmp "slt" %95, %16 : i64
          %97 = llvm.add %95, %76 overflow<nsw> : i64
          %98 = llvm.select %96, %97, %95 : i1, i64
          %99 = llvm.mul %94, %15 overflow<nsw> : i64
          %100 = llvm.mul %98, %11 overflow<nsw> : i64
          %101 = llvm.mul %98, %9 overflow<nsw> : i64
          %102 = llvm.add %101, %35 : i64
          %103 = llvm.icmp "slt" %102, %11 : i64
          %104 = llvm.select %103, %102, %11 : i1, i64
          llvm.br ^bb1(%16 : i64)
        ^bb1(%105: i64):  // 2 preds: ^bb0, ^bb11
          %106 = llvm.icmp "slt" %105, %15 : i64
          llvm.cond_br %106, ^bb2, ^bb12
        ^bb2:  // pred: ^bb1
          %107 = llvm.add %105, %99 : i64
          llvm.br ^bb3(%16 : i64)
        ^bb3(%108: i64):  // 2 preds: ^bb2, ^bb10
          %109 = llvm.icmp "slt" %108, %104 : i64
          llvm.cond_br %109, ^bb4, ^bb11
        ^bb4:  // pred: ^bb3
          %110 = llvm.add %108, %100 : i64
          llvm.br ^bb5(%16 : i64)
        ^bb5(%111: i64):  // 2 preds: ^bb4, ^bb9
          %112 = llvm.icmp "slt" %111, %14 : i64
          llvm.cond_br %112, ^bb6, ^bb10
        ^bb6:  // pred: ^bb5
          %113 = llvm.icmp "eq" %111, %16 : i64
          llvm.br ^bb7(%16 : i64)
        ^bb7(%114: i64):  // 2 preds: ^bb6, ^bb8
          %115 = llvm.icmp "slt" %114, %13 : i64
          llvm.cond_br %115, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %116 = llvm.mul %89, %40 : i64
          %117 = llvm.mul %110, %5 : i64
          %118 = llvm.add %116, %117 : i64
          %119 = llvm.mul %107, %13 : i64
          %120 = llvm.add %118, %119 : i64
          %121 = llvm.add %120, %114 : i64
          %122 = llvm.getelementptr %41[%121] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %123 = llvm.load %122 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %124 = llvm.mul %110, %13 : i64
          %125 = llvm.add %124, %114 : i64
          %126 = llvm.getelementptr %47[%125] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %127 = llvm.load %126 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %128 = llvm.getelementptr %53[%121] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %129 = llvm.load %128 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %130 = llvm.getelementptr %59[%125] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %131 = llvm.load %130 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %132 = llvm.fmul %123, %131 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %133 = llvm.fmul %129, %127 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %134 = llvm.fmul %129, %131 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %135 = llvm.fmul %123, %127 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %136 = llvm.fadd %133, %132 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %137 = llvm.fsub %135, %134 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %138 = llvm.insertelement %113, %1[%0 : i32] : vector<8xi1>
          %139 = llvm.shufflevector %138, %1 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi1> 
          %140 = llvm.select %139, %137, %136 : vector<8xi1>, vector<8xf16>
          %141 = llvm.mul %89, %67 : i64
          %142 = llvm.mul %107, %66 : i64
          %143 = llvm.add %141, %142 : i64
          %144 = llvm.mul %110, %11 : i64
          %145 = llvm.add %143, %144 : i64
          %146 = llvm.mul %111, %13 : i64
          %147 = llvm.add %145, %146 : i64
          %148 = llvm.add %147, %114 : i64
          %149 = llvm.getelementptr %68[%148] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %140, %149 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %150 = llvm.add %114, %15 : i64
          llvm.br ^bb7(%150 : i64)
        ^bb9:  // pred: ^bb7
          %151 = llvm.add %111, %12 : i64
          llvm.br ^bb5(%151 : i64)
        ^bb10:  // pred: ^bb5
          %152 = llvm.add %108, %12 : i64
          llvm.br ^bb3(%152 : i64)
        ^bb11:  // pred: ^bb3
          %153 = llvm.add %105, %12 : i64
          llvm.br ^bb1(%153 : i64)
        ^bb12:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_34 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_34_elementwise_broadcast_4xD_i64xf16 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c4 = arith.constant 4 : index
        %8 = arith.muli %7, %c4 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_34_elementwise_broadcast_4xD_i64xf16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.poison : vector<7xi32>
          %1 = llvm.mlir.poison : vector<7xi64>
          %2 = llvm.mlir.constant(dense<[0, 1, 2, 3, 4, 5, 6]> : vector<7xindex>) : vector<7xi64>
          %3 = llvm.mlir.constant(0 : i64) : i64
          %4 = llvm.mlir.constant(0 : i32) : i32
          %5 = llvm.mlir.poison : vector<8xi64>
          %6 = llvm.mlir.constant(dense<[0, 1, 2, 3, 4, 5, 6, 7]> : vector<8xindex>) : vector<8xi64>
          %7 = llvm.mlir.constant(2 : index) : i64
          %8 = llvm.mlir.constant(1 : i64) : i64
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(16 : i64) : i64
          %11 = llvm.mlir.constant(true) : i1
          %12 = llvm.mlir.constant(-64 : index) : i64
          %13 = llvm.mlir.constant(-1 : index) : i64
          %14 = llvm.mlir.constant(1 : index) : i64
          %15 = llvm.mlir.constant(64 : index) : i64
          %16 = llvm.mlir.constant(dense<[0, 1, 2, 3, 4, 5, 6]> : vector<7xi32>) : vector<7xi32>
          %17 = llvm.mlir.constant(dense<0.000000e+00> : vector<7xf16>) : vector<7xf16>
          %18 = llvm.mlir.constant(dense<0xFC00> : vector<7xf16>) : vector<7xf16>
          %19 = llvm.mlir.constant(dense<0.000000e+00> : vector<8xf16>) : vector<8xf16>
          %20 = llvm.mlir.constant(dense<0xFC00> : vector<8xf16>) : vector<8xf16>
          %21 = llvm.mlir.constant(dense<32> : vector<7xindex>) : vector<7xi64>
          %22 = llvm.mlir.constant(dense<32> : vector<8xindex>) : vector<8xi64>
          %23 = llvm.mlir.constant(8 : index) : i64
          %24 = llvm.mlir.constant(0 : index) : i64
          %25 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %26 = llvm.extractvalue %25[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %27 = llvm.load %26 : !llvm.ptr -> i32
          %28 = llvm.getelementptr %26[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %29 = llvm.load %28 : !llvm.ptr -> i32
          %30 = llvm.getelementptr %26[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %31 = llvm.load %30 : !llvm.ptr -> i32
          %32 = llvm.zext %27 : i32 to i64
          %33 = llvm.zext %29 : i32 to i64
          %34 = llvm.zext %31 : i32 to i64
          %35 = llvm.extractvalue %25[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.load %35 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %11 ["align"(%36, %15 : !llvm.ptr, i64)] : i1
          %37 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %38 = llvm.extractvalue %37[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %39 = llvm.getelementptr %38[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %40 = llvm.load %39 : !llvm.ptr -> !llvm.ptr
          %41 = llvm.mul %32, %9 : i64
          %42 = llvm.udiv %41, %10 : i64
          %43 = llvm.mul %33, %8 : i64
          %44 = llvm.getelementptr %40[%42] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %11 ["align"(%44, %7 : !llvm.ptr, i64)] : i1
          %45 = llvm.icmp "sle" %33, %24 : i64
          %46 = llvm.sub %24, %33 : i64
          %47 = llvm.sub %33, %14 : i64
          %48 = llvm.select %45, %46, %47 : i1, i64
          %49 = llvm.sdiv %48, %15 : i64
          %50 = llvm.sub %24, %49 : i64
          %51 = llvm.add %49, %14 : i64
          %52 = llvm.select %45, %50, %51 : i1, i64
          %53 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %54 = llvm.extractvalue %53[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %55 = llvm.zext %54 : i32 to i64
          %56 = llvm.sdiv %55, %52 : i64
          %57 = llvm.mul %56, %52 : i64
          %58 = llvm.icmp "ne" %55, %57 : i64
          %59 = llvm.icmp "slt" %55, %24 : i64
          %60 = llvm.icmp "slt" %52, %24 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %13 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %55, %52 : i64
          %66 = llvm.icmp "slt" %65, %24 : i64
          %67 = llvm.add %65, %52 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.mul %68, %15 overflow<nsw> : i64
          %70 = llvm.mul %68, %12 overflow<nsw> : i64
          %71 = llvm.add %70, %33 : i64
          %72 = llvm.icmp "slt" %71, %15 : i64
          %73 = llvm.select %72, %71, %15 : i1, i64
          %74 = llvm.icmp "slt" %73, %24 : i64
          %75 = llvm.sub %13, %73 : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.sdiv %76, %23 : i64
          %78 = llvm.sub %13, %77 : i64
          %79 = llvm.select %74, %78, %77 : i1, i64
          %80 = llvm.mul %79, %23 overflow<nsw> : i64
          %81 = llvm.getelementptr %36[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %82 = llvm.load %81 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %83 = llvm.insertelement %34, %5[%4 : i32] : vector<8xi64>
          %84 = llvm.shufflevector %83, %5 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi64> 
          llvm.br ^bb1(%24 : i64)
        ^bb1(%85: i64):  // 2 preds: ^bb0, ^bb2
          %86 = llvm.icmp "slt" %85, %80 : i64
          llvm.cond_br %86, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %87 = llvm.add %69, %85 : i64
          %88 = llvm.insertelement %87, %5[%4 : i32] : vector<8xi64>
          %89 = llvm.shufflevector %88, %5 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi64> 
          %90 = llvm.add %89, %6 : vector<8xi64>
          %91 = llvm.srem %90, %22 : vector<8xi64>
          %92 = llvm.sdiv %90, %22 : vector<8xi64>
          %93 = llvm.srem %92, %84 : vector<8xi64>
          %94 = llvm.sdiv %92, %84 : vector<8xi64>
          %95 = llvm.srem %94, %22 : vector<8xi64>
          %96 = llvm.sdiv %94, %22 : vector<8xi64>
          %97 = llvm.srem %96, %84 : vector<8xi64>
          %98 = llvm.mul %93, %22 overflow<nsw> : vector<8xi64>
          %99 = llvm.add %91, %98 : vector<8xi64>
          %100 = llvm.extractelement %82[%3 : i64] : vector<1xi64>
          %101 = llvm.insertelement %100, %5[%4 : i32] : vector<8xi64>
          %102 = llvm.shufflevector %101, %5 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi64> 
          %103 = llvm.icmp "sge" %99, %102 : vector<8xi64>
          %104 = llvm.mul %97, %22 overflow<nsw> : vector<8xi64>
          %105 = llvm.add %95, %104 : vector<8xi64>
          %106 = llvm.icmp "sgt" %99, %105 : vector<8xi64>
          %107 = llvm.or %106, %103 : vector<8xi1>
          %108 = llvm.select %107, %20, %19 : vector<8xi1>, vector<8xf16>
          %109 = llvm.mul %64, %43 : i64
          %110 = llvm.add %109, %87 : i64
          %111 = llvm.getelementptr %44[%110] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %108, %111 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %112 = llvm.add %85, %23 : i64
          llvm.br ^bb1(%112 : i64)
        ^bb3:  // pred: ^bb1
          %113 = llvm.insertelement %34, %1[%4 : i32] : vector<7xi64>
          %114 = llvm.shufflevector %113, %1 [0, 0, 0, 0, 0, 0, 0] : vector<7xi64> 
          llvm.br ^bb4(%80 : i64)
        ^bb4(%115: i64):  // 2 preds: ^bb3, ^bb5
          %116 = llvm.icmp "slt" %115, %73 : i64
          llvm.cond_br %116, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %117 = llvm.sub %73, %115 : i64
          %118 = llvm.add %69, %115 : i64
          %119 = llvm.insertelement %118, %1[%4 : i32] : vector<7xi64>
          %120 = llvm.shufflevector %119, %1 [0, 0, 0, 0, 0, 0, 0] : vector<7xi64> 
          %121 = llvm.add %120, %2 : vector<7xi64>
          %122 = llvm.srem %121, %21 : vector<7xi64>
          %123 = llvm.sdiv %121, %21 : vector<7xi64>
          %124 = llvm.srem %123, %114 : vector<7xi64>
          %125 = llvm.sdiv %123, %114 : vector<7xi64>
          %126 = llvm.srem %125, %21 : vector<7xi64>
          %127 = llvm.sdiv %125, %21 : vector<7xi64>
          %128 = llvm.srem %127, %114 : vector<7xi64>
          %129 = llvm.mul %124, %21 overflow<nsw> : vector<7xi64>
          %130 = llvm.add %122, %129 : vector<7xi64>
          %131 = llvm.extractelement %82[%3 : i64] : vector<1xi64>
          %132 = llvm.insertelement %131, %1[%4 : i32] : vector<7xi64>
          %133 = llvm.shufflevector %132, %1 [0, 0, 0, 0, 0, 0, 0] : vector<7xi64> 
          %134 = llvm.icmp "sge" %130, %133 : vector<7xi64>
          %135 = llvm.mul %128, %21 overflow<nsw> : vector<7xi64>
          %136 = llvm.add %126, %135 : vector<7xi64>
          %137 = llvm.icmp "sgt" %130, %136 : vector<7xi64>
          %138 = llvm.or %137, %134 : vector<7xi1>
          %139 = llvm.select %138, %18, %17 : vector<7xi1>, vector<7xf16>
          %140 = llvm.trunc %117 : i64 to i32
          %141 = llvm.insertelement %140, %0[%4 : i32] : vector<7xi32>
          %142 = llvm.shufflevector %141, %0 [0, 0, 0, 0, 0, 0, 0] : vector<7xi32> 
          %143 = llvm.icmp "sgt" %142, %16 : vector<7xi32>
          %144 = llvm.mul %64, %43 : i64
          %145 = llvm.add %144, %118 : i64
          %146 = llvm.getelementptr %44[%145] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.masked.store %139, %146, %143 {alignment = 2 : i32} : vector<7xf16>, vector<7xi1> into !llvm.ptr
          %147 = llvm.add %115, %23 : i64
          llvm.br ^bb4(%147 : i64)
        ^bb6:  // pred: ^bb4
          llvm.return %4 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_35 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic ordinal(0) layout(#pipeline_layout8) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.poison : vector<8xf32>
          %1 = llvm.mlir.constant(2 : i32) : i32
          %2 = llvm.mlir.constant(dense<-1.401300e-45> : vector<2xf32>) : vector<2xf32>
          %3 = llvm.mlir.constant(63 : i64) : i64
          %4 = llvm.mlir.constant(62 : i64) : i64
          %5 = llvm.mlir.constant(61 : i64) : i64
          %6 = llvm.mlir.constant(60 : i64) : i64
          %7 = llvm.mlir.constant(59 : i64) : i64
          %8 = llvm.mlir.constant(58 : i64) : i64
          %9 = llvm.mlir.constant(57 : i64) : i64
          %10 = llvm.mlir.constant(56 : i64) : i64
          %11 = llvm.mlir.constant(55 : i64) : i64
          %12 = llvm.mlir.constant(54 : i64) : i64
          %13 = llvm.mlir.constant(53 : i64) : i64
          %14 = llvm.mlir.constant(52 : i64) : i64
          %15 = llvm.mlir.constant(51 : i64) : i64
          %16 = llvm.mlir.constant(50 : i64) : i64
          %17 = llvm.mlir.constant(49 : i64) : i64
          %18 = llvm.mlir.constant(48 : i64) : i64
          %19 = llvm.mlir.constant(47 : i64) : i64
          %20 = llvm.mlir.constant(46 : i64) : i64
          %21 = llvm.mlir.constant(45 : i64) : i64
          %22 = llvm.mlir.constant(44 : i64) : i64
          %23 = llvm.mlir.constant(43 : i64) : i64
          %24 = llvm.mlir.constant(42 : i64) : i64
          %25 = llvm.mlir.constant(41 : i64) : i64
          %26 = llvm.mlir.constant(40 : i64) : i64
          %27 = llvm.mlir.constant(39 : i64) : i64
          %28 = llvm.mlir.constant(38 : i64) : i64
          %29 = llvm.mlir.constant(37 : i64) : i64
          %30 = llvm.mlir.constant(36 : i64) : i64
          %31 = llvm.mlir.constant(35 : i64) : i64
          %32 = llvm.mlir.constant(34 : i64) : i64
          %33 = llvm.mlir.constant(33 : i64) : i64
          %34 = llvm.mlir.constant(32 : i64) : i64
          %35 = llvm.mlir.constant(31 : i64) : i64
          %36 = llvm.mlir.constant(30 : i64) : i64
          %37 = llvm.mlir.constant(29 : i64) : i64
          %38 = llvm.mlir.constant(28 : i64) : i64
          %39 = llvm.mlir.constant(27 : i64) : i64
          %40 = llvm.mlir.constant(26 : i64) : i64
          %41 = llvm.mlir.constant(25 : i64) : i64
          %42 = llvm.mlir.constant(24 : i64) : i64
          %43 = llvm.mlir.constant(23 : i64) : i64
          %44 = llvm.mlir.constant(22 : i64) : i64
          %45 = llvm.mlir.constant(21 : i64) : i64
          %46 = llvm.mlir.constant(20 : i64) : i64
          %47 = llvm.mlir.constant(19 : i64) : i64
          %48 = llvm.mlir.constant(18 : i64) : i64
          %49 = llvm.mlir.constant(17 : i64) : i64
          %50 = llvm.mlir.constant(15 : i64) : i64
          %51 = llvm.mlir.constant(14 : i64) : i64
          %52 = llvm.mlir.constant(13 : i64) : i64
          %53 = llvm.mlir.constant(12 : i64) : i64
          %54 = llvm.mlir.constant(11 : i64) : i64
          %55 = llvm.mlir.constant(10 : i64) : i64
          %56 = llvm.mlir.constant(9 : i64) : i64
          %57 = llvm.mlir.constant(7 : i64) : i64
          %58 = llvm.mlir.constant(6 : i64) : i64
          %59 = llvm.mlir.constant(5 : i64) : i64
          %60 = llvm.mlir.constant(4 : i64) : i64
          %61 = llvm.mlir.constant(3 : i64) : i64
          %62 = llvm.mlir.constant(2 : i64) : i64
          %63 = llvm.mlir.poison : vector<2xf32>
          %64 = llvm.mlir.constant(0 : i32) : i32
          %65 = llvm.mlir.poison : vector<2xi32>
          %66 = llvm.mlir.constant(0 : i64) : i64
          %67 = llvm.mlir.constant(2048 : i64) : i64
          %68 = llvm.mlir.constant(2048 : index) : i64
          %69 = llvm.mlir.constant(512 : index) : i64
          %70 = llvm.mlir.constant(1 : i64) : i64
          %71 = llvm.mlir.constant(256 : i64) : i64
          %72 = llvm.mlir.constant(256 : index) : i64
          %73 = llvm.mlir.constant(true) : i1
          %74 = llvm.mlir.constant(64 : i64) : i64
          %75 = llvm.mlir.constant(8 : i64) : i64
          %76 = llvm.mlir.constant(16 : i64) : i64
          %77 = llvm.mlir.constant(dense<false> : vector<8xi1>) : vector<8xi1>
          %78 = llvm.mlir.constant(dense<true> : vector<8xi1>) : vector<8xi1>
          %79 = llvm.mlir.constant(dense<false> : vector<64xi1>) : vector<64xi1>
          %80 = llvm.mlir.constant(dense<true> : vector<64xi1>) : vector<64xi1>
          %81 = llvm.mlir.constant(-1 : index) : i64
          %82 = llvm.mlir.constant(dense<127> : vector<2xi32>) : vector<2xi32>
          %83 = llvm.mlir.constant(dense<23> : vector<2xi32>) : vector<2xi32>
          %84 = llvm.mlir.constant(dense<1.270000e+02> : vector<2xf32>) : vector<2xf32>
          %85 = llvm.mlir.constant(dense<-1.270000e+02> : vector<2xf32>) : vector<2xf32>
          %86 = llvm.mlir.constant(dense<8.880000e+01> : vector<2xf32>) : vector<2xf32>
          %87 = llvm.mlir.constant(dense<-8.780000e+01> : vector<2xf32>) : vector<2xf32>
          %88 = llvm.mlir.constant(dense<0.166666657> : vector<2xf32>) : vector<2xf32>
          %89 = llvm.mlir.constant(dense<0.0416657962> : vector<2xf32>) : vector<2xf32>
          %90 = llvm.mlir.constant(dense<0.00833345205> : vector<2xf32>) : vector<2xf32>
          %91 = llvm.mlir.constant(dense<0.00139819994> : vector<2xf32>) : vector<2xf32>
          %92 = llvm.mlir.constant(dense<1.98756912E-4> : vector<2xf32>) : vector<2xf32>
          %93 = llvm.mlir.constant(dense<2.12194442E-4> : vector<2xf32>) : vector<2xf32>
          %94 = llvm.mlir.constant(dense<-0.693359375> : vector<2xf32>) : vector<2xf32>
          %95 = llvm.mlir.constant(dense<1.000000e+00> : vector<2xf32>) : vector<2xf32>
          %96 = llvm.mlir.constant(dense<5.000000e-01> : vector<2xf32>) : vector<2xf32>
          %97 = llvm.mlir.constant(dense<0.693147182> : vector<2xf32>) : vector<2xf32>
          %98 = llvm.mlir.constant(dense<127> : vector<1xi32>) : vector<1xi32>
          %99 = llvm.mlir.constant(dense<23> : vector<1xi32>) : vector<1xi32>
          %100 = llvm.mlir.constant(dense<1.270000e+02> : vector<1xf32>) : vector<1xf32>
          %101 = llvm.mlir.constant(dense<-1.270000e+02> : vector<1xf32>) : vector<1xf32>
          %102 = llvm.mlir.constant(dense<8.880000e+01> : vector<1xf32>) : vector<1xf32>
          %103 = llvm.mlir.constant(dense<-8.780000e+01> : vector<1xf32>) : vector<1xf32>
          %104 = llvm.mlir.constant(dense<0.166666657> : vector<1xf32>) : vector<1xf32>
          %105 = llvm.mlir.constant(dense<0.0416657962> : vector<1xf32>) : vector<1xf32>
          %106 = llvm.mlir.constant(dense<0.00833345205> : vector<1xf32>) : vector<1xf32>
          %107 = llvm.mlir.constant(dense<0.00139819994> : vector<1xf32>) : vector<1xf32>
          %108 = llvm.mlir.constant(dense<1.98756912E-4> : vector<1xf32>) : vector<1xf32>
          %109 = llvm.mlir.constant(dense<2.12194442E-4> : vector<1xf32>) : vector<1xf32>
          %110 = llvm.mlir.constant(dense<-0.693359375> : vector<1xf32>) : vector<1xf32>
          %111 = llvm.mlir.constant(dense<1.44269502> : vector<1xf32>) : vector<1xf32>
          %112 = llvm.mlir.constant(dense<5.000000e-01> : vector<1xf32>) : vector<1xf32>
          %113 = llvm.mlir.constant(dense<0.693147182> : vector<1xf32>) : vector<1xf32>
          %114 = llvm.mlir.constant(-64 : index) : i64
          %115 = llvm.mlir.constant(4 : index) : i64
          %116 = llvm.mlir.poison : vector<128xf32>
          %117 = llvm.mlir.poison : vector<8xf16>
          %118 = llvm.mlir.poison : vector<2xf16>
          %119 = llvm.mlir.constant(dense<[0, 1]> : vector<2xi32>) : vector<2xi32>
          %120 = llvm.mlir.poison : vector<64xf16>
          %121 = llvm.mlir.constant(dense<1.000000e+00> : vector<1xf32>) : vector<1xf32>
          %122 = llvm.mlir.constant(dense<1.44269502> : vector<2xf32>) : vector<2xf32>
          %123 = llvm.mlir.constant(dense<0.000000e+00> : vector<2xf32>) : vector<2xf32>
          %124 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %125 = llvm.mlir.constant(dense<-3.40282347E+38> : vector<1xf32>) : vector<1xf32>
          %126 = llvm.mlir.constant(dense<0.000000e+00> : vector<8xf32>) : vector<8xf32>
          %127 = llvm.mlir.constant(dense<1.802980e-01> : vector<64xf16>) : vector<64xf16>
          %128 = llvm.mlir.constant(1 : index) : i64
          %129 = llvm.mlir.constant(64 : index) : i64
          %130 = llvm.mlir.constant(8 : index) : i64
          %131 = llvm.mlir.constant(2 : index) : i64
          %132 = llvm.mlir.constant(0 : index) : i64
          %133 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %134 = llvm.extractvalue %133[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %135 = llvm.load %134 : !llvm.ptr -> i32
          %136 = llvm.getelementptr %134[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %137 = llvm.load %136 : !llvm.ptr -> i32
          %138 = llvm.getelementptr %134[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %139 = llvm.load %138 : !llvm.ptr -> i32
          %140 = llvm.getelementptr %134[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %141 = llvm.load %140 : !llvm.ptr -> i32
          %142 = llvm.getelementptr %134[4] : (!llvm.ptr) -> !llvm.ptr, i32
          %143 = llvm.load %142 : !llvm.ptr -> i32
          %144 = llvm.getelementptr %134[5] : (!llvm.ptr) -> !llvm.ptr, i32
          %145 = llvm.load %144 : !llvm.ptr -> i32
          %146 = llvm.zext %135 : i32 to i64
          %147 = llvm.zext %137 : i32 to i64
          %148 = llvm.zext %139 : i32 to i64
          %149 = llvm.zext %141 : i32 to i64
          %150 = llvm.zext %143 : i32 to i64
          %151 = llvm.zext %145 : i32 to i64
          %152 = llvm.extractvalue %133[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %153 = llvm.load %152 : !llvm.ptr -> !llvm.ptr
          %154 = llvm.mul %146, %75 : i64
          %155 = llvm.udiv %154, %76 : i64
          %156 = llvm.mul %151, %74 : i64
          %157 = llvm.mul %156, %130 : i64
          %158 = llvm.mul %157, %115 : i64
          %159 = llvm.getelementptr %153[%155] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %73 ["align"(%159, %131 : !llvm.ptr, i64)] : i1
          %160 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %161 = llvm.extractvalue %160[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %162 = llvm.load %161 : !llvm.ptr -> !llvm.ptr
          %163 = llvm.mul %147, %75 : i64
          %164 = llvm.udiv %163, %76 : i64
          %165 = llvm.mul %151, %71 : i64
          %166 = llvm.getelementptr %162[%164] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %73 ["align"(%166, %131 : !llvm.ptr, i64)] : i1
          %167 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %168 = llvm.extractvalue %167[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %169 = llvm.load %168 : !llvm.ptr -> !llvm.ptr
          %170 = llvm.mul %148, %75 : i64
          %171 = llvm.udiv %170, %76 : i64
          %172 = llvm.getelementptr %169[%171] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %73 ["align"(%172, %131 : !llvm.ptr, i64)] : i1
          %173 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %174 = llvm.extractvalue %173[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %175 = llvm.load %174 : !llvm.ptr -> !llvm.ptr
          %176 = llvm.mul %149, %75 : i64
          %177 = llvm.udiv %176, %76 : i64
          %178 = llvm.mul %151, %70 : i64
          %179 = llvm.mul %178, %151 : i64
          %180 = llvm.mul %179, %130 : i64
          %181 = llvm.mul %180, %115 : i64
          %182 = llvm.getelementptr %175[%177] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %73 ["align"(%182, %131 : !llvm.ptr, i64)] : i1
          %183 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %184 = llvm.extractvalue %183[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %185 = llvm.getelementptr %184[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %186 = llvm.load %185 : !llvm.ptr -> !llvm.ptr
          %187 = llvm.mul %150, %75 : i64
          %188 = llvm.udiv %187, %76 : i64
          %189 = llvm.mul %151, %67 : i64
          %190 = llvm.getelementptr %186[%188] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %73 ["align"(%190, %131 : !llvm.ptr, i64)] : i1
          %191 = llvm.icmp "sle" %151, %132 : i64
          %192 = llvm.sub %132, %151 : i64
          %193 = llvm.sub %151, %128 : i64
          %194 = llvm.select %191, %192, %193 : i1, i64
          %195 = llvm.sdiv %194, %129 : i64
          %196 = llvm.sub %132, %195 : i64
          %197 = llvm.add %195, %128 : i64
          %198 = llvm.select %191, %196, %197 : i1, i64
          %199 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %200 = llvm.extractvalue %199[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %201 = llvm.zext %200 : i32 to i64
          %202 = llvm.mul %198, %115 overflow<nsw, nuw> : i64
          %203 = llvm.sdiv %201, %202 : i64
          %204 = llvm.mul %203, %202 : i64
          %205 = llvm.icmp "ne" %201, %204 : i64
          %206 = llvm.icmp "slt" %201, %132 : i64
          %207 = llvm.icmp "slt" %202, %132 : i64
          %208 = llvm.icmp "ne" %206, %207 : i1
          %209 = llvm.and %205, %208 : i1
          %210 = llvm.add %203, %81 : i64
          %211 = llvm.select %209, %210, %203 : i1, i64
          %212 = llvm.srem %201, %202 : i64
          %213 = llvm.icmp "slt" %212, %132 : i64
          %214 = llvm.add %212, %202 overflow<nsw> : i64
          %215 = llvm.select %213, %214, %212 : i1, i64
          %216 = llvm.sdiv %215, %198 : i64
          %217 = llvm.srem %201, %198 : i64
          %218 = llvm.icmp "slt" %217, %132 : i64
          %219 = llvm.add %217, %198 overflow<nsw> : i64
          %220 = llvm.select %218, %219, %217 : i1, i64
          %221 = llvm.mul %220, %129 overflow<nsw> : i64
          %222 = llvm.mul %220, %114 overflow<nsw> : i64
          %223 = llvm.add %222, %151 : i64
          %224 = llvm.icmp "slt" %223, %129 : i64
          %225 = llvm.select %224, %223, %129 : i1, i64
          llvm.br ^bb1(%132 : i64)
        ^bb1(%226: i64):  // 2 preds: ^bb0, ^bb9
          %227 = llvm.icmp "slt" %226, %130 : i64
          llvm.cond_br %227, ^bb2(%132 : i64), ^bb10
        ^bb2(%228: i64):  // 2 preds: ^bb1, ^bb8
          %229 = llvm.icmp "slt" %228, %225 : i64
          llvm.cond_br %229, ^bb3, ^bb9
        ^bb3:  // pred: ^bb2
          %230 = llvm.add %228, %221 : i64
          %231 = llvm.mul %211, %158 : i64
          %232 = llvm.mul %216, %157 : i64
          %233 = llvm.add %231, %232 : i64
          %234 = llvm.mul %226, %156 : i64
          %235 = llvm.add %233, %234 : i64
          %236 = llvm.mul %230, %129 : i64
          %237 = llvm.add %235, %236 : i64
          %238 = llvm.add %237, %132 : i64
          %239 = llvm.getelementptr %159[%238] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %240 = llvm.load %239 {alignment = 2 : i64} : !llvm.ptr -> vector<64xf16>
          %241 = llvm.fmul %240, %127 {fastmathFlags = #llvm.fastmath<contract>} : vector<64xf16>
          %242 = llvm.fpext %241 : vector<64xf16> to vector<64xf32>
          llvm.br ^bb4(%132 : i64)
        ^bb4(%243: i64):  // 2 preds: ^bb3, ^bb7
          %244 = llvm.icmp "slt" %243, %129 : i64
          llvm.cond_br %244, ^bb5(%132, %126, %125, %124 : i64, vector<8xf32>, vector<1xf32>, vector<1xf32>), ^bb8
        ^bb5(%245: i64, %246: vector<8xf32>, %247: vector<1xf32>, %248: vector<1xf32>):  // 2 preds: ^bb4, ^bb6
          %249 = llvm.icmp "slt" %245, %151 : i64
          llvm.cond_br %249, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %250 = llvm.sub %151, %245 : i64
          %251 = llvm.icmp "slt" %250, %131 : i64
          %252 = llvm.select %251, %250, %131 : i1, i64
          %253 = llvm.icmp "sgt" %252, %132 : i64
          %254 = llvm.select %253, %80, %79 : i1, vector<64xi1>
          %255 = llvm.icmp "sgt" %252, %128 : i64
          %256 = llvm.select %255, %80, %79 : i1, vector<64xi1>
          %257 = llvm.mul %211, %165 : i64
          %258 = llvm.mul %245, %72 : i64
          %259 = llvm.add %257, %258 : i64
          %260 = llvm.mul %216, %129 : i64
          %261 = llvm.add %259, %260 : i64
          %262 = llvm.add %261, %132 : i64
          %263 = llvm.getelementptr %166[%262] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %264 = llvm.intr.masked.load %263, %254, %120 {alignment = 2 : i32} : (!llvm.ptr, vector<64xi1>, vector<64xf16>) -> vector<64xf16>
          %265 = llvm.add %245, %128 : i64
          %266 = llvm.mul %265, %72 : i64
          %267 = llvm.add %257, %266 : i64
          %268 = llvm.add %267, %260 : i64
          %269 = llvm.add %268, %132 : i64
          %270 = llvm.getelementptr %166[%269] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %271 = llvm.intr.masked.load %270, %256, %120 {alignment = 2 : i32} : (!llvm.ptr, vector<64xi1>, vector<64xf16>) -> vector<64xf16>
          %272 = llvm.fpext %264 : vector<64xf16> to vector<64xf32>
          %273 = llvm.fpext %271 : vector<64xf16> to vector<64xf32>
          %274 = llvm.shufflevector %272, %272 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<64xf32> 
          %275 = llvm.shufflevector %274, %116 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %276 = llvm.shufflevector %273, %273 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<64xf32> 
          %277 = llvm.shufflevector %276, %275 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf32> 
          %278 = llvm.shufflevector %277, %277 [0, 64, 1, 65, 2, 66, 3, 67, 4, 68, 5, 69, 6, 70, 7, 71, 8, 72, 9, 73, 10, 74, 11, 75, 12, 76, 13, 77, 14, 78, 15, 79, 16, 80, 17, 81, 18, 82, 19, 83, 20, 84, 21, 85, 22, 86, 23, 87, 24, 88, 25, 89, 26, 90, 27, 91, 28, 92, 29, 93, 30, 94, 31, 95, 32, 96, 33, 97, 34, 98, 35, 99, 36, 100, 37, 101, 38, 102, 39, 103, 40, 104, 41, 105, 42, 106, 43, 107, 44, 108, 45, 109, 46, 110, 47, 111, 48, 112, 49, 113, 50, 114, 51, 115, 52, 116, 53, 117, 54, 118, 55, 119, 56, 120, 57, 121, 58, 122, 59, 123, 60, 124, 61, 125, 62, 126, 63, 127] : vector<128xf32> 
          %279 = llvm.shufflevector %278, %278 [0, 1] : vector<128xf32> 
          %280 = llvm.shufflevector %278, %278 [2, 3] : vector<128xf32> 
          %281 = llvm.shufflevector %278, %278 [4, 5] : vector<128xf32> 
          %282 = llvm.shufflevector %278, %278 [6, 7] : vector<128xf32> 
          %283 = llvm.shufflevector %278, %278 [8, 9] : vector<128xf32> 
          %284 = llvm.shufflevector %278, %278 [10, 11] : vector<128xf32> 
          %285 = llvm.shufflevector %278, %278 [12, 13] : vector<128xf32> 
          %286 = llvm.shufflevector %278, %278 [14, 15] : vector<128xf32> 
          %287 = llvm.shufflevector %278, %278 [16, 17] : vector<128xf32> 
          %288 = llvm.shufflevector %278, %278 [18, 19] : vector<128xf32> 
          %289 = llvm.shufflevector %278, %278 [20, 21] : vector<128xf32> 
          %290 = llvm.shufflevector %278, %278 [22, 23] : vector<128xf32> 
          %291 = llvm.shufflevector %278, %278 [24, 25] : vector<128xf32> 
          %292 = llvm.shufflevector %278, %278 [26, 27] : vector<128xf32> 
          %293 = llvm.shufflevector %278, %278 [28, 29] : vector<128xf32> 
          %294 = llvm.shufflevector %278, %278 [30, 31] : vector<128xf32> 
          %295 = llvm.shufflevector %278, %278 [32, 33] : vector<128xf32> 
          %296 = llvm.shufflevector %278, %278 [34, 35] : vector<128xf32> 
          %297 = llvm.shufflevector %278, %278 [36, 37] : vector<128xf32> 
          %298 = llvm.shufflevector %278, %278 [38, 39] : vector<128xf32> 
          %299 = llvm.shufflevector %278, %278 [40, 41] : vector<128xf32> 
          %300 = llvm.shufflevector %278, %278 [42, 43] : vector<128xf32> 
          %301 = llvm.shufflevector %278, %278 [44, 45] : vector<128xf32> 
          %302 = llvm.shufflevector %278, %278 [46, 47] : vector<128xf32> 
          %303 = llvm.shufflevector %278, %278 [48, 49] : vector<128xf32> 
          %304 = llvm.shufflevector %278, %278 [50, 51] : vector<128xf32> 
          %305 = llvm.shufflevector %278, %278 [52, 53] : vector<128xf32> 
          %306 = llvm.shufflevector %278, %278 [54, 55] : vector<128xf32> 
          %307 = llvm.shufflevector %278, %278 [56, 57] : vector<128xf32> 
          %308 = llvm.shufflevector %278, %278 [58, 59] : vector<128xf32> 
          %309 = llvm.shufflevector %278, %278 [60, 61] : vector<128xf32> 
          %310 = llvm.shufflevector %278, %278 [62, 63] : vector<128xf32> 
          %311 = llvm.shufflevector %278, %278 [64, 65] : vector<128xf32> 
          %312 = llvm.shufflevector %278, %278 [66, 67] : vector<128xf32> 
          %313 = llvm.shufflevector %278, %278 [68, 69] : vector<128xf32> 
          %314 = llvm.shufflevector %278, %278 [70, 71] : vector<128xf32> 
          %315 = llvm.shufflevector %278, %278 [72, 73] : vector<128xf32> 
          %316 = llvm.shufflevector %278, %278 [74, 75] : vector<128xf32> 
          %317 = llvm.shufflevector %278, %278 [76, 77] : vector<128xf32> 
          %318 = llvm.shufflevector %278, %278 [78, 79] : vector<128xf32> 
          %319 = llvm.shufflevector %278, %278 [80, 81] : vector<128xf32> 
          %320 = llvm.shufflevector %278, %278 [82, 83] : vector<128xf32> 
          %321 = llvm.shufflevector %278, %278 [84, 85] : vector<128xf32> 
          %322 = llvm.shufflevector %278, %278 [86, 87] : vector<128xf32> 
          %323 = llvm.shufflevector %278, %278 [88, 89] : vector<128xf32> 
          %324 = llvm.shufflevector %278, %278 [90, 91] : vector<128xf32> 
          %325 = llvm.shufflevector %278, %278 [92, 93] : vector<128xf32> 
          %326 = llvm.shufflevector %278, %278 [94, 95] : vector<128xf32> 
          %327 = llvm.shufflevector %278, %278 [96, 97] : vector<128xf32> 
          %328 = llvm.shufflevector %278, %278 [98, 99] : vector<128xf32> 
          %329 = llvm.shufflevector %278, %278 [100, 101] : vector<128xf32> 
          %330 = llvm.shufflevector %278, %278 [102, 103] : vector<128xf32> 
          %331 = llvm.shufflevector %278, %278 [104, 105] : vector<128xf32> 
          %332 = llvm.shufflevector %278, %278 [106, 107] : vector<128xf32> 
          %333 = llvm.shufflevector %278, %278 [108, 109] : vector<128xf32> 
          %334 = llvm.shufflevector %278, %278 [110, 111] : vector<128xf32> 
          %335 = llvm.shufflevector %278, %278 [112, 113] : vector<128xf32> 
          %336 = llvm.shufflevector %278, %278 [114, 115] : vector<128xf32> 
          %337 = llvm.shufflevector %278, %278 [116, 117] : vector<128xf32> 
          %338 = llvm.shufflevector %278, %278 [118, 119] : vector<128xf32> 
          %339 = llvm.shufflevector %278, %278 [120, 121] : vector<128xf32> 
          %340 = llvm.shufflevector %278, %278 [122, 123] : vector<128xf32> 
          %341 = llvm.shufflevector %278, %278 [124, 125] : vector<128xf32> 
          %342 = llvm.shufflevector %278, %278 [126, 127] : vector<128xf32> 
          %343 = llvm.extractelement %242[%66 : i64] : vector<64xf32>
          %344 = llvm.trunc %252 : i64 to i32
          %345 = llvm.insertelement %344, %65[%64 : i32] : vector<2xi32>
          %346 = llvm.shufflevector %345, %65 [0, 0] : vector<2xi32> 
          %347 = llvm.icmp "sgt" %346, %119 : vector<2xi32>
          %348 = llvm.insertelement %343, %63[%64 : i32] : vector<2xf32>
          %349 = llvm.shufflevector %348, %63 [0, 0] : vector<2xf32> 
          %350 = llvm.intr.fmuladd(%279, %349, %123) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %351 = llvm.select %347, %350, %123 : vector<2xi1>, vector<2xf32>
          %352 = llvm.extractelement %242[%70 : i64] : vector<64xf32>
          %353 = llvm.insertelement %352, %63[%64 : i32] : vector<2xf32>
          %354 = llvm.shufflevector %353, %63 [0, 0] : vector<2xf32> 
          %355 = llvm.intr.fmuladd(%280, %354, %351) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %356 = llvm.select %347, %355, %123 : vector<2xi1>, vector<2xf32>
          %357 = llvm.extractelement %242[%62 : i64] : vector<64xf32>
          %358 = llvm.insertelement %357, %63[%64 : i32] : vector<2xf32>
          %359 = llvm.shufflevector %358, %63 [0, 0] : vector<2xf32> 
          %360 = llvm.intr.fmuladd(%281, %359, %356) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %361 = llvm.select %347, %360, %123 : vector<2xi1>, vector<2xf32>
          %362 = llvm.extractelement %242[%61 : i64] : vector<64xf32>
          %363 = llvm.insertelement %362, %63[%64 : i32] : vector<2xf32>
          %364 = llvm.shufflevector %363, %63 [0, 0] : vector<2xf32> 
          %365 = llvm.intr.fmuladd(%282, %364, %361) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %366 = llvm.select %347, %365, %123 : vector<2xi1>, vector<2xf32>
          %367 = llvm.extractelement %242[%60 : i64] : vector<64xf32>
          %368 = llvm.insertelement %367, %63[%64 : i32] : vector<2xf32>
          %369 = llvm.shufflevector %368, %63 [0, 0] : vector<2xf32> 
          %370 = llvm.intr.fmuladd(%283, %369, %366) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %371 = llvm.select %347, %370, %123 : vector<2xi1>, vector<2xf32>
          %372 = llvm.extractelement %242[%59 : i64] : vector<64xf32>
          %373 = llvm.insertelement %372, %63[%64 : i32] : vector<2xf32>
          %374 = llvm.shufflevector %373, %63 [0, 0] : vector<2xf32> 
          %375 = llvm.intr.fmuladd(%284, %374, %371) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %376 = llvm.select %347, %375, %123 : vector<2xi1>, vector<2xf32>
          %377 = llvm.extractelement %242[%58 : i64] : vector<64xf32>
          %378 = llvm.insertelement %377, %63[%64 : i32] : vector<2xf32>
          %379 = llvm.shufflevector %378, %63 [0, 0] : vector<2xf32> 
          %380 = llvm.intr.fmuladd(%285, %379, %376) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %381 = llvm.select %347, %380, %123 : vector<2xi1>, vector<2xf32>
          %382 = llvm.extractelement %242[%57 : i64] : vector<64xf32>
          %383 = llvm.insertelement %382, %63[%64 : i32] : vector<2xf32>
          %384 = llvm.shufflevector %383, %63 [0, 0] : vector<2xf32> 
          %385 = llvm.intr.fmuladd(%286, %384, %381) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %386 = llvm.select %347, %385, %123 : vector<2xi1>, vector<2xf32>
          %387 = llvm.extractelement %242[%75 : i64] : vector<64xf32>
          %388 = llvm.insertelement %387, %63[%64 : i32] : vector<2xf32>
          %389 = llvm.shufflevector %388, %63 [0, 0] : vector<2xf32> 
          %390 = llvm.intr.fmuladd(%287, %389, %386) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %391 = llvm.select %347, %390, %123 : vector<2xi1>, vector<2xf32>
          %392 = llvm.extractelement %242[%56 : i64] : vector<64xf32>
          %393 = llvm.insertelement %392, %63[%64 : i32] : vector<2xf32>
          %394 = llvm.shufflevector %393, %63 [0, 0] : vector<2xf32> 
          %395 = llvm.intr.fmuladd(%288, %394, %391) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %396 = llvm.select %347, %395, %123 : vector<2xi1>, vector<2xf32>
          %397 = llvm.extractelement %242[%55 : i64] : vector<64xf32>
          %398 = llvm.insertelement %397, %63[%64 : i32] : vector<2xf32>
          %399 = llvm.shufflevector %398, %63 [0, 0] : vector<2xf32> 
          %400 = llvm.intr.fmuladd(%289, %399, %396) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %401 = llvm.select %347, %400, %123 : vector<2xi1>, vector<2xf32>
          %402 = llvm.extractelement %242[%54 : i64] : vector<64xf32>
          %403 = llvm.insertelement %402, %63[%64 : i32] : vector<2xf32>
          %404 = llvm.shufflevector %403, %63 [0, 0] : vector<2xf32> 
          %405 = llvm.intr.fmuladd(%290, %404, %401) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %406 = llvm.select %347, %405, %123 : vector<2xi1>, vector<2xf32>
          %407 = llvm.extractelement %242[%53 : i64] : vector<64xf32>
          %408 = llvm.insertelement %407, %63[%64 : i32] : vector<2xf32>
          %409 = llvm.shufflevector %408, %63 [0, 0] : vector<2xf32> 
          %410 = llvm.intr.fmuladd(%291, %409, %406) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %411 = llvm.select %347, %410, %123 : vector<2xi1>, vector<2xf32>
          %412 = llvm.extractelement %242[%52 : i64] : vector<64xf32>
          %413 = llvm.insertelement %412, %63[%64 : i32] : vector<2xf32>
          %414 = llvm.shufflevector %413, %63 [0, 0] : vector<2xf32> 
          %415 = llvm.intr.fmuladd(%292, %414, %411) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %416 = llvm.select %347, %415, %123 : vector<2xi1>, vector<2xf32>
          %417 = llvm.extractelement %242[%51 : i64] : vector<64xf32>
          %418 = llvm.insertelement %417, %63[%64 : i32] : vector<2xf32>
          %419 = llvm.shufflevector %418, %63 [0, 0] : vector<2xf32> 
          %420 = llvm.intr.fmuladd(%293, %419, %416) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %421 = llvm.select %347, %420, %123 : vector<2xi1>, vector<2xf32>
          %422 = llvm.extractelement %242[%50 : i64] : vector<64xf32>
          %423 = llvm.insertelement %422, %63[%64 : i32] : vector<2xf32>
          %424 = llvm.shufflevector %423, %63 [0, 0] : vector<2xf32> 
          %425 = llvm.intr.fmuladd(%294, %424, %421) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %426 = llvm.select %347, %425, %123 : vector<2xi1>, vector<2xf32>
          %427 = llvm.extractelement %242[%76 : i64] : vector<64xf32>
          %428 = llvm.insertelement %427, %63[%64 : i32] : vector<2xf32>
          %429 = llvm.shufflevector %428, %63 [0, 0] : vector<2xf32> 
          %430 = llvm.intr.fmuladd(%295, %429, %426) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %431 = llvm.select %347, %430, %123 : vector<2xi1>, vector<2xf32>
          %432 = llvm.extractelement %242[%49 : i64] : vector<64xf32>
          %433 = llvm.insertelement %432, %63[%64 : i32] : vector<2xf32>
          %434 = llvm.shufflevector %433, %63 [0, 0] : vector<2xf32> 
          %435 = llvm.intr.fmuladd(%296, %434, %431) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %436 = llvm.select %347, %435, %123 : vector<2xi1>, vector<2xf32>
          %437 = llvm.extractelement %242[%48 : i64] : vector<64xf32>
          %438 = llvm.insertelement %437, %63[%64 : i32] : vector<2xf32>
          %439 = llvm.shufflevector %438, %63 [0, 0] : vector<2xf32> 
          %440 = llvm.intr.fmuladd(%297, %439, %436) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %441 = llvm.select %347, %440, %123 : vector<2xi1>, vector<2xf32>
          %442 = llvm.extractelement %242[%47 : i64] : vector<64xf32>
          %443 = llvm.insertelement %442, %63[%64 : i32] : vector<2xf32>
          %444 = llvm.shufflevector %443, %63 [0, 0] : vector<2xf32> 
          %445 = llvm.intr.fmuladd(%298, %444, %441) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %446 = llvm.select %347, %445, %123 : vector<2xi1>, vector<2xf32>
          %447 = llvm.extractelement %242[%46 : i64] : vector<64xf32>
          %448 = llvm.insertelement %447, %63[%64 : i32] : vector<2xf32>
          %449 = llvm.shufflevector %448, %63 [0, 0] : vector<2xf32> 
          %450 = llvm.intr.fmuladd(%299, %449, %446) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %451 = llvm.select %347, %450, %123 : vector<2xi1>, vector<2xf32>
          %452 = llvm.extractelement %242[%45 : i64] : vector<64xf32>
          %453 = llvm.insertelement %452, %63[%64 : i32] : vector<2xf32>
          %454 = llvm.shufflevector %453, %63 [0, 0] : vector<2xf32> 
          %455 = llvm.intr.fmuladd(%300, %454, %451) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %456 = llvm.select %347, %455, %123 : vector<2xi1>, vector<2xf32>
          %457 = llvm.extractelement %242[%44 : i64] : vector<64xf32>
          %458 = llvm.insertelement %457, %63[%64 : i32] : vector<2xf32>
          %459 = llvm.shufflevector %458, %63 [0, 0] : vector<2xf32> 
          %460 = llvm.intr.fmuladd(%301, %459, %456) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %461 = llvm.select %347, %460, %123 : vector<2xi1>, vector<2xf32>
          %462 = llvm.extractelement %242[%43 : i64] : vector<64xf32>
          %463 = llvm.insertelement %462, %63[%64 : i32] : vector<2xf32>
          %464 = llvm.shufflevector %463, %63 [0, 0] : vector<2xf32> 
          %465 = llvm.intr.fmuladd(%302, %464, %461) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %466 = llvm.select %347, %465, %123 : vector<2xi1>, vector<2xf32>
          %467 = llvm.extractelement %242[%42 : i64] : vector<64xf32>
          %468 = llvm.insertelement %467, %63[%64 : i32] : vector<2xf32>
          %469 = llvm.shufflevector %468, %63 [0, 0] : vector<2xf32> 
          %470 = llvm.intr.fmuladd(%303, %469, %466) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %471 = llvm.select %347, %470, %123 : vector<2xi1>, vector<2xf32>
          %472 = llvm.extractelement %242[%41 : i64] : vector<64xf32>
          %473 = llvm.insertelement %472, %63[%64 : i32] : vector<2xf32>
          %474 = llvm.shufflevector %473, %63 [0, 0] : vector<2xf32> 
          %475 = llvm.intr.fmuladd(%304, %474, %471) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %476 = llvm.select %347, %475, %123 : vector<2xi1>, vector<2xf32>
          %477 = llvm.extractelement %242[%40 : i64] : vector<64xf32>
          %478 = llvm.insertelement %477, %63[%64 : i32] : vector<2xf32>
          %479 = llvm.shufflevector %478, %63 [0, 0] : vector<2xf32> 
          %480 = llvm.intr.fmuladd(%305, %479, %476) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %481 = llvm.select %347, %480, %123 : vector<2xi1>, vector<2xf32>
          %482 = llvm.extractelement %242[%39 : i64] : vector<64xf32>
          %483 = llvm.insertelement %482, %63[%64 : i32] : vector<2xf32>
          %484 = llvm.shufflevector %483, %63 [0, 0] : vector<2xf32> 
          %485 = llvm.intr.fmuladd(%306, %484, %481) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %486 = llvm.select %347, %485, %123 : vector<2xi1>, vector<2xf32>
          %487 = llvm.extractelement %242[%38 : i64] : vector<64xf32>
          %488 = llvm.insertelement %487, %63[%64 : i32] : vector<2xf32>
          %489 = llvm.shufflevector %488, %63 [0, 0] : vector<2xf32> 
          %490 = llvm.intr.fmuladd(%307, %489, %486) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %491 = llvm.select %347, %490, %123 : vector<2xi1>, vector<2xf32>
          %492 = llvm.extractelement %242[%37 : i64] : vector<64xf32>
          %493 = llvm.insertelement %492, %63[%64 : i32] : vector<2xf32>
          %494 = llvm.shufflevector %493, %63 [0, 0] : vector<2xf32> 
          %495 = llvm.intr.fmuladd(%308, %494, %491) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %496 = llvm.select %347, %495, %123 : vector<2xi1>, vector<2xf32>
          %497 = llvm.extractelement %242[%36 : i64] : vector<64xf32>
          %498 = llvm.insertelement %497, %63[%64 : i32] : vector<2xf32>
          %499 = llvm.shufflevector %498, %63 [0, 0] : vector<2xf32> 
          %500 = llvm.intr.fmuladd(%309, %499, %496) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %501 = llvm.select %347, %500, %123 : vector<2xi1>, vector<2xf32>
          %502 = llvm.extractelement %242[%35 : i64] : vector<64xf32>
          %503 = llvm.insertelement %502, %63[%64 : i32] : vector<2xf32>
          %504 = llvm.shufflevector %503, %63 [0, 0] : vector<2xf32> 
          %505 = llvm.intr.fmuladd(%310, %504, %501) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %506 = llvm.select %347, %505, %123 : vector<2xi1>, vector<2xf32>
          %507 = llvm.extractelement %242[%34 : i64] : vector<64xf32>
          %508 = llvm.insertelement %507, %63[%64 : i32] : vector<2xf32>
          %509 = llvm.shufflevector %508, %63 [0, 0] : vector<2xf32> 
          %510 = llvm.intr.fmuladd(%311, %509, %506) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %511 = llvm.select %347, %510, %123 : vector<2xi1>, vector<2xf32>
          %512 = llvm.extractelement %242[%33 : i64] : vector<64xf32>
          %513 = llvm.insertelement %512, %63[%64 : i32] : vector<2xf32>
          %514 = llvm.shufflevector %513, %63 [0, 0] : vector<2xf32> 
          %515 = llvm.intr.fmuladd(%312, %514, %511) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %516 = llvm.select %347, %515, %123 : vector<2xi1>, vector<2xf32>
          %517 = llvm.extractelement %242[%32 : i64] : vector<64xf32>
          %518 = llvm.insertelement %517, %63[%64 : i32] : vector<2xf32>
          %519 = llvm.shufflevector %518, %63 [0, 0] : vector<2xf32> 
          %520 = llvm.intr.fmuladd(%313, %519, %516) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %521 = llvm.select %347, %520, %123 : vector<2xi1>, vector<2xf32>
          %522 = llvm.extractelement %242[%31 : i64] : vector<64xf32>
          %523 = llvm.insertelement %522, %63[%64 : i32] : vector<2xf32>
          %524 = llvm.shufflevector %523, %63 [0, 0] : vector<2xf32> 
          %525 = llvm.intr.fmuladd(%314, %524, %521) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %526 = llvm.select %347, %525, %123 : vector<2xi1>, vector<2xf32>
          %527 = llvm.extractelement %242[%30 : i64] : vector<64xf32>
          %528 = llvm.insertelement %527, %63[%64 : i32] : vector<2xf32>
          %529 = llvm.shufflevector %528, %63 [0, 0] : vector<2xf32> 
          %530 = llvm.intr.fmuladd(%315, %529, %526) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %531 = llvm.select %347, %530, %123 : vector<2xi1>, vector<2xf32>
          %532 = llvm.extractelement %242[%29 : i64] : vector<64xf32>
          %533 = llvm.insertelement %532, %63[%64 : i32] : vector<2xf32>
          %534 = llvm.shufflevector %533, %63 [0, 0] : vector<2xf32> 
          %535 = llvm.intr.fmuladd(%316, %534, %531) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %536 = llvm.select %347, %535, %123 : vector<2xi1>, vector<2xf32>
          %537 = llvm.extractelement %242[%28 : i64] : vector<64xf32>
          %538 = llvm.insertelement %537, %63[%64 : i32] : vector<2xf32>
          %539 = llvm.shufflevector %538, %63 [0, 0] : vector<2xf32> 
          %540 = llvm.intr.fmuladd(%317, %539, %536) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %541 = llvm.select %347, %540, %123 : vector<2xi1>, vector<2xf32>
          %542 = llvm.extractelement %242[%27 : i64] : vector<64xf32>
          %543 = llvm.insertelement %542, %63[%64 : i32] : vector<2xf32>
          %544 = llvm.shufflevector %543, %63 [0, 0] : vector<2xf32> 
          %545 = llvm.intr.fmuladd(%318, %544, %541) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %546 = llvm.select %347, %545, %123 : vector<2xi1>, vector<2xf32>
          %547 = llvm.extractelement %242[%26 : i64] : vector<64xf32>
          %548 = llvm.insertelement %547, %63[%64 : i32] : vector<2xf32>
          %549 = llvm.shufflevector %548, %63 [0, 0] : vector<2xf32> 
          %550 = llvm.intr.fmuladd(%319, %549, %546) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %551 = llvm.select %347, %550, %123 : vector<2xi1>, vector<2xf32>
          %552 = llvm.extractelement %242[%25 : i64] : vector<64xf32>
          %553 = llvm.insertelement %552, %63[%64 : i32] : vector<2xf32>
          %554 = llvm.shufflevector %553, %63 [0, 0] : vector<2xf32> 
          %555 = llvm.intr.fmuladd(%320, %554, %551) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %556 = llvm.select %347, %555, %123 : vector<2xi1>, vector<2xf32>
          %557 = llvm.extractelement %242[%24 : i64] : vector<64xf32>
          %558 = llvm.insertelement %557, %63[%64 : i32] : vector<2xf32>
          %559 = llvm.shufflevector %558, %63 [0, 0] : vector<2xf32> 
          %560 = llvm.intr.fmuladd(%321, %559, %556) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %561 = llvm.select %347, %560, %123 : vector<2xi1>, vector<2xf32>
          %562 = llvm.extractelement %242[%23 : i64] : vector<64xf32>
          %563 = llvm.insertelement %562, %63[%64 : i32] : vector<2xf32>
          %564 = llvm.shufflevector %563, %63 [0, 0] : vector<2xf32> 
          %565 = llvm.intr.fmuladd(%322, %564, %561) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %566 = llvm.select %347, %565, %123 : vector<2xi1>, vector<2xf32>
          %567 = llvm.extractelement %242[%22 : i64] : vector<64xf32>
          %568 = llvm.insertelement %567, %63[%64 : i32] : vector<2xf32>
          %569 = llvm.shufflevector %568, %63 [0, 0] : vector<2xf32> 
          %570 = llvm.intr.fmuladd(%323, %569, %566) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %571 = llvm.select %347, %570, %123 : vector<2xi1>, vector<2xf32>
          %572 = llvm.extractelement %242[%21 : i64] : vector<64xf32>
          %573 = llvm.insertelement %572, %63[%64 : i32] : vector<2xf32>
          %574 = llvm.shufflevector %573, %63 [0, 0] : vector<2xf32> 
          %575 = llvm.intr.fmuladd(%324, %574, %571) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %576 = llvm.select %347, %575, %123 : vector<2xi1>, vector<2xf32>
          %577 = llvm.extractelement %242[%20 : i64] : vector<64xf32>
          %578 = llvm.insertelement %577, %63[%64 : i32] : vector<2xf32>
          %579 = llvm.shufflevector %578, %63 [0, 0] : vector<2xf32> 
          %580 = llvm.intr.fmuladd(%325, %579, %576) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %581 = llvm.select %347, %580, %123 : vector<2xi1>, vector<2xf32>
          %582 = llvm.extractelement %242[%19 : i64] : vector<64xf32>
          %583 = llvm.insertelement %582, %63[%64 : i32] : vector<2xf32>
          %584 = llvm.shufflevector %583, %63 [0, 0] : vector<2xf32> 
          %585 = llvm.intr.fmuladd(%326, %584, %581) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %586 = llvm.select %347, %585, %123 : vector<2xi1>, vector<2xf32>
          %587 = llvm.extractelement %242[%18 : i64] : vector<64xf32>
          %588 = llvm.insertelement %587, %63[%64 : i32] : vector<2xf32>
          %589 = llvm.shufflevector %588, %63 [0, 0] : vector<2xf32> 
          %590 = llvm.intr.fmuladd(%327, %589, %586) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %591 = llvm.select %347, %590, %123 : vector<2xi1>, vector<2xf32>
          %592 = llvm.extractelement %242[%17 : i64] : vector<64xf32>
          %593 = llvm.insertelement %592, %63[%64 : i32] : vector<2xf32>
          %594 = llvm.shufflevector %593, %63 [0, 0] : vector<2xf32> 
          %595 = llvm.intr.fmuladd(%328, %594, %591) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %596 = llvm.select %347, %595, %123 : vector<2xi1>, vector<2xf32>
          %597 = llvm.extractelement %242[%16 : i64] : vector<64xf32>
          %598 = llvm.insertelement %597, %63[%64 : i32] : vector<2xf32>
          %599 = llvm.shufflevector %598, %63 [0, 0] : vector<2xf32> 
          %600 = llvm.intr.fmuladd(%329, %599, %596) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %601 = llvm.select %347, %600, %123 : vector<2xi1>, vector<2xf32>
          %602 = llvm.extractelement %242[%15 : i64] : vector<64xf32>
          %603 = llvm.insertelement %602, %63[%64 : i32] : vector<2xf32>
          %604 = llvm.shufflevector %603, %63 [0, 0] : vector<2xf32> 
          %605 = llvm.intr.fmuladd(%330, %604, %601) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %606 = llvm.select %347, %605, %123 : vector<2xi1>, vector<2xf32>
          %607 = llvm.extractelement %242[%14 : i64] : vector<64xf32>
          %608 = llvm.insertelement %607, %63[%64 : i32] : vector<2xf32>
          %609 = llvm.shufflevector %608, %63 [0, 0] : vector<2xf32> 
          %610 = llvm.intr.fmuladd(%331, %609, %606) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %611 = llvm.select %347, %610, %123 : vector<2xi1>, vector<2xf32>
          %612 = llvm.extractelement %242[%13 : i64] : vector<64xf32>
          %613 = llvm.insertelement %612, %63[%64 : i32] : vector<2xf32>
          %614 = llvm.shufflevector %613, %63 [0, 0] : vector<2xf32> 
          %615 = llvm.intr.fmuladd(%332, %614, %611) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %616 = llvm.select %347, %615, %123 : vector<2xi1>, vector<2xf32>
          %617 = llvm.extractelement %242[%12 : i64] : vector<64xf32>
          %618 = llvm.insertelement %617, %63[%64 : i32] : vector<2xf32>
          %619 = llvm.shufflevector %618, %63 [0, 0] : vector<2xf32> 
          %620 = llvm.intr.fmuladd(%333, %619, %616) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %621 = llvm.select %347, %620, %123 : vector<2xi1>, vector<2xf32>
          %622 = llvm.extractelement %242[%11 : i64] : vector<64xf32>
          %623 = llvm.insertelement %622, %63[%64 : i32] : vector<2xf32>
          %624 = llvm.shufflevector %623, %63 [0, 0] : vector<2xf32> 
          %625 = llvm.intr.fmuladd(%334, %624, %621) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %626 = llvm.select %347, %625, %123 : vector<2xi1>, vector<2xf32>
          %627 = llvm.extractelement %242[%10 : i64] : vector<64xf32>
          %628 = llvm.insertelement %627, %63[%64 : i32] : vector<2xf32>
          %629 = llvm.shufflevector %628, %63 [0, 0] : vector<2xf32> 
          %630 = llvm.intr.fmuladd(%335, %629, %626) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %631 = llvm.select %347, %630, %123 : vector<2xi1>, vector<2xf32>
          %632 = llvm.extractelement %242[%9 : i64] : vector<64xf32>
          %633 = llvm.insertelement %632, %63[%64 : i32] : vector<2xf32>
          %634 = llvm.shufflevector %633, %63 [0, 0] : vector<2xf32> 
          %635 = llvm.intr.fmuladd(%336, %634, %631) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %636 = llvm.select %347, %635, %123 : vector<2xi1>, vector<2xf32>
          %637 = llvm.extractelement %242[%8 : i64] : vector<64xf32>
          %638 = llvm.insertelement %637, %63[%64 : i32] : vector<2xf32>
          %639 = llvm.shufflevector %638, %63 [0, 0] : vector<2xf32> 
          %640 = llvm.intr.fmuladd(%337, %639, %636) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %641 = llvm.select %347, %640, %123 : vector<2xi1>, vector<2xf32>
          %642 = llvm.extractelement %242[%7 : i64] : vector<64xf32>
          %643 = llvm.insertelement %642, %63[%64 : i32] : vector<2xf32>
          %644 = llvm.shufflevector %643, %63 [0, 0] : vector<2xf32> 
          %645 = llvm.intr.fmuladd(%338, %644, %641) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %646 = llvm.select %347, %645, %123 : vector<2xi1>, vector<2xf32>
          %647 = llvm.extractelement %242[%6 : i64] : vector<64xf32>
          %648 = llvm.insertelement %647, %63[%64 : i32] : vector<2xf32>
          %649 = llvm.shufflevector %648, %63 [0, 0] : vector<2xf32> 
          %650 = llvm.intr.fmuladd(%339, %649, %646) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %651 = llvm.select %347, %650, %123 : vector<2xi1>, vector<2xf32>
          %652 = llvm.extractelement %242[%5 : i64] : vector<64xf32>
          %653 = llvm.insertelement %652, %63[%64 : i32] : vector<2xf32>
          %654 = llvm.shufflevector %653, %63 [0, 0] : vector<2xf32> 
          %655 = llvm.intr.fmuladd(%340, %654, %651) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %656 = llvm.select %347, %655, %123 : vector<2xi1>, vector<2xf32>
          %657 = llvm.extractelement %242[%4 : i64] : vector<64xf32>
          %658 = llvm.insertelement %657, %63[%64 : i32] : vector<2xf32>
          %659 = llvm.shufflevector %658, %63 [0, 0] : vector<2xf32> 
          %660 = llvm.intr.fmuladd(%341, %659, %656) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %661 = llvm.select %347, %660, %123 : vector<2xi1>, vector<2xf32>
          %662 = llvm.extractelement %242[%3 : i64] : vector<64xf32>
          %663 = llvm.insertelement %662, %63[%64 : i32] : vector<2xf32>
          %664 = llvm.shufflevector %663, %63 [0, 0] : vector<2xf32> 
          %665 = llvm.intr.fmuladd(%342, %664, %661) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %666 = llvm.select %347, %665, %123 : vector<2xi1>, vector<2xf32>
          %667 = llvm.mul %211, %181 : i64
          %668 = llvm.mul %216, %180 : i64
          %669 = llvm.add %667, %668 : i64
          %670 = llvm.mul %226, %179 : i64
          %671 = llvm.add %669, %670 : i64
          %672 = llvm.mul %230, %178 : i64
          %673 = llvm.add %671, %672 : i64
          %674 = llvm.add %673, %245 : i64
          %675 = llvm.getelementptr %182[%674] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %676 = llvm.intr.masked.load %675, %347, %118 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %677 = llvm.fpext %676 : vector<2xf16> to vector<2xf32>
          %678 = llvm.fmul %677, %122 {fastmathFlags = #llvm.fastmath<contract>} : vector<2xf32>
          %679 = llvm.fadd %666, %678 {fastmathFlags = #llvm.fastmath<contract>} : vector<2xf32>
          %680 = llvm.extractelement %247[%66 : i64] : vector<1xf32>
          %681 = llvm.select %347, %679, %2 : vector<2xi1>, vector<2xf32>
          %682 = llvm.intr.vector.reduce.fmaximum(%681) : (vector<2xf32>) -> f32
          %683 = llvm.intr.maximum(%682, %680) : (f32, f32) -> f32
          %684 = llvm.insertelement %683, %124[%66 : i64] : vector<1xf32>
          %685 = llvm.fsub %247, %684 {fastmathFlags = #llvm.fastmath<contract>} : vector<1xf32>
          %686 = llvm.fmul %685, %113 {fastmathFlags = #llvm.fastmath<contract>} : vector<1xf32>
          %687 = llvm.fcmp "uge" %686, %103 : vector<1xf32>
          %688 = llvm.select %687, %686, %103 : vector<1xi1>, vector<1xf32>
          %689 = llvm.fcmp "ule" %688, %102 : vector<1xf32>
          %690 = llvm.select %689, %688, %102 : vector<1xi1>, vector<1xf32>
          %691 = llvm.intr.fma(%690, %111, %112) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %692 = llvm.intr.floor(%691) : (vector<1xf32>) -> vector<1xf32>
          %693 = llvm.fcmp "uge" %692, %101 : vector<1xf32>
          %694 = llvm.select %693, %692, %101 : vector<1xi1>, vector<1xf32>
          %695 = llvm.fcmp "ule" %694, %100 : vector<1xf32>
          %696 = llvm.select %695, %694, %100 : vector<1xi1>, vector<1xf32>
          %697 = llvm.intr.fma(%110, %696, %690) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %698 = llvm.intr.fma(%109, %696, %697) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %699 = llvm.intr.fma(%698, %108, %107) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %700 = llvm.intr.fma(%699, %698, %106) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %701 = llvm.intr.fma(%700, %698, %105) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %702 = llvm.intr.fma(%701, %698, %104) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %703 = llvm.intr.fma(%702, %698, %112) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %704 = llvm.fmul %698, %698 {fastmathFlags = #llvm.fastmath<contract>} : vector<1xf32>
          %705 = llvm.intr.fma(%703, %704, %698) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %706 = llvm.fadd %705, %121 {fastmathFlags = #llvm.fastmath<contract>} : vector<1xf32>
          %707 = llvm.fptosi %696 : vector<1xf32> to vector<1xi32>
          %708 = llvm.add %707, %98 : vector<1xi32>
          %709 = llvm.shl %708, %99 : vector<1xi32>
          %710 = llvm.bitcast %709 : vector<1xi32> to vector<1xf32>
          %711 = llvm.fmul %706, %710 {fastmathFlags = #llvm.fastmath<contract>} : vector<1xf32>
          %712 = llvm.extractelement %711[%66 : i64] : vector<1xf32>
          %713 = llvm.extractelement %248[%66 : i64] : vector<1xf32>
          %714 = llvm.fmul %712, %713 {fastmathFlags = #llvm.fastmath<contract>} : f32
          %715 = llvm.insertelement %683, %63[%64 : i32] : vector<2xf32>
          %716 = llvm.shufflevector %715, %63 [0, 0] : vector<2xf32> 
          %717 = llvm.fsub %679, %716 {fastmathFlags = #llvm.fastmath<contract>} : vector<2xf32>
          %718 = llvm.fmul %717, %97 {fastmathFlags = #llvm.fastmath<contract>} : vector<2xf32>
          %719 = llvm.fcmp "uge" %718, %87 : vector<2xf32>
          %720 = llvm.select %719, %718, %87 : vector<2xi1>, vector<2xf32>
          %721 = llvm.fcmp "ule" %720, %86 : vector<2xf32>
          %722 = llvm.select %721, %720, %86 : vector<2xi1>, vector<2xf32>
          %723 = llvm.intr.fma(%722, %122, %96) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %724 = llvm.intr.floor(%723) : (vector<2xf32>) -> vector<2xf32>
          %725 = llvm.fcmp "uge" %724, %85 : vector<2xf32>
          %726 = llvm.select %725, %724, %85 : vector<2xi1>, vector<2xf32>
          %727 = llvm.fcmp "ule" %726, %84 : vector<2xf32>
          %728 = llvm.select %727, %726, %84 : vector<2xi1>, vector<2xf32>
          %729 = llvm.intr.fma(%94, %728, %722) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %730 = llvm.intr.fma(%93, %728, %729) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %731 = llvm.intr.fma(%730, %92, %91) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %732 = llvm.intr.fma(%731, %730, %90) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %733 = llvm.intr.fma(%732, %730, %89) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %734 = llvm.intr.fma(%733, %730, %88) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %735 = llvm.intr.fma(%734, %730, %96) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %736 = llvm.fmul %730, %730 {fastmathFlags = #llvm.fastmath<contract>} : vector<2xf32>
          %737 = llvm.intr.fma(%735, %736, %730) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %738 = llvm.fadd %737, %95 {fastmathFlags = #llvm.fastmath<contract>} : vector<2xf32>
          %739 = llvm.fptosi %728 : vector<2xf32> to vector<2xi32>
          %740 = llvm.add %739, %82 : vector<2xi32>
          %741 = llvm.shl %740, %83 : vector<2xi32>
          %742 = llvm.bitcast %741 : vector<2xi32> to vector<2xf32>
          %743 = llvm.fmul %738, %742 {fastmathFlags = #llvm.fastmath<contract>} : vector<2xf32>
          %744 = "llvm.intr.vp.reduce.fadd"(%714, %743, %347, %1) : (f32, vector<2xf32>, vector<2xi1>, i32) -> f32
          %745 = llvm.insertelement %744, %124[%66 : i64] : vector<1xf32>
          %746 = llvm.fptrunc %743 : vector<2xf32> to vector<2xf16>
          %747 = llvm.insertelement %712, %0[%64 : i32] : vector<8xf32>
          %748 = llvm.shufflevector %747, %0 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xf32> 
          %749 = llvm.fmul %748, %246 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %750 = llvm.select %253, %78, %77 : i1, vector<8xi1>
          %751 = llvm.select %255, %78, %77 : i1, vector<8xi1>
          %752 = llvm.add %261, %243 : i64
          %753 = llvm.getelementptr %172[%752] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %754 = llvm.intr.masked.load %753, %750, %117 {alignment = 2 : i32} : (!llvm.ptr, vector<8xi1>, vector<8xf16>) -> vector<8xf16>
          %755 = llvm.add %268, %243 : i64
          %756 = llvm.getelementptr %172[%755] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %757 = llvm.intr.masked.load %756, %751, %117 {alignment = 2 : i32} : (!llvm.ptr, vector<8xi1>, vector<8xf16>) -> vector<8xf16>
          %758 = llvm.fpext %746 : vector<2xf16> to vector<2xf32>
          %759 = llvm.fpext %754 : vector<8xf16> to vector<8xf32>
          %760 = llvm.fpext %757 : vector<8xf16> to vector<8xf32>
          %761 = llvm.extractelement %758[%66 : i64] : vector<2xf32>
          %762 = llvm.insertelement %761, %0[%64 : i32] : vector<8xf32>
          %763 = llvm.shufflevector %762, %0 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xf32> 
          %764 = llvm.intr.fmuladd(%759, %763, %749) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %765 = llvm.select %750, %764, %749 : vector<8xi1>, vector<8xf32>
          %766 = llvm.extractelement %758[%70 : i64] : vector<2xf32>
          %767 = llvm.insertelement %766, %0[%64 : i32] : vector<8xf32>
          %768 = llvm.shufflevector %767, %0 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xf32> 
          %769 = llvm.intr.fmuladd(%760, %768, %765) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %770 = llvm.select %751, %769, %765 : vector<8xi1>, vector<8xf32>
          %771 = llvm.add %245, %131 : i64
          llvm.br ^bb5(%771, %770, %684, %745 : i64, vector<8xf32>, vector<1xf32>, vector<1xf32>)
        ^bb7:  // pred: ^bb5
          %772 = llvm.fdiv %121, %248 : vector<1xf32>
          %773 = llvm.extractelement %772[%66 : i64] : vector<1xf32>
          %774 = llvm.insertelement %773, %0[%64 : i32] : vector<8xf32>
          %775 = llvm.shufflevector %774, %0 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xf32> 
          %776 = llvm.fmul %775, %246 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %777 = llvm.fptrunc %776 : vector<8xf32> to vector<8xf16>
          %778 = llvm.mul %211, %189 : i64
          %779 = llvm.mul %230, %68 : i64
          %780 = llvm.add %778, %779 : i64
          %781 = llvm.mul %216, %69 : i64
          %782 = llvm.add %780, %781 : i64
          %783 = llvm.mul %226, %129 : i64
          %784 = llvm.add %782, %783 : i64
          %785 = llvm.add %784, %243 : i64
          %786 = llvm.getelementptr %190[%785] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %777, %786 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %787 = llvm.add %243, %130 : i64
          llvm.br ^bb4(%787 : i64)
        ^bb8:  // pred: ^bb4
          %788 = llvm.add %228, %128 : i64
          llvm.br ^bb2(%788 : i64)
        ^bb9:  // pred: ^bb2
          %789 = llvm.add %226, %128 : i64
          llvm.br ^bb1(%789 : i64)
        ^bb10:  // pred: ^bb1
          llvm.return %64 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_38 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c32 = arith.constant 32 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c32 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c64 = arith.constant 64 : index
        %8 = arith.muli %7, %c64 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(0 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(8 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(2048 : index) : i64
          %6 = llvm.mlir.constant(-1 : index) : i64
          %7 = llvm.mlir.constant(-32 : index) : i64
          %8 = llvm.mlir.constant(3 : index) : i64
          %9 = llvm.mlir.constant(2 : index) : i64
          %10 = llvm.mlir.poison : vector<128xf32>
          %11 = llvm.mlir.poison : vector<128xf16>
          %12 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %13 = llvm.mlir.constant(1 : index) : i64
          %14 = llvm.mlir.constant(32 : index) : i64
          %15 = llvm.mlir.constant(4 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(262144 : index) : i64
          %19 = llvm.mlir.constant(200704000 : index) : i64
          %20 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %21 = llvm.extractvalue %20[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %21[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %21[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %22 : i32 to i64
          %28 = llvm.zext %24 : i32 to i64
          %29 = llvm.zext %26 : i32 to i64
          %30 = llvm.extractvalue %20[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%31, %16 : !llvm.ptr, i64)] : i1
          %32 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %33 = llvm.extractvalue %32[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %18, %3 : i64
          %36 = llvm.udiv %35, %3 : i64
          %37 = llvm.getelementptr %34[%36] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          llvm.intr.assume %4 ["align"(%37, %16 : !llvm.ptr, i64)] : i1
          %38 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %39 = llvm.extractvalue %38[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %40 = llvm.load %39 : !llvm.ptr -> !llvm.ptr
          %41 = llvm.mul %27, %3 : i64
          %42 = llvm.udiv %41, %2 : i64
          %43 = llvm.getelementptr %40[%42] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%43, %9 : !llvm.ptr, i64)] : i1
          %44 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %45 = llvm.extractvalue %44[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %46 = llvm.load %45 : !llvm.ptr -> !llvm.ptr
          %47 = llvm.mul %19, %3 : i64
          %48 = llvm.udiv %47, %2 : i64
          %49 = llvm.getelementptr %46[%48] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%49, %16 : !llvm.ptr, i64)] : i1
          %50 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %51 = llvm.extractvalue %50[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %52 = llvm.getelementptr %51[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %53 = llvm.load %52 : !llvm.ptr -> !llvm.ptr
          %54 = llvm.mul %28, %3 : i64
          %55 = llvm.udiv %54, %2 : i64
          %56 = llvm.getelementptr %53[%55] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%56, %9 : !llvm.ptr, i64)] : i1
          %57 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %58 = llvm.extractvalue %57[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %59 = llvm.zext %58 : i32 to i64
          %60 = llvm.sdiv %59, %16 : i64
          %61 = llvm.mul %60, %16 : i64
          %62 = llvm.icmp "ne" %59, %61 : i64
          %63 = llvm.icmp "slt" %59, %17 : i64
          %64 = llvm.and %62, %63 : i1
          %65 = llvm.add %60, %6 : i64
          %66 = llvm.select %64, %65, %60 : i1, i64
          %67 = llvm.srem %59, %16 : i64
          %68 = llvm.icmp "slt" %67, %17 : i64
          %69 = llvm.add %67, %16 overflow<nsw> : i64
          %70 = llvm.select %68, %69, %67 : i1, i64
          %71 = llvm.mul %66, %14 overflow<nsw> : i64
          %72 = llvm.mul %70, %14 overflow<nsw> : i64
          %73 = llvm.mul %66, %7 overflow<nsw> : i64
          %74 = llvm.add %73, %29 : i64
          %75 = llvm.icmp "slt" %74, %14 : i64
          %76 = llvm.select %75, %74, %14 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%77: i64):  // 2 preds: ^bb0, ^bb8
          %78 = llvm.icmp "slt" %77, %76 : i64
          llvm.cond_br %78, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %79 = llvm.add %77, %71 : i64
          llvm.br ^bb3(%17 : i64)
        ^bb3(%80: i64):  // 2 preds: ^bb2, ^bb7
          %81 = llvm.icmp "slt" %80, %14 : i64
          llvm.cond_br %81, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %82 = llvm.add %80, %72 : i64
          llvm.br ^bb5(%17, %12 : i64, vector<1xf32>)
        ^bb5(%83: i64, %84: vector<1xf32>):  // 2 preds: ^bb4, ^bb6
          %85 = llvm.icmp "slt" %83, %16 : i64
          llvm.cond_br %85, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %86 = llvm.mul %79, %5 : i64
          %87 = llvm.mul %83, %14 : i64
          %88 = llvm.add %86, %87 : i64
          %89 = llvm.add %88, %17 : i64
          %90 = llvm.getelementptr %43[%89] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %91 = llvm.load %90 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %92 = llvm.add %83, %13 : i64
          %93 = llvm.mul %92, %14 : i64
          %94 = llvm.add %86, %93 : i64
          %95 = llvm.add %94, %17 : i64
          %96 = llvm.getelementptr %43[%95] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %97 = llvm.load %96 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %98 = llvm.add %83, %9 : i64
          %99 = llvm.mul %98, %14 : i64
          %100 = llvm.add %86, %99 : i64
          %101 = llvm.add %100, %17 : i64
          %102 = llvm.getelementptr %43[%101] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %103 = llvm.load %102 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %104 = llvm.add %83, %8 : i64
          %105 = llvm.mul %104, %14 : i64
          %106 = llvm.add %86, %105 : i64
          %107 = llvm.add %106, %17 : i64
          %108 = llvm.getelementptr %43[%107] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %109 = llvm.load %108 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %110 = llvm.mul %82, %16 : i64
          %111 = llvm.add %110, %83 : i64
          %112 = llvm.getelementptr %31[%111] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %113 = llvm.load %112 {alignment = 2 : i64} : !llvm.ptr -> vector<4xf16>
          %114 = llvm.shufflevector %113, %113 [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<4xf16> 
          %115 = llvm.shufflevector %114, %11 [0, 1, 2, 3, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %116 = llvm.shufflevector %114, %115 [128, 129, 130, 131, 0, 1, 2, 3, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %117 = llvm.shufflevector %114, %116 [128, 129, 130, 131, 132, 133, 134, 135, 0, 1, 2, 3, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %118 = llvm.shufflevector %114, %117 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 0, 1, 2, 3, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %119 = llvm.shufflevector %114, %118 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 0, 1, 2, 3, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %120 = llvm.shufflevector %114, %119 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 0, 1, 2, 3, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %121 = llvm.shufflevector %114, %120 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 0, 1, 2, 3, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %122 = llvm.shufflevector %114, %121 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 0, 1, 2, 3, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %123 = llvm.shufflevector %114, %122 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %124 = llvm.shufflevector %114, %123 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 0, 1, 2, 3, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %125 = llvm.shufflevector %114, %124 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 0, 1, 2, 3, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %126 = llvm.shufflevector %114, %125 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 0, 1, 2, 3, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %127 = llvm.shufflevector %114, %126 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 0, 1, 2, 3, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %128 = llvm.shufflevector %114, %127 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 0, 1, 2, 3, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %129 = llvm.shufflevector %114, %128 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 0, 1, 2, 3, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %130 = llvm.shufflevector %114, %129 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 0, 1, 2, 3, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %131 = llvm.shufflevector %114, %130 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %132 = llvm.shufflevector %114, %131 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 0, 1, 2, 3, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %133 = llvm.shufflevector %114, %132 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 0, 1, 2, 3, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %134 = llvm.shufflevector %114, %133 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 0, 1, 2, 3, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %135 = llvm.shufflevector %114, %134 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 0, 1, 2, 3, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %136 = llvm.shufflevector %114, %135 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 0, 1, 2, 3, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %137 = llvm.shufflevector %114, %136 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 0, 1, 2, 3, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %138 = llvm.shufflevector %114, %137 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 0, 1, 2, 3, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %139 = llvm.shufflevector %114, %138 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %140 = llvm.shufflevector %114, %139 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 0, 1, 2, 3, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %141 = llvm.shufflevector %114, %140 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 0, 1, 2, 3, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %142 = llvm.shufflevector %114, %141 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 0, 1, 2, 3, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %143 = llvm.shufflevector %114, %142 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 0, 1, 2, 3, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %144 = llvm.shufflevector %114, %143 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 0, 1, 2, 3, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %145 = llvm.shufflevector %114, %144 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 0, 1, 2, 3, 252, 253, 254, 255] : vector<128xf16> 
          %146 = llvm.shufflevector %114, %145 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 0, 1, 2, 3] : vector<128xf16> 
          %147 = llvm.shufflevector %146, %146 [0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64, 68, 72, 76, 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, 124, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, 122, 126, 3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63, 67, 71, 75, 79, 83, 87, 91, 95, 99, 103, 107, 111, 115, 119, 123, 127] : vector<128xf16> 
          %148 = llvm.shufflevector %147, %147 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf16> 
          %149 = llvm.shufflevector %147, %147 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf16> 
          %150 = llvm.shufflevector %147, %147 [64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] : vector<128xf16> 
          %151 = llvm.shufflevector %147, %147 [96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127] : vector<128xf16> 
          %152 = llvm.mul %82, %5 : i64
          %153 = llvm.add %152, %87 : i64
          %154 = llvm.add %153, %17 : i64
          %155 = llvm.getelementptr %37[%154] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %156 = llvm.load %155 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %157 = llvm.add %152, %93 : i64
          %158 = llvm.add %157, %17 : i64
          %159 = llvm.getelementptr %37[%158] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %160 = llvm.load %159 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %161 = llvm.add %152, %99 : i64
          %162 = llvm.add %161, %17 : i64
          %163 = llvm.getelementptr %37[%162] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %164 = llvm.load %163 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %165 = llvm.add %152, %105 : i64
          %166 = llvm.add %165, %17 : i64
          %167 = llvm.getelementptr %37[%166] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %168 = llvm.load %167 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %169 = llvm.sext %156 : vector<32xi8> to vector<32xi32>
          %170 = llvm.sext %160 : vector<32xi8> to vector<32xi32>
          %171 = llvm.sext %164 : vector<32xi8> to vector<32xi32>
          %172 = llvm.sext %168 : vector<32xi8> to vector<32xi32>
          %173 = llvm.sitofp %169 : vector<32xi32> to vector<32xf16>
          %174 = llvm.sitofp %170 : vector<32xi32> to vector<32xf16>
          %175 = llvm.sitofp %171 : vector<32xi32> to vector<32xf16>
          %176 = llvm.sitofp %172 : vector<32xi32> to vector<32xf16>
          %177 = llvm.fmul %173, %148 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %178 = llvm.fmul %174, %149 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %179 = llvm.fmul %175, %150 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %180 = llvm.fmul %176, %151 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %181 = llvm.fmul %91, %177 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %182 = llvm.fmul %97, %178 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %183 = llvm.fmul %103, %179 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %184 = llvm.fmul %109, %180 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %185 = llvm.fpext %181 : vector<32xf16> to vector<32xf32>
          %186 = llvm.fpext %182 : vector<32xf16> to vector<32xf32>
          %187 = llvm.fpext %183 : vector<32xf16> to vector<32xf32>
          %188 = llvm.fpext %184 : vector<32xf16> to vector<32xf32>
          %189 = llvm.shufflevector %185, %185 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %190 = llvm.shufflevector %189, %10 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %191 = llvm.shufflevector %186, %186 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %192 = llvm.shufflevector %191, %190 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %193 = llvm.shufflevector %187, %187 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %194 = llvm.shufflevector %193, %192 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %195 = llvm.shufflevector %188, %188 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %196 = llvm.shufflevector %195, %194 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf32> 
          %197 = llvm.extractelement %84[%1 : i64] : vector<1xf32>
          %198 = "llvm.intr.vector.reduce.fadd"(%197, %196) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<128xf32>) -> f32
          %199 = llvm.insertelement %198, %12[%1 : i64] : vector<1xf32>
          %200 = llvm.add %83, %15 : i64
          llvm.br ^bb5(%200, %199 : i64, vector<1xf32>)
        ^bb7:  // pred: ^bb5
          %201 = llvm.mul %79, %5 : i64
          %202 = llvm.add %201, %82 : i64
          %203 = llvm.getelementptr %49[%202] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %204 = llvm.load %203 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %205 = llvm.extractelement %84[%1 : i64] : vector<1xf32>
          %206 = llvm.fptrunc %205 : f32 to f16
          %207 = llvm.extractelement %204[%1 : i64] : vector<1xf16>
          %208 = llvm.fadd %207, %206 {fastmathFlags = #llvm.fastmath<contract>} : f16
          %209 = llvm.mul %79, %5 overflow<nsw, nuw> : i64
          %210 = llvm.add %209, %82 overflow<nsw, nuw> : i64
          %211 = llvm.getelementptr inbounds|nuw %56[%210] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %208, %211 : f16, !llvm.ptr
          %212 = llvm.add %80, %13 : i64
          llvm.br ^bb3(%212 : i64)
        ^bb8:  // pred: ^bb3
          %213 = llvm.add %77, %13 : i64
          llvm.br ^bb1(%213 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_43 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_43_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %c88 = arith.constant 88 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c88, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_43_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(17 : index) : i64
          %5 = llvm.mlir.constant(1088 : index) : i64
          %6 = llvm.mlir.constant(1 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(0 : index) : i64
          %9 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %10 = llvm.extractvalue %9[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %11 = llvm.load %10 : !llvm.ptr -> i32
          %12 = llvm.zext %11 : i32 to i64
          %13 = llvm.extractvalue %9[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %14 = llvm.load %13 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %3 ["align"(%14, %7 : !llvm.ptr, i64)] : i1
          %15 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %16 = llvm.extractvalue %15[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %17 = llvm.getelementptr %16[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %18 = llvm.load %17 : !llvm.ptr -> !llvm.ptr
          %19 = llvm.mul %12, %1 : i64
          %20 = llvm.udiv %19, %2 : i64
          %21 = llvm.getelementptr %18[%20] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.intr.assume %3 ["align"(%21, %7 : !llvm.ptr, i64)] : i1
          %22 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %23 = llvm.extractvalue %22[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %24 = llvm.zext %23 : i32 to i64
          %25 = llvm.mul %24, %7 overflow<nsw> : i64
          llvm.br ^bb1(%8 : i64)
        ^bb1(%26: i64):  // 2 preds: ^bb0, ^bb4
          %27 = llvm.icmp "slt" %26, %7 : i64
          llvm.cond_br %27, ^bb2(%8 : i64), ^bb5
        ^bb2(%28: i64):  // 2 preds: ^bb1, ^bb3
          %29 = llvm.icmp "slt" %28, %7 : i64
          llvm.cond_br %29, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %30 = llvm.add %25, %26 : i64
          %31 = llvm.mul %30, %5 overflow<nsw, nuw> : i64
          %32 = llvm.mul %28, %4 overflow<nsw, nuw> : i64
          %33 = llvm.add %31, %32 overflow<nsw, nuw> : i64
          %34 = llvm.mul %8, %4 overflow<nsw, nuw> : i64
          %35 = llvm.add %33, %34 overflow<nsw, nuw> : i64
          %36 = llvm.add %35, %8 overflow<nsw, nuw> : i64
          %37 = llvm.getelementptr inbounds|nuw %14[%36] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          %38 = llvm.load %37 : !llvm.ptr -> i16
          %39 = llvm.mul %30, %7 overflow<nsw, nuw> : i64
          %40 = llvm.add %39, %28 overflow<nsw, nuw> : i64
          %41 = llvm.add %40, %8 overflow<nsw, nuw> : i64
          %42 = llvm.getelementptr inbounds|nuw %21[%41] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.store %38, %42 : i16, !llvm.ptr
          %43 = llvm.add %28, %6 : i64
          llvm.br ^bb2(%43 : i64)
        ^bb4:  // pred: ^bb2
          %44 = llvm.add %26, %6 : i64
          llvm.br ^bb1(%44 : i64)
        ^bb5:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_44 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_44_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %c88 = arith.constant 88 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c88, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_44_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(1024 : index) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(17 : index) : i64
          %6 = llvm.mlir.constant(1088 : index) : i64
          %7 = llvm.mlir.constant(8 : index) : i64
          %8 = llvm.mlir.constant(1 : index) : i64
          %9 = llvm.mlir.constant(16 : index) : i64
          %10 = llvm.mlir.constant(64 : index) : i64
          %11 = llvm.mlir.constant(0 : index) : i64
          %12 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %13 = llvm.extractvalue %12[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %14 = llvm.load %13 : !llvm.ptr -> i32
          %15 = llvm.zext %14 : i32 to i64
          %16 = llvm.extractvalue %12[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%17, %10 : !llvm.ptr, i64)] : i1
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.getelementptr %19[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %21 = llvm.load %20 : !llvm.ptr -> !llvm.ptr
          %22 = llvm.mul %15, %2 : i64
          %23 = llvm.udiv %22, %3 : i64
          %24 = llvm.getelementptr %21[%23] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.intr.assume %4 ["align"(%24, %10 : !llvm.ptr, i64)] : i1
          %25 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %26 = llvm.extractvalue %25[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %27 = llvm.zext %26 : i32 to i64
          %28 = llvm.mul %27, %10 overflow<nsw> : i64
          llvm.br ^bb1(%11 : i64)
        ^bb1(%29: i64):  // 2 preds: ^bb0, ^bb6
          %30 = llvm.icmp "slt" %29, %10 : i64
          llvm.cond_br %30, ^bb2(%11 : i64), ^bb7
        ^bb2(%31: i64):  // 2 preds: ^bb1, ^bb5
          %32 = llvm.icmp "slt" %31, %10 : i64
          llvm.cond_br %32, ^bb3(%11 : i64), ^bb6
        ^bb3(%33: i64):  // 2 preds: ^bb2, ^bb4
          %34 = llvm.icmp "slt" %33, %9 : i64
          llvm.cond_br %34, ^bb4, ^bb5
        ^bb4:  // pred: ^bb3
          %35 = llvm.add %28, %29 : i64
          %36 = llvm.add %33, %8 : i64
          %37 = llvm.mul %35, %6 : i64
          %38 = llvm.mul %31, %5 : i64
          %39 = llvm.add %37, %38 : i64
          %40 = llvm.add %39, %36 : i64
          %41 = llvm.getelementptr %17[%40] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          %42 = llvm.load %41 {alignment = 2 : i64} : !llvm.ptr -> vector<8xi16>
          %43 = llvm.mul %35, %1 : i64
          %44 = llvm.mul %31, %9 : i64
          %45 = llvm.add %43, %44 : i64
          %46 = llvm.add %45, %33 : i64
          %47 = llvm.getelementptr %24[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.store %42, %47 {alignment = 2 : i64} : vector<8xi16>, !llvm.ptr
          %48 = llvm.add %33, %7 : i64
          llvm.br ^bb3(%48 : i64)
        ^bb5:  // pred: ^bb3
          %49 = llvm.add %31, %8 : i64
          llvm.br ^bb2(%49 : i64)
        ^bb6:  // pred: ^bb2
          %50 = llvm.add %29, %8 : i64
          llvm.br ^bb1(%50 : i64)
        ^bb7:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_47 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c32 = arith.constant 32 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c32 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c176 = arith.constant 176 : index
        %8 = arith.muli %7, %c176 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(0 : i64) : i64
          %2 = llvm.mlir.constant(2048 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(5632 : index) : i64
          %5 = llvm.mlir.constant(8 : i64) : i64
          %6 = llvm.mlir.constant(16 : i64) : i64
          %7 = llvm.mlir.constant(-1 : index) : i64
          %8 = llvm.mlir.constant(-32 : index) : i64
          %9 = llvm.mlir.constant(3 : index) : i64
          %10 = llvm.mlir.constant(2 : index) : i64
          %11 = llvm.mlir.constant(176 : index) : i64
          %12 = llvm.mlir.poison : vector<128xf32>
          %13 = llvm.mlir.poison : vector<128xf16>
          %14 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(32 : index) : i64
          %17 = llvm.mlir.constant(4 : index) : i64
          %18 = llvm.mlir.constant(64 : index) : i64
          %19 = llvm.mlir.constant(0 : index) : i64
          %20 = llvm.mlir.constant(12255232 : index) : i64
          %21 = llvm.mlir.constant(12976128 : index) : i64
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %28 = llvm.load %27 : !llvm.ptr -> i32
          %29 = llvm.zext %24 : i32 to i64
          %30 = llvm.zext %26 : i32 to i64
          %31 = llvm.zext %28 : i32 to i64
          %32 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.load %32 : !llvm.ptr -> !llvm.ptr
          %34 = llvm.mul %20, %5 : i64
          %35 = llvm.udiv %34, %6 : i64
          %36 = llvm.getelementptr %33[%35] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%36, %18 : !llvm.ptr, i64)] : i1
          %37 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %38 = llvm.extractvalue %37[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %21, %5 : i64
          %41 = llvm.udiv %40, %5 : i64
          %42 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          llvm.intr.assume %3 ["align"(%42, %18 : !llvm.ptr, i64)] : i1
          %43 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %44 = llvm.extractvalue %43[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %45 = llvm.load %44 : !llvm.ptr -> !llvm.ptr
          %46 = llvm.mul %29, %5 : i64
          %47 = llvm.udiv %46, %6 : i64
          %48 = llvm.getelementptr %45[%47] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%48, %10 : !llvm.ptr, i64)] : i1
          %49 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %50 = llvm.extractvalue %49[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %51 = llvm.getelementptr %50[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %52 = llvm.load %51 : !llvm.ptr -> !llvm.ptr
          %53 = llvm.mul %30, %5 : i64
          %54 = llvm.udiv %53, %6 : i64
          %55 = llvm.getelementptr %52[%54] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%55, %10 : !llvm.ptr, i64)] : i1
          %56 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %57 = llvm.extractvalue %56[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %58 = llvm.zext %57 : i32 to i64
          %59 = llvm.sdiv %58, %11 : i64
          %60 = llvm.mul %59, %11 : i64
          %61 = llvm.icmp "ne" %58, %60 : i64
          %62 = llvm.icmp "slt" %58, %19 : i64
          %63 = llvm.and %61, %62 : i1
          %64 = llvm.add %59, %7 : i64
          %65 = llvm.select %63, %64, %59 : i1, i64
          %66 = llvm.srem %58, %11 : i64
          %67 = llvm.icmp "slt" %66, %19 : i64
          %68 = llvm.add %66, %11 overflow<nsw> : i64
          %69 = llvm.select %67, %68, %66 : i1, i64
          %70 = llvm.mul %65, %16 overflow<nsw> : i64
          %71 = llvm.mul %69, %16 overflow<nsw> : i64
          %72 = llvm.mul %65, %8 overflow<nsw> : i64
          %73 = llvm.add %72, %31 : i64
          %74 = llvm.icmp "slt" %73, %16 : i64
          %75 = llvm.select %74, %73, %16 : i1, i64
          llvm.br ^bb1(%19 : i64)
        ^bb1(%76: i64):  // 2 preds: ^bb0, ^bb8
          %77 = llvm.icmp "slt" %76, %75 : i64
          llvm.cond_br %77, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %78 = llvm.add %76, %70 : i64
          llvm.br ^bb3(%19 : i64)
        ^bb3(%79: i64):  // 2 preds: ^bb2, ^bb7
          %80 = llvm.icmp "slt" %79, %16 : i64
          llvm.cond_br %80, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %81 = llvm.add %79, %71 : i64
          llvm.br ^bb5(%19, %14 : i64, vector<1xf32>)
        ^bb5(%82: i64, %83: vector<1xf32>):  // 2 preds: ^bb4, ^bb6
          %84 = llvm.icmp "slt" %82, %18 : i64
          llvm.cond_br %84, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %85 = llvm.mul %78, %2 : i64
          %86 = llvm.mul %82, %16 : i64
          %87 = llvm.add %85, %86 : i64
          %88 = llvm.add %87, %19 : i64
          %89 = llvm.getelementptr %48[%88] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %90 = llvm.load %89 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %91 = llvm.add %82, %15 : i64
          %92 = llvm.mul %91, %16 : i64
          %93 = llvm.add %85, %92 : i64
          %94 = llvm.add %93, %19 : i64
          %95 = llvm.getelementptr %48[%94] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %96 = llvm.load %95 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %97 = llvm.add %82, %10 : i64
          %98 = llvm.mul %97, %16 : i64
          %99 = llvm.add %85, %98 : i64
          %100 = llvm.add %99, %19 : i64
          %101 = llvm.getelementptr %48[%100] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %102 = llvm.load %101 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %103 = llvm.add %82, %9 : i64
          %104 = llvm.mul %103, %16 : i64
          %105 = llvm.add %85, %104 : i64
          %106 = llvm.add %105, %19 : i64
          %107 = llvm.getelementptr %48[%106] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %108 = llvm.load %107 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %109 = llvm.mul %81, %18 : i64
          %110 = llvm.add %109, %82 : i64
          %111 = llvm.getelementptr %36[%110] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %112 = llvm.load %111 {alignment = 2 : i64} : !llvm.ptr -> vector<4xf16>
          %113 = llvm.shufflevector %112, %112 [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<4xf16> 
          %114 = llvm.shufflevector %113, %13 [0, 1, 2, 3, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %115 = llvm.shufflevector %113, %114 [128, 129, 130, 131, 0, 1, 2, 3, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %116 = llvm.shufflevector %113, %115 [128, 129, 130, 131, 132, 133, 134, 135, 0, 1, 2, 3, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %117 = llvm.shufflevector %113, %116 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 0, 1, 2, 3, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %118 = llvm.shufflevector %113, %117 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 0, 1, 2, 3, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %119 = llvm.shufflevector %113, %118 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 0, 1, 2, 3, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %120 = llvm.shufflevector %113, %119 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 0, 1, 2, 3, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %121 = llvm.shufflevector %113, %120 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 0, 1, 2, 3, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %122 = llvm.shufflevector %113, %121 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %123 = llvm.shufflevector %113, %122 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 0, 1, 2, 3, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %124 = llvm.shufflevector %113, %123 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 0, 1, 2, 3, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %125 = llvm.shufflevector %113, %124 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 0, 1, 2, 3, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %126 = llvm.shufflevector %113, %125 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 0, 1, 2, 3, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %127 = llvm.shufflevector %113, %126 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 0, 1, 2, 3, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %128 = llvm.shufflevector %113, %127 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 0, 1, 2, 3, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %129 = llvm.shufflevector %113, %128 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 0, 1, 2, 3, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %130 = llvm.shufflevector %113, %129 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %131 = llvm.shufflevector %113, %130 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 0, 1, 2, 3, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %132 = llvm.shufflevector %113, %131 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 0, 1, 2, 3, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %133 = llvm.shufflevector %113, %132 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 0, 1, 2, 3, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %134 = llvm.shufflevector %113, %133 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 0, 1, 2, 3, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %135 = llvm.shufflevector %113, %134 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 0, 1, 2, 3, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %136 = llvm.shufflevector %113, %135 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 0, 1, 2, 3, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %137 = llvm.shufflevector %113, %136 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 0, 1, 2, 3, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %138 = llvm.shufflevector %113, %137 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %139 = llvm.shufflevector %113, %138 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 0, 1, 2, 3, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %140 = llvm.shufflevector %113, %139 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 0, 1, 2, 3, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %141 = llvm.shufflevector %113, %140 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 0, 1, 2, 3, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %142 = llvm.shufflevector %113, %141 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 0, 1, 2, 3, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %143 = llvm.shufflevector %113, %142 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 0, 1, 2, 3, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %144 = llvm.shufflevector %113, %143 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 0, 1, 2, 3, 252, 253, 254, 255] : vector<128xf16> 
          %145 = llvm.shufflevector %113, %144 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 0, 1, 2, 3] : vector<128xf16> 
          %146 = llvm.shufflevector %145, %145 [0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64, 68, 72, 76, 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, 124, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, 122, 126, 3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63, 67, 71, 75, 79, 83, 87, 91, 95, 99, 103, 107, 111, 115, 119, 123, 127] : vector<128xf16> 
          %147 = llvm.shufflevector %146, %146 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf16> 
          %148 = llvm.shufflevector %146, %146 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf16> 
          %149 = llvm.shufflevector %146, %146 [64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] : vector<128xf16> 
          %150 = llvm.shufflevector %146, %146 [96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127] : vector<128xf16> 
          %151 = llvm.mul %81, %2 : i64
          %152 = llvm.add %151, %86 : i64
          %153 = llvm.add %152, %19 : i64
          %154 = llvm.getelementptr %42[%153] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %155 = llvm.load %154 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %156 = llvm.add %151, %92 : i64
          %157 = llvm.add %156, %19 : i64
          %158 = llvm.getelementptr %42[%157] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %159 = llvm.load %158 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %160 = llvm.add %151, %98 : i64
          %161 = llvm.add %160, %19 : i64
          %162 = llvm.getelementptr %42[%161] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %163 = llvm.load %162 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %164 = llvm.add %151, %104 : i64
          %165 = llvm.add %164, %19 : i64
          %166 = llvm.getelementptr %42[%165] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %167 = llvm.load %166 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %168 = llvm.sext %155 : vector<32xi8> to vector<32xi32>
          %169 = llvm.sext %159 : vector<32xi8> to vector<32xi32>
          %170 = llvm.sext %163 : vector<32xi8> to vector<32xi32>
          %171 = llvm.sext %167 : vector<32xi8> to vector<32xi32>
          %172 = llvm.sitofp %168 : vector<32xi32> to vector<32xf16>
          %173 = llvm.sitofp %169 : vector<32xi32> to vector<32xf16>
          %174 = llvm.sitofp %170 : vector<32xi32> to vector<32xf16>
          %175 = llvm.sitofp %171 : vector<32xi32> to vector<32xf16>
          %176 = llvm.fmul %172, %147 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %177 = llvm.fmul %173, %148 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %178 = llvm.fmul %174, %149 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %179 = llvm.fmul %175, %150 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %180 = llvm.fmul %90, %176 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %181 = llvm.fmul %96, %177 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %182 = llvm.fmul %102, %178 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %183 = llvm.fmul %108, %179 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %184 = llvm.fpext %180 : vector<32xf16> to vector<32xf32>
          %185 = llvm.fpext %181 : vector<32xf16> to vector<32xf32>
          %186 = llvm.fpext %182 : vector<32xf16> to vector<32xf32>
          %187 = llvm.fpext %183 : vector<32xf16> to vector<32xf32>
          %188 = llvm.shufflevector %184, %184 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %189 = llvm.shufflevector %188, %12 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %190 = llvm.shufflevector %185, %185 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %191 = llvm.shufflevector %190, %189 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %192 = llvm.shufflevector %186, %186 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %193 = llvm.shufflevector %192, %191 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %194 = llvm.shufflevector %187, %187 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %195 = llvm.shufflevector %194, %193 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf32> 
          %196 = llvm.extractelement %83[%1 : i64] : vector<1xf32>
          %197 = "llvm.intr.vector.reduce.fadd"(%196, %195) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<128xf32>) -> f32
          %198 = llvm.insertelement %197, %14[%1 : i64] : vector<1xf32>
          %199 = llvm.add %82, %17 : i64
          llvm.br ^bb5(%199, %198 : i64, vector<1xf32>)
        ^bb7:  // pred: ^bb5
          %200 = llvm.extractelement %83[%1 : i64] : vector<1xf32>
          %201 = llvm.fptrunc %200 : f32 to f16
          %202 = llvm.mul %78, %4 overflow<nsw, nuw> : i64
          %203 = llvm.add %202, %81 overflow<nsw, nuw> : i64
          %204 = llvm.getelementptr inbounds|nuw %55[%203] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %201, %204 : f16, !llvm.ptr
          %205 = llvm.add %79, %15 : i64
          llvm.br ^bb3(%205 : i64)
        ^bb8:  // pred: ^bb3
          %206 = llvm.add %76, %15 : i64
          llvm.br ^bb1(%206 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_48 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c32 = arith.constant 32 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c32 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c176 = arith.constant 176 : index
        %8 = arith.muli %7, %c176 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(0 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(2048 : index) : i64
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(5632 : index) : i64
          %7 = llvm.mlir.constant(1.000000e+00 : f16) : f16
          %8 = llvm.mlir.constant(23 : i32) : i32
          %9 = llvm.mlir.constant(127 : i32) : i32
          %10 = llvm.mlir.constant(1.000000e+00 : f32) : f32
          %11 = llvm.mlir.constant(5.000000e-01 : f32) : f32
          %12 = llvm.mlir.constant(0.166666657 : f32) : f32
          %13 = llvm.mlir.constant(0.0416657962 : f32) : f32
          %14 = llvm.mlir.constant(0.00833345205 : f32) : f32
          %15 = llvm.mlir.constant(0.00139819994 : f32) : f32
          %16 = llvm.mlir.constant(1.98756912E-4 : f32) : f32
          %17 = llvm.mlir.constant(-1 : index) : i64
          %18 = llvm.mlir.constant(dense<1.270000e+02> : vector<1xf32>) : vector<1xf32>
          %19 = llvm.mlir.constant(dense<-1.270000e+02> : vector<1xf32>) : vector<1xf32>
          %20 = llvm.mlir.constant(dense<8.880000e+01> : vector<1xf32>) : vector<1xf32>
          %21 = llvm.mlir.constant(dense<-8.780000e+01> : vector<1xf32>) : vector<1xf32>
          %22 = llvm.mlir.constant(dense<2.12194442E-4> : vector<1xf32>) : vector<1xf32>
          %23 = llvm.mlir.constant(dense<-0.693359375> : vector<1xf32>) : vector<1xf32>
          %24 = llvm.mlir.constant(dense<1.44269502> : vector<1xf32>) : vector<1xf32>
          %25 = llvm.mlir.constant(dense<5.000000e-01> : vector<1xf32>) : vector<1xf32>
          %26 = llvm.mlir.constant(-32 : index) : i64
          %27 = llvm.mlir.constant(3 : index) : i64
          %28 = llvm.mlir.constant(2 : index) : i64
          %29 = llvm.mlir.constant(176 : index) : i64
          %30 = llvm.mlir.poison : vector<128xf32>
          %31 = llvm.mlir.poison : vector<128xf16>
          %32 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %33 = llvm.mlir.constant(1 : index) : i64
          %34 = llvm.mlir.constant(32 : index) : i64
          %35 = llvm.mlir.constant(4 : index) : i64
          %36 = llvm.mlir.constant(64 : index) : i64
          %37 = llvm.mlir.constant(0 : index) : i64
          %38 = llvm.mlir.constant(720896 : index) : i64
          %39 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %40 = llvm.extractvalue %39[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %41 = llvm.load %40 : !llvm.ptr -> i32
          %42 = llvm.getelementptr %40[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %43 = llvm.load %42 : !llvm.ptr -> i32
          %44 = llvm.getelementptr %40[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %45 = llvm.load %44 : !llvm.ptr -> i32
          %46 = llvm.getelementptr %40[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %47 = llvm.load %46 : !llvm.ptr -> i32
          %48 = llvm.zext %41 : i32 to i64
          %49 = llvm.zext %43 : i32 to i64
          %50 = llvm.zext %45 : i32 to i64
          %51 = llvm.zext %47 : i32 to i64
          %52 = llvm.extractvalue %39[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %53 = llvm.load %52 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%53, %36 : !llvm.ptr, i64)] : i1
          %54 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %55 = llvm.extractvalue %54[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %56 = llvm.load %55 : !llvm.ptr -> !llvm.ptr
          %57 = llvm.mul %38, %4 : i64
          %58 = llvm.udiv %57, %4 : i64
          %59 = llvm.getelementptr %56[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          llvm.intr.assume %5 ["align"(%59, %36 : !llvm.ptr, i64)] : i1
          %60 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %61 = llvm.extractvalue %60[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %62 = llvm.load %61 : !llvm.ptr -> !llvm.ptr
          %63 = llvm.mul %48, %4 : i64
          %64 = llvm.udiv %63, %2 : i64
          %65 = llvm.getelementptr %62[%64] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%65, %28 : !llvm.ptr, i64)] : i1
          %66 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %67 = llvm.extractvalue %66[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %68 = llvm.load %67 : !llvm.ptr -> !llvm.ptr
          %69 = llvm.mul %49, %4 : i64
          %70 = llvm.udiv %69, %2 : i64
          %71 = llvm.getelementptr %68[%70] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%71, %28 : !llvm.ptr, i64)] : i1
          %72 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %73 = llvm.extractvalue %72[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %74 = llvm.getelementptr %73[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %75 = llvm.load %74 : !llvm.ptr -> !llvm.ptr
          %76 = llvm.mul %50, %4 : i64
          %77 = llvm.udiv %76, %2 : i64
          %78 = llvm.getelementptr %75[%77] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%78, %28 : !llvm.ptr, i64)] : i1
          %79 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %80 = llvm.extractvalue %79[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %81 = llvm.zext %80 : i32 to i64
          %82 = llvm.sdiv %81, %29 : i64
          %83 = llvm.mul %82, %29 : i64
          %84 = llvm.icmp "ne" %81, %83 : i64
          %85 = llvm.icmp "slt" %81, %37 : i64
          %86 = llvm.and %84, %85 : i1
          %87 = llvm.add %82, %17 : i64
          %88 = llvm.select %86, %87, %82 : i1, i64
          %89 = llvm.srem %81, %29 : i64
          %90 = llvm.icmp "slt" %89, %37 : i64
          %91 = llvm.add %89, %29 overflow<nsw> : i64
          %92 = llvm.select %90, %91, %89 : i1, i64
          %93 = llvm.mul %88, %34 overflow<nsw> : i64
          %94 = llvm.mul %92, %34 overflow<nsw> : i64
          %95 = llvm.mul %88, %26 overflow<nsw> : i64
          %96 = llvm.add %95, %51 : i64
          %97 = llvm.icmp "slt" %96, %34 : i64
          %98 = llvm.select %97, %96, %34 : i1, i64
          llvm.br ^bb1(%37 : i64)
        ^bb1(%99: i64):  // 2 preds: ^bb0, ^bb8
          %100 = llvm.icmp "slt" %99, %98 : i64
          llvm.cond_br %100, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %101 = llvm.add %99, %93 : i64
          llvm.br ^bb3(%37 : i64)
        ^bb3(%102: i64):  // 2 preds: ^bb2, ^bb7
          %103 = llvm.icmp "slt" %102, %34 : i64
          llvm.cond_br %103, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %104 = llvm.add %102, %94 : i64
          llvm.br ^bb5(%37, %32 : i64, vector<1xf32>)
        ^bb5(%105: i64, %106: vector<1xf32>):  // 2 preds: ^bb4, ^bb6
          %107 = llvm.icmp "slt" %105, %36 : i64
          llvm.cond_br %107, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %108 = llvm.mul %101, %3 : i64
          %109 = llvm.mul %105, %34 : i64
          %110 = llvm.add %108, %109 : i64
          %111 = llvm.add %110, %37 : i64
          %112 = llvm.getelementptr %65[%111] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %113 = llvm.load %112 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %114 = llvm.add %105, %33 : i64
          %115 = llvm.mul %114, %34 : i64
          %116 = llvm.add %108, %115 : i64
          %117 = llvm.add %116, %37 : i64
          %118 = llvm.getelementptr %65[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %119 = llvm.load %118 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %120 = llvm.add %105, %28 : i64
          %121 = llvm.mul %120, %34 : i64
          %122 = llvm.add %108, %121 : i64
          %123 = llvm.add %122, %37 : i64
          %124 = llvm.getelementptr %65[%123] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %125 = llvm.load %124 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %126 = llvm.add %105, %27 : i64
          %127 = llvm.mul %126, %34 : i64
          %128 = llvm.add %108, %127 : i64
          %129 = llvm.add %128, %37 : i64
          %130 = llvm.getelementptr %65[%129] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %131 = llvm.load %130 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %132 = llvm.mul %104, %36 : i64
          %133 = llvm.add %132, %105 : i64
          %134 = llvm.getelementptr %53[%133] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %135 = llvm.load %134 {alignment = 2 : i64} : !llvm.ptr -> vector<4xf16>
          %136 = llvm.shufflevector %135, %135 [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<4xf16> 
          %137 = llvm.shufflevector %136, %31 [0, 1, 2, 3, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %138 = llvm.shufflevector %136, %137 [128, 129, 130, 131, 0, 1, 2, 3, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %139 = llvm.shufflevector %136, %138 [128, 129, 130, 131, 132, 133, 134, 135, 0, 1, 2, 3, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %140 = llvm.shufflevector %136, %139 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 0, 1, 2, 3, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %141 = llvm.shufflevector %136, %140 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 0, 1, 2, 3, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %142 = llvm.shufflevector %136, %141 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 0, 1, 2, 3, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %143 = llvm.shufflevector %136, %142 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 0, 1, 2, 3, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %144 = llvm.shufflevector %136, %143 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 0, 1, 2, 3, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %145 = llvm.shufflevector %136, %144 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %146 = llvm.shufflevector %136, %145 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 0, 1, 2, 3, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %147 = llvm.shufflevector %136, %146 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 0, 1, 2, 3, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %148 = llvm.shufflevector %136, %147 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 0, 1, 2, 3, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %149 = llvm.shufflevector %136, %148 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 0, 1, 2, 3, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %150 = llvm.shufflevector %136, %149 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 0, 1, 2, 3, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %151 = llvm.shufflevector %136, %150 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 0, 1, 2, 3, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %152 = llvm.shufflevector %136, %151 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 0, 1, 2, 3, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %153 = llvm.shufflevector %136, %152 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %154 = llvm.shufflevector %136, %153 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 0, 1, 2, 3, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %155 = llvm.shufflevector %136, %154 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 0, 1, 2, 3, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %156 = llvm.shufflevector %136, %155 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 0, 1, 2, 3, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %157 = llvm.shufflevector %136, %156 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 0, 1, 2, 3, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %158 = llvm.shufflevector %136, %157 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 0, 1, 2, 3, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %159 = llvm.shufflevector %136, %158 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 0, 1, 2, 3, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %160 = llvm.shufflevector %136, %159 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 0, 1, 2, 3, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %161 = llvm.shufflevector %136, %160 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %162 = llvm.shufflevector %136, %161 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 0, 1, 2, 3, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %163 = llvm.shufflevector %136, %162 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 0, 1, 2, 3, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %164 = llvm.shufflevector %136, %163 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 0, 1, 2, 3, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %165 = llvm.shufflevector %136, %164 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 0, 1, 2, 3, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %166 = llvm.shufflevector %136, %165 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 0, 1, 2, 3, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %167 = llvm.shufflevector %136, %166 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 0, 1, 2, 3, 252, 253, 254, 255] : vector<128xf16> 
          %168 = llvm.shufflevector %136, %167 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 0, 1, 2, 3] : vector<128xf16> 
          %169 = llvm.shufflevector %168, %168 [0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64, 68, 72, 76, 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, 124, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, 122, 126, 3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63, 67, 71, 75, 79, 83, 87, 91, 95, 99, 103, 107, 111, 115, 119, 123, 127] : vector<128xf16> 
          %170 = llvm.shufflevector %169, %169 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf16> 
          %171 = llvm.shufflevector %169, %169 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf16> 
          %172 = llvm.shufflevector %169, %169 [64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] : vector<128xf16> 
          %173 = llvm.shufflevector %169, %169 [96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127] : vector<128xf16> 
          %174 = llvm.mul %104, %3 : i64
          %175 = llvm.add %174, %109 : i64
          %176 = llvm.add %175, %37 : i64
          %177 = llvm.getelementptr %59[%176] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %178 = llvm.load %177 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %179 = llvm.add %174, %115 : i64
          %180 = llvm.add %179, %37 : i64
          %181 = llvm.getelementptr %59[%180] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %182 = llvm.load %181 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %183 = llvm.add %174, %121 : i64
          %184 = llvm.add %183, %37 : i64
          %185 = llvm.getelementptr %59[%184] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %186 = llvm.load %185 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %187 = llvm.add %174, %127 : i64
          %188 = llvm.add %187, %37 : i64
          %189 = llvm.getelementptr %59[%188] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %190 = llvm.load %189 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %191 = llvm.sext %178 : vector<32xi8> to vector<32xi32>
          %192 = llvm.sext %182 : vector<32xi8> to vector<32xi32>
          %193 = llvm.sext %186 : vector<32xi8> to vector<32xi32>
          %194 = llvm.sext %190 : vector<32xi8> to vector<32xi32>
          %195 = llvm.sitofp %191 : vector<32xi32> to vector<32xf16>
          %196 = llvm.sitofp %192 : vector<32xi32> to vector<32xf16>
          %197 = llvm.sitofp %193 : vector<32xi32> to vector<32xf16>
          %198 = llvm.sitofp %194 : vector<32xi32> to vector<32xf16>
          %199 = llvm.fmul %195, %170 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %200 = llvm.fmul %196, %171 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %201 = llvm.fmul %197, %172 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %202 = llvm.fmul %198, %173 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %203 = llvm.fmul %113, %199 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %204 = llvm.fmul %119, %200 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %205 = llvm.fmul %125, %201 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %206 = llvm.fmul %131, %202 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %207 = llvm.fpext %203 : vector<32xf16> to vector<32xf32>
          %208 = llvm.fpext %204 : vector<32xf16> to vector<32xf32>
          %209 = llvm.fpext %205 : vector<32xf16> to vector<32xf32>
          %210 = llvm.fpext %206 : vector<32xf16> to vector<32xf32>
          %211 = llvm.shufflevector %207, %207 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %212 = llvm.shufflevector %211, %30 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %213 = llvm.shufflevector %208, %208 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %214 = llvm.shufflevector %213, %212 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %215 = llvm.shufflevector %209, %209 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %216 = llvm.shufflevector %215, %214 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %217 = llvm.shufflevector %210, %210 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %218 = llvm.shufflevector %217, %216 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf32> 
          %219 = llvm.extractelement %106[%1 : i64] : vector<1xf32>
          %220 = "llvm.intr.vector.reduce.fadd"(%219, %218) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<128xf32>) -> f32
          %221 = llvm.insertelement %220, %32[%1 : i64] : vector<1xf32>
          %222 = llvm.add %105, %35 : i64
          llvm.br ^bb5(%222, %221 : i64, vector<1xf32>)
        ^bb7:  // pred: ^bb5
          %223 = llvm.mul %101, %6 : i64
          %224 = llvm.add %223, %104 : i64
          %225 = llvm.getelementptr %71[%224] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %226 = llvm.load %225 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %227 = llvm.fptrunc %106 : vector<1xf32> to vector<1xf16>
          %228 = llvm.fneg %227 {fastmathFlags = #llvm.fastmath<contract>} : vector<1xf16>
          %229 = llvm.fpext %228 : vector<1xf16> to vector<1xf32>
          %230 = llvm.fcmp "uge" %229, %21 : vector<1xf32>
          %231 = llvm.select %230, %229, %21 : vector<1xi1>, vector<1xf32>
          %232 = llvm.fcmp "ule" %231, %20 : vector<1xf32>
          %233 = llvm.select %232, %231, %20 : vector<1xi1>, vector<1xf32>
          %234 = llvm.intr.fma(%233, %24, %25) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %235 = llvm.intr.floor(%234) : (vector<1xf32>) -> vector<1xf32>
          %236 = llvm.fcmp "uge" %235, %19 : vector<1xf32>
          %237 = llvm.select %236, %235, %19 : vector<1xi1>, vector<1xf32>
          %238 = llvm.fcmp "ule" %237, %18 : vector<1xf32>
          %239 = llvm.select %238, %237, %18 : vector<1xi1>, vector<1xf32>
          %240 = llvm.intr.fma(%23, %239, %233) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %241 = llvm.intr.fma(%22, %239, %240) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %242 = llvm.extractelement %241[%1 : i64] : vector<1xf32>
          %243 = llvm.intr.fma(%242, %16, %15) : (f32, f32, f32) -> f32
          %244 = llvm.intr.fma(%243, %242, %14) : (f32, f32, f32) -> f32
          %245 = llvm.intr.fma(%244, %242, %13) : (f32, f32, f32) -> f32
          %246 = llvm.intr.fma(%245, %242, %12) : (f32, f32, f32) -> f32
          %247 = llvm.intr.fma(%246, %242, %11) : (f32, f32, f32) -> f32
          %248 = llvm.fmul %242, %242 {fastmathFlags = #llvm.fastmath<contract>} : f32
          %249 = llvm.intr.fma(%247, %248, %242) : (f32, f32, f32) -> f32
          %250 = llvm.fadd %249, %10 {fastmathFlags = #llvm.fastmath<contract>} : f32
          %251 = llvm.extractelement %239[%1 : i64] : vector<1xf32>
          %252 = llvm.fptosi %251 : f32 to i32
          %253 = llvm.add %252, %9 : i32
          %254 = llvm.shl %253, %8 : i32
          %255 = llvm.bitcast %254 : i32 to f32
          %256 = llvm.fmul %250, %255 {fastmathFlags = #llvm.fastmath<contract>} : f32
          %257 = llvm.fptrunc %256 : f32 to f16
          %258 = llvm.fadd %257, %7 {fastmathFlags = #llvm.fastmath<contract>} : f16
          %259 = llvm.fdiv %7, %258 : f16
          %260 = llvm.extractelement %227[%1 : i64] : vector<1xf16>
          %261 = llvm.fmul %259, %260 {fastmathFlags = #llvm.fastmath<contract>} : f16
          %262 = llvm.extractelement %226[%1 : i64] : vector<1xf16>
          %263 = llvm.fmul %261, %262 {fastmathFlags = #llvm.fastmath<contract>} : f16
          %264 = llvm.mul %101, %6 overflow<nsw, nuw> : i64
          %265 = llvm.add %264, %104 overflow<nsw, nuw> : i64
          %266 = llvm.getelementptr inbounds|nuw %78[%265] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %263, %266 : f16, !llvm.ptr
          %267 = llvm.add %102, %33 : i64
          llvm.br ^bb3(%267 : i64)
        ^bb8:  // pred: ^bb3
          %268 = llvm.add %99, %33 : i64
          llvm.br ^bb1(%268 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_49 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_49_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c64, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_49_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(64 : index) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(17 : index) : i64
          %6 = llvm.mlir.constant(176 : index) : i64
          %7 = llvm.mlir.constant(2992 : index) : i64
          %8 = llvm.mlir.constant(-1 : index) : i64
          %9 = llvm.mlir.constant(4 : index) : i64
          %10 = llvm.mlir.constant(1 : index) : i64
          %11 = llvm.mlir.constant(44 : index) : i64
          %12 = llvm.mlir.constant(128 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.zext %16 : i32 to i64
          %18 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %19 = llvm.load %18 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%19, %3 : !llvm.ptr, i64)] : i1
          %20 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %21 = llvm.extractvalue %20[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %22 = llvm.getelementptr %21[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %23 = llvm.load %22 : !llvm.ptr -> !llvm.ptr
          %24 = llvm.mul %17, %1 : i64
          %25 = llvm.udiv %24, %2 : i64
          %26 = llvm.getelementptr %23[%25] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.intr.assume %4 ["align"(%26, %3 : !llvm.ptr, i64)] : i1
          %27 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %28 = llvm.extractvalue %27[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %29 = llvm.zext %28 : i32 to i64
          %30 = llvm.sdiv %29, %9 : i64
          %31 = llvm.mul %30, %9 : i64
          %32 = llvm.icmp "ne" %29, %31 : i64
          %33 = llvm.icmp "slt" %29, %13 : i64
          %34 = llvm.and %32, %33 : i1
          %35 = llvm.add %30, %8 : i64
          %36 = llvm.select %34, %35, %30 : i1, i64
          %37 = llvm.srem %29, %9 : i64
          %38 = llvm.icmp "slt" %37, %13 : i64
          %39 = llvm.add %37, %9 overflow<nsw> : i64
          %40 = llvm.select %38, %39, %37 : i1, i64
          %41 = llvm.mul %36, %12 overflow<nsw> : i64
          %42 = llvm.mul %40, %11 overflow<nsw> : i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%43: i64):  // 2 preds: ^bb0, ^bb4
          %44 = llvm.icmp "slt" %43, %12 : i64
          llvm.cond_br %44, ^bb2(%13 : i64), ^bb5
        ^bb2(%45: i64):  // 2 preds: ^bb1, ^bb3
          %46 = llvm.icmp "slt" %45, %11 : i64
          llvm.cond_br %46, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %47 = llvm.add %41, %43 : i64
          %48 = llvm.add %42, %45 : i64
          %49 = llvm.mul %47, %7 overflow<nsw, nuw> : i64
          %50 = llvm.mul %48, %5 overflow<nsw, nuw> : i64
          %51 = llvm.add %49, %50 overflow<nsw, nuw> : i64
          %52 = llvm.mul %13, %5 overflow<nsw, nuw> : i64
          %53 = llvm.add %51, %52 overflow<nsw, nuw> : i64
          %54 = llvm.add %53, %13 overflow<nsw, nuw> : i64
          %55 = llvm.getelementptr inbounds|nuw %19[%54] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          %56 = llvm.load %55 : !llvm.ptr -> i16
          %57 = llvm.mul %47, %6 overflow<nsw, nuw> : i64
          %58 = llvm.add %57, %48 overflow<nsw, nuw> : i64
          %59 = llvm.add %58, %13 overflow<nsw, nuw> : i64
          %60 = llvm.getelementptr inbounds|nuw %26[%59] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.store %56, %60 : i16, !llvm.ptr
          %61 = llvm.add %45, %10 : i64
          llvm.br ^bb2(%61 : i64)
        ^bb4:  // pred: ^bb2
          %62 = llvm.add %43, %10 : i64
          llvm.br ^bb1(%62 : i64)
        ^bb5:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_50 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_50_slow_memcpy ordinal(0) layout(#pipeline_layout) count(%arg0: !hal.device) -> (index, index, index) {
        %c128 = arith.constant 128 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c128, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_50_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2816 : index) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(17 : index) : i64
          %6 = llvm.mlir.constant(2992 : index) : i64
          %7 = llvm.mlir.constant(-1 : index) : i64
          %8 = llvm.mlir.constant(4 : index) : i64
          %9 = llvm.mlir.constant(8 : index) : i64
          %10 = llvm.mlir.constant(1 : index) : i64
          %11 = llvm.mlir.constant(16 : index) : i64
          %12 = llvm.mlir.constant(44 : index) : i64
          %13 = llvm.mlir.constant(64 : index) : i64
          %14 = llvm.mlir.constant(0 : index) : i64
          %15 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %16 = llvm.extractvalue %15[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %17 = llvm.load %16 : !llvm.ptr -> i32
          %18 = llvm.zext %17 : i32 to i64
          %19 = llvm.extractvalue %15[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%20, %13 : !llvm.ptr, i64)] : i1
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %18, %2 : i64
          %26 = llvm.udiv %25, %3 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.intr.assume %4 ["align"(%27, %13 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %29 = llvm.extractvalue %28[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %30 = llvm.zext %29 : i32 to i64
          %31 = llvm.sdiv %30, %8 : i64
          %32 = llvm.mul %31, %8 : i64
          %33 = llvm.icmp "ne" %30, %32 : i64
          %34 = llvm.icmp "slt" %30, %14 : i64
          %35 = llvm.and %33, %34 : i1
          %36 = llvm.add %31, %7 : i64
          %37 = llvm.select %35, %36, %31 : i1, i64
          %38 = llvm.srem %30, %8 : i64
          %39 = llvm.icmp "slt" %38, %14 : i64
          %40 = llvm.add %38, %8 overflow<nsw> : i64
          %41 = llvm.select %39, %40, %38 : i1, i64
          %42 = llvm.mul %37, %13 overflow<nsw> : i64
          %43 = llvm.mul %41, %12 overflow<nsw> : i64
          llvm.br ^bb1(%14 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb6
          %45 = llvm.icmp "slt" %44, %13 : i64
          llvm.cond_br %45, ^bb2(%14 : i64), ^bb7
        ^bb2(%46: i64):  // 2 preds: ^bb1, ^bb5
          %47 = llvm.icmp "slt" %46, %12 : i64
          llvm.cond_br %47, ^bb3(%14 : i64), ^bb6
        ^bb3(%48: i64):  // 2 preds: ^bb2, ^bb4
          %49 = llvm.icmp "slt" %48, %11 : i64
          llvm.cond_br %49, ^bb4, ^bb5
        ^bb4:  // pred: ^bb3
          %50 = llvm.add %42, %44 : i64
          %51 = llvm.add %43, %46 : i64
          %52 = llvm.add %48, %10 : i64
          %53 = llvm.mul %50, %6 : i64
          %54 = llvm.mul %51, %5 : i64
          %55 = llvm.add %53, %54 : i64
          %56 = llvm.add %55, %52 : i64
          %57 = llvm.getelementptr %20[%56] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          %58 = llvm.load %57 {alignment = 2 : i64} : !llvm.ptr -> vector<8xi16>
          %59 = llvm.mul %50, %1 : i64
          %60 = llvm.mul %51, %11 : i64
          %61 = llvm.add %59, %60 : i64
          %62 = llvm.add %61, %48 : i64
          %63 = llvm.getelementptr %27[%62] : (!llvm.ptr, i64) -> !llvm.ptr, i16
          llvm.store %58, %63 {alignment = 2 : i64} : vector<8xi16>, !llvm.ptr
          %64 = llvm.add %48, %9 : i64
          llvm.br ^bb3(%64 : i64)
        ^bb5:  // pred: ^bb3
          %65 = llvm.add %46, %10 : i64
          llvm.br ^bb2(%65 : i64)
        ^bb6:  // pred: ^bb2
          %66 = llvm.add %44, %10 : i64
          llvm.br ^bb1(%66 : i64)
        ^bb7:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_51 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c32 = arith.constant 32 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c32 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c64 = arith.constant 64 : index
        %8 = arith.muli %7, %c64 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(0 : i64) : i64
          %2 = llvm.mlir.constant(5632 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(2048 : index) : i64
          %5 = llvm.mlir.constant(8 : i64) : i64
          %6 = llvm.mlir.constant(16 : i64) : i64
          %7 = llvm.mlir.constant(-1 : index) : i64
          %8 = llvm.mlir.constant(-32 : index) : i64
          %9 = llvm.mlir.constant(3 : index) : i64
          %10 = llvm.mlir.constant(2 : index) : i64
          %11 = llvm.mlir.constant(64 : index) : i64
          %12 = llvm.mlir.poison : vector<128xf32>
          %13 = llvm.mlir.poison : vector<128xf16>
          %14 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(32 : index) : i64
          %17 = llvm.mlir.constant(4 : index) : i64
          %18 = llvm.mlir.constant(176 : index) : i64
          %19 = llvm.mlir.constant(0 : index) : i64
          %20 = llvm.mlir.constant(12255232 : index) : i64
          %21 = llvm.mlir.constant(12976128 : index) : i64
          %22 = llvm.mlir.constant(200704000 : index) : i64
          %23 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %24 = llvm.extractvalue %23[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.getelementptr %24[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %27 = llvm.load %26 : !llvm.ptr -> i32
          %28 = llvm.getelementptr %24[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %29 = llvm.load %28 : !llvm.ptr -> i32
          %30 = llvm.zext %25 : i32 to i64
          %31 = llvm.zext %27 : i32 to i64
          %32 = llvm.zext %29 : i32 to i64
          %33 = llvm.extractvalue %23[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %20, %5 : i64
          %36 = llvm.udiv %35, %6 : i64
          %37 = llvm.getelementptr %34[%36] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%37, %11 : !llvm.ptr, i64)] : i1
          %38 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %39 = llvm.extractvalue %38[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %40 = llvm.load %39 : !llvm.ptr -> !llvm.ptr
          %41 = llvm.mul %21, %5 : i64
          %42 = llvm.udiv %41, %5 : i64
          %43 = llvm.getelementptr %40[%42] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          llvm.intr.assume %3 ["align"(%43, %11 : !llvm.ptr, i64)] : i1
          %44 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %45 = llvm.extractvalue %44[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %46 = llvm.load %45 : !llvm.ptr -> !llvm.ptr
          %47 = llvm.mul %30, %5 : i64
          %48 = llvm.udiv %47, %6 : i64
          %49 = llvm.getelementptr %46[%48] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%49, %10 : !llvm.ptr, i64)] : i1
          %50 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %51 = llvm.extractvalue %50[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %52 = llvm.load %51 : !llvm.ptr -> !llvm.ptr
          %53 = llvm.mul %31, %5 : i64
          %54 = llvm.udiv %53, %6 : i64
          %55 = llvm.getelementptr %52[%54] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%55, %10 : !llvm.ptr, i64)] : i1
          %56 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %57 = llvm.extractvalue %56[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %58 = llvm.getelementptr %57[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %59 = llvm.load %58 : !llvm.ptr -> !llvm.ptr
          %60 = llvm.mul %22, %5 : i64
          %61 = llvm.udiv %60, %6 : i64
          %62 = llvm.getelementptr %59[%61] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%62, %11 : !llvm.ptr, i64)] : i1
          %63 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %64 = llvm.extractvalue %63[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %65 = llvm.zext %64 : i32 to i64
          %66 = llvm.sdiv %65, %11 : i64
          %67 = llvm.mul %66, %11 : i64
          %68 = llvm.icmp "ne" %65, %67 : i64
          %69 = llvm.icmp "slt" %65, %19 : i64
          %70 = llvm.and %68, %69 : i1
          %71 = llvm.add %66, %7 : i64
          %72 = llvm.select %70, %71, %66 : i1, i64
          %73 = llvm.srem %65, %11 : i64
          %74 = llvm.icmp "slt" %73, %19 : i64
          %75 = llvm.add %73, %11 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %76, %16 overflow<nsw> : i64
          %79 = llvm.mul %72, %8 overflow<nsw> : i64
          %80 = llvm.add %79, %32 : i64
          %81 = llvm.icmp "slt" %80, %16 : i64
          %82 = llvm.select %81, %80, %16 : i1, i64
          llvm.br ^bb1(%19 : i64)
        ^bb1(%83: i64):  // 2 preds: ^bb0, ^bb8
          %84 = llvm.icmp "slt" %83, %82 : i64
          llvm.cond_br %84, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %85 = llvm.add %83, %77 : i64
          llvm.br ^bb3(%19 : i64)
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb7
          %87 = llvm.icmp "slt" %86, %16 : i64
          llvm.cond_br %87, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %88 = llvm.add %86, %78 : i64
          llvm.br ^bb5(%19, %14 : i64, vector<1xf32>)
        ^bb5(%89: i64, %90: vector<1xf32>):  // 2 preds: ^bb4, ^bb6
          %91 = llvm.icmp "slt" %89, %18 : i64
          llvm.cond_br %91, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %92 = llvm.mul %85, %2 : i64
          %93 = llvm.mul %89, %16 : i64
          %94 = llvm.add %92, %93 : i64
          %95 = llvm.add %94, %19 : i64
          %96 = llvm.getelementptr %49[%95] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %97 = llvm.load %96 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %98 = llvm.add %89, %15 : i64
          %99 = llvm.mul %98, %16 : i64
          %100 = llvm.add %92, %99 : i64
          %101 = llvm.add %100, %19 : i64
          %102 = llvm.getelementptr %49[%101] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %103 = llvm.load %102 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %104 = llvm.add %89, %10 : i64
          %105 = llvm.mul %104, %16 : i64
          %106 = llvm.add %92, %105 : i64
          %107 = llvm.add %106, %19 : i64
          %108 = llvm.getelementptr %49[%107] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %109 = llvm.load %108 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %110 = llvm.add %89, %9 : i64
          %111 = llvm.mul %110, %16 : i64
          %112 = llvm.add %92, %111 : i64
          %113 = llvm.add %112, %19 : i64
          %114 = llvm.getelementptr %49[%113] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %115 = llvm.load %114 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %116 = llvm.mul %88, %18 : i64
          %117 = llvm.add %116, %89 : i64
          %118 = llvm.getelementptr %37[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %119 = llvm.load %118 {alignment = 2 : i64} : !llvm.ptr -> vector<4xf16>
          %120 = llvm.shufflevector %119, %119 [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<4xf16> 
          %121 = llvm.shufflevector %120, %13 [0, 1, 2, 3, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %122 = llvm.shufflevector %120, %121 [128, 129, 130, 131, 0, 1, 2, 3, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %123 = llvm.shufflevector %120, %122 [128, 129, 130, 131, 132, 133, 134, 135, 0, 1, 2, 3, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %124 = llvm.shufflevector %120, %123 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 0, 1, 2, 3, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %125 = llvm.shufflevector %120, %124 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 0, 1, 2, 3, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %126 = llvm.shufflevector %120, %125 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 0, 1, 2, 3, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %127 = llvm.shufflevector %120, %126 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 0, 1, 2, 3, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %128 = llvm.shufflevector %120, %127 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 0, 1, 2, 3, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %129 = llvm.shufflevector %120, %128 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %130 = llvm.shufflevector %120, %129 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 0, 1, 2, 3, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %131 = llvm.shufflevector %120, %130 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 0, 1, 2, 3, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %132 = llvm.shufflevector %120, %131 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 0, 1, 2, 3, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %133 = llvm.shufflevector %120, %132 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 0, 1, 2, 3, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %134 = llvm.shufflevector %120, %133 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 0, 1, 2, 3, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %135 = llvm.shufflevector %120, %134 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 0, 1, 2, 3, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %136 = llvm.shufflevector %120, %135 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 0, 1, 2, 3, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %137 = llvm.shufflevector %120, %136 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %138 = llvm.shufflevector %120, %137 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 0, 1, 2, 3, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %139 = llvm.shufflevector %120, %138 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 0, 1, 2, 3, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %140 = llvm.shufflevector %120, %139 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 0, 1, 2, 3, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %141 = llvm.shufflevector %120, %140 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 0, 1, 2, 3, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %142 = llvm.shufflevector %120, %141 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 0, 1, 2, 3, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %143 = llvm.shufflevector %120, %142 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 0, 1, 2, 3, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %144 = llvm.shufflevector %120, %143 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 0, 1, 2, 3, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %145 = llvm.shufflevector %120, %144 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %146 = llvm.shufflevector %120, %145 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 0, 1, 2, 3, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %147 = llvm.shufflevector %120, %146 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 0, 1, 2, 3, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %148 = llvm.shufflevector %120, %147 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 0, 1, 2, 3, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %149 = llvm.shufflevector %120, %148 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 0, 1, 2, 3, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %150 = llvm.shufflevector %120, %149 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 0, 1, 2, 3, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %151 = llvm.shufflevector %120, %150 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 0, 1, 2, 3, 252, 253, 254, 255] : vector<128xf16> 
          %152 = llvm.shufflevector %120, %151 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 0, 1, 2, 3] : vector<128xf16> 
          %153 = llvm.shufflevector %152, %152 [0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64, 68, 72, 76, 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, 124, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, 122, 126, 3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63, 67, 71, 75, 79, 83, 87, 91, 95, 99, 103, 107, 111, 115, 119, 123, 127] : vector<128xf16> 
          %154 = llvm.shufflevector %153, %153 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf16> 
          %155 = llvm.shufflevector %153, %153 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf16> 
          %156 = llvm.shufflevector %153, %153 [64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] : vector<128xf16> 
          %157 = llvm.shufflevector %153, %153 [96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127] : vector<128xf16> 
          %158 = llvm.mul %88, %2 : i64
          %159 = llvm.add %158, %93 : i64
          %160 = llvm.add %159, %19 : i64
          %161 = llvm.getelementptr %43[%160] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %162 = llvm.load %161 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %163 = llvm.add %158, %99 : i64
          %164 = llvm.add %163, %19 : i64
          %165 = llvm.getelementptr %43[%164] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %166 = llvm.load %165 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %167 = llvm.add %158, %105 : i64
          %168 = llvm.add %167, %19 : i64
          %169 = llvm.getelementptr %43[%168] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %170 = llvm.load %169 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %171 = llvm.add %158, %111 : i64
          %172 = llvm.add %171, %19 : i64
          %173 = llvm.getelementptr %43[%172] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %174 = llvm.load %173 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %175 = llvm.sext %162 : vector<32xi8> to vector<32xi32>
          %176 = llvm.sext %166 : vector<32xi8> to vector<32xi32>
          %177 = llvm.sext %170 : vector<32xi8> to vector<32xi32>
          %178 = llvm.sext %174 : vector<32xi8> to vector<32xi32>
          %179 = llvm.sitofp %175 : vector<32xi32> to vector<32xf16>
          %180 = llvm.sitofp %176 : vector<32xi32> to vector<32xf16>
          %181 = llvm.sitofp %177 : vector<32xi32> to vector<32xf16>
          %182 = llvm.sitofp %178 : vector<32xi32> to vector<32xf16>
          %183 = llvm.fmul %179, %154 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %184 = llvm.fmul %180, %155 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %185 = llvm.fmul %181, %156 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %186 = llvm.fmul %182, %157 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %187 = llvm.fmul %97, %183 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %188 = llvm.fmul %103, %184 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %189 = llvm.fmul %109, %185 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %190 = llvm.fmul %115, %186 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %191 = llvm.fpext %187 : vector<32xf16> to vector<32xf32>
          %192 = llvm.fpext %188 : vector<32xf16> to vector<32xf32>
          %193 = llvm.fpext %189 : vector<32xf16> to vector<32xf32>
          %194 = llvm.fpext %190 : vector<32xf16> to vector<32xf32>
          %195 = llvm.shufflevector %191, %191 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %196 = llvm.shufflevector %195, %12 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %197 = llvm.shufflevector %192, %192 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %198 = llvm.shufflevector %197, %196 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %199 = llvm.shufflevector %193, %193 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %200 = llvm.shufflevector %199, %198 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %201 = llvm.shufflevector %194, %194 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %202 = llvm.shufflevector %201, %200 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf32> 
          %203 = llvm.extractelement %90[%1 : i64] : vector<1xf32>
          %204 = "llvm.intr.vector.reduce.fadd"(%203, %202) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<128xf32>) -> f32
          %205 = llvm.insertelement %204, %14[%1 : i64] : vector<1xf32>
          %206 = llvm.add %89, %17 : i64
          llvm.br ^bb5(%206, %205 : i64, vector<1xf32>)
        ^bb7:  // pred: ^bb5
          %207 = llvm.mul %85, %4 : i64
          %208 = llvm.add %207, %88 : i64
          %209 = llvm.getelementptr %55[%208] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %210 = llvm.load %209 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %211 = llvm.extractelement %90[%1 : i64] : vector<1xf32>
          %212 = llvm.fptrunc %211 : f32 to f16
          %213 = llvm.extractelement %210[%1 : i64] : vector<1xf16>
          %214 = llvm.fadd %213, %212 {fastmathFlags = #llvm.fastmath<contract>} : f16
          %215 = llvm.mul %85, %4 overflow<nsw, nuw> : i64
          %216 = llvm.add %215, %88 overflow<nsw, nuw> : i64
          %217 = llvm.getelementptr inbounds|nuw %62[%216] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %214, %217 : f16, !llvm.ptr
          %218 = llvm.add %86, %15 : i64
          llvm.br ^bb3(%218 : i64)
        ^bb8:  // pred: ^bb3
          %219 = llvm.add %83, %15 : i64
          llvm.br ^bb1(%219 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_70 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_70_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_70_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<1> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_112 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_112_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_112_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(4 : index) : i64
          %12 = llvm.mlir.constant(0 : index) : i64
          %13 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %14 = llvm.extractvalue %13[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %15 = llvm.load %14 : !llvm.ptr -> i32
          %16 = llvm.getelementptr %14[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %17 = llvm.load %16 : !llvm.ptr -> i32
          %18 = llvm.getelementptr %14[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %19 = llvm.load %18 : !llvm.ptr -> i32
          %20 = llvm.zext %15 : i32 to i64
          %21 = llvm.zext %17 : i32 to i64
          %22 = llvm.zext %19 : i32 to i64
          %23 = llvm.extractvalue %13[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %20, %4 : i64
          %26 = llvm.udiv %25, %5 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%27, %2 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %21, %4 : i64
          %33 = llvm.udiv %32, %5 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%34, %2 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %36 = llvm.extractvalue %35[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %37 = llvm.zext %36 : i32 to i64
          %38 = llvm.mul %37, %7 overflow<nsw> : i64
          %39 = llvm.mul %37, %6 overflow<nsw> : i64
          %40 = llvm.add %39, %22 : i64
          %41 = llvm.icmp "slt" %40, %7 : i64
          %42 = llvm.select %41, %40, %7 : i1, i64
          llvm.br ^bb1(%12 : i64)
        ^bb1(%43: i64):  // 2 preds: ^bb0, ^bb2
          %44 = llvm.icmp "slt" %43, %42 : i64
          llvm.cond_br %44, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %45 = llvm.sub %42, %43 : i64
          %46 = llvm.icmp "slt" %45, %11 : i64
          %47 = llvm.select %46, %45, %11 : i1, i64
          %48 = llvm.add %43, %38 : i64
          %49 = llvm.trunc %47 : i64 to i32
          %50 = llvm.insertelement %49, %1[%0 : i32] : vector<4xi32>
          %51 = llvm.shufflevector %50, %1 [0, 0, 0, 0] : vector<4xi32> 
          %52 = llvm.icmp "sgt" %51, %9 : vector<4xi32>
          %53 = llvm.getelementptr %27[%48] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.intr.masked.load %53, %52, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %55 = llvm.add %54, %10 : vector<4xi64>
          %56 = llvm.mul %55, %10 : vector<4xi64>
          %57 = llvm.getelementptr %34[%48] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %56, %57, %52 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %58 = llvm.add %43, %11 : i64
          llvm.br ^bb1(%58 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_154 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_154_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_154_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<3> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_196 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_196_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_196_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<4> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_238 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_238_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_238_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<5> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_280 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_280_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_280_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<6> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_322 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_322_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_322_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<7> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_364 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_364_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_364_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<8> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_406 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_406_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_406_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<9> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_448 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_448_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_448_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<10> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_490 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_490_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_490_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<11> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_532 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_532_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_532_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<12> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_574 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_574_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_574_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<13> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_616 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_616_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_616_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<14> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_658 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_658_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_658_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<15> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_700 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_700_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_700_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<16> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_742 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_742_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_742_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<17> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_784 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_784_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_784_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<18> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_826 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_826_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_826_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<19> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_868 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_868_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_868_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<20> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_908 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_908_elementwise_D_i64 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %7, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_908_elementwise_D_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi32>
          %2 = llvm.mlir.constant(8 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(64 : i64) : i64
          %6 = llvm.mlir.constant(-64 : index) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.poison : vector<4xi64>
          %9 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xi32>) : vector<4xi32>
          %10 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %11 = llvm.mlir.constant(dense<21> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %16 : i32 to i64
          %22 = llvm.zext %18 : i32 to i64
          %23 = llvm.zext %20 : i32 to i64
          %24 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %21, %4 : i64
          %27 = llvm.udiv %26, %5 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%28, %2 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %22, %4 : i64
          %34 = llvm.udiv %33, %5 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %3 ["align"(%35, %2 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %37 = llvm.extractvalue %36[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %38 = llvm.zext %37 : i32 to i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.mul %38, %6 overflow<nsw> : i64
          %41 = llvm.add %40, %23 : i64
          %42 = llvm.icmp "slt" %41, %7 : i64
          %43 = llvm.select %42, %41, %7 : i1, i64
          llvm.br ^bb1(%13 : i64)
        ^bb1(%44: i64):  // 2 preds: ^bb0, ^bb2
          %45 = llvm.icmp "slt" %44, %43 : i64
          llvm.cond_br %45, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %46 = llvm.sub %43, %44 : i64
          %47 = llvm.icmp "slt" %46, %12 : i64
          %48 = llvm.select %47, %46, %12 : i1, i64
          %49 = llvm.add %44, %39 : i64
          %50 = llvm.trunc %48 : i64 to i32
          %51 = llvm.insertelement %50, %1[%0 : i32] : vector<4xi32>
          %52 = llvm.shufflevector %51, %1 [0, 0, 0, 0] : vector<4xi32> 
          %53 = llvm.icmp "sgt" %52, %9 : vector<4xi32>
          %54 = llvm.getelementptr %28[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %55 = llvm.intr.masked.load %54, %53, %8 {alignment = 8 : i32} : (!llvm.ptr, vector<4xi1>, vector<4xi64>) -> vector<4xi64>
          %56 = llvm.add %55, %11 : vector<4xi64>
          %57 = llvm.mul %56, %10 : vector<4xi64>
          %58 = llvm.getelementptr %35[%49] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.masked.store %57, %58, %53 {alignment = 8 : i32} : vector<4xi64>, vector<4xi1> into !llvm.ptr
          %59 = llvm.add %44, %12 : i64
          llvm.br ^bb1(%59 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_914 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_914_slow_memcpy ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_914_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(1024 : i64) : i64
          %2 = llvm.mlir.constant(1024 : index) : i64
          %3 = llvm.mlir.constant(256 : index) : i64
          %4 = llvm.mlir.constant(2 : index) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(2048 : i64) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(512 : index) : i64
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(16 : i64) : i64
          %11 = llvm.mlir.constant(-1 : index) : i64
          %12 = llvm.mlir.constant(-64 : index) : i64
          %13 = llvm.mlir.constant(4 : index) : i64
          %14 = llvm.mlir.constant(64 : index) : i64
          %15 = llvm.mlir.poison : vector<8xf16>
          %16 = llvm.mlir.constant(32 : index) : i64
          %17 = llvm.mlir.constant(8 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(1 : index) : i64
          %20 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %21 = llvm.extractvalue %20[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %21[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %21[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %22 : i32 to i64
          %28 = llvm.zext %24 : i32 to i64
          %29 = llvm.zext %26 : i32 to i64
          %30 = llvm.extractvalue %20[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %27, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.mul %29, %6 : i64
          %35 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%35, %4 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %28, %9 : i64
          %41 = llvm.udiv %40, %10 : i64
          %42 = llvm.mul %29, %1 : i64
          %43 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %4 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %29, %18 : i64
          %45 = llvm.sub %18, %29 : i64
          %46 = llvm.sub %29, %19 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %14 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %19 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %13 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %11 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %13 : i64
          %70 = llvm.srem %54, %13 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %13 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %14 overflow<nsw> : i64
          %75 = llvm.mul %69, %12 overflow<nsw> : i64
          %76 = llvm.add %75, %29 : i64
          %77 = llvm.icmp "slt" %76, %14 : i64
          %78 = llvm.select %77, %76, %14 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb8
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb9
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb7
          %82 = llvm.icmp "slt" %81, %17 : i64
          llvm.cond_br %82, ^bb3(%18 : i64), ^bb8
        ^bb3(%83: i64):  // 2 preds: ^bb2, ^bb6
          %84 = llvm.icmp "slt" %83, %16 : i64
          llvm.cond_br %84, ^bb4(%18, %15 : i64, vector<8xf16>), ^bb7
        ^bb4(%85: i64, %86: vector<8xf16>):  // 2 preds: ^bb3, ^bb5
          %87 = llvm.icmp "slt" %85, %17 : i64
          llvm.cond_br %87, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %88 = llvm.add %74, %79 : i64
          %89 = llvm.mul %83, %4 overflow<nsw> : i64
          %90 = llvm.mul %85, %4 overflow<nsw> : i64
          %91 = llvm.add %89, %90 : i64
          %92 = llvm.mul %64, %34 overflow<nsw, nuw> : i64
          %93 = llvm.mul %88, %7 overflow<nsw, nuw> : i64
          %94 = llvm.add %92, %93 overflow<nsw, nuw> : i64
          %95 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %96 = llvm.add %94, %95 overflow<nsw, nuw> : i64
          %97 = llvm.mul %81, %14 overflow<nsw, nuw> : i64
          %98 = llvm.add %96, %97 overflow<nsw, nuw> : i64
          %99 = llvm.add %98, %91 overflow<nsw, nuw> : i64
          %100 = llvm.getelementptr inbounds|nuw %35[%99] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %101 = llvm.load %100 : !llvm.ptr -> f16
          %102 = llvm.insertelement %101, %86[%85 : i64] : vector<8xf16>
          %103 = llvm.add %85, %19 : i64
          llvm.br ^bb4(%103, %102 : i64, vector<8xf16>)
        ^bb6:  // pred: ^bb4
          %104 = llvm.add %74, %79 : i64
          %105 = llvm.mul %64, %42 : i64
          %106 = llvm.mul %104, %2 : i64
          %107 = llvm.add %105, %106 : i64
          %108 = llvm.mul %73, %3 : i64
          %109 = llvm.add %107, %108 : i64
          %110 = llvm.mul %81, %16 : i64
          %111 = llvm.add %109, %110 : i64
          %112 = llvm.add %111, %83 : i64
          %113 = llvm.getelementptr %43[%112] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %86, %113 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %114 = llvm.add %83, %17 : i64
          llvm.br ^bb3(%114 : i64)
        ^bb7:  // pred: ^bb3
          %115 = llvm.add %81, %19 : i64
          llvm.br ^bb2(%115 : i64)
        ^bb8:  // pred: ^bb2
          %116 = llvm.add %79, %19 : i64
          llvm.br ^bb1(%116 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_915 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_915_slow_memcpy ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_915_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(1024 : i64) : i64
          %2 = llvm.mlir.constant(1024 : index) : i64
          %3 = llvm.mlir.constant(256 : index) : i64
          %4 = llvm.mlir.constant(2 : index) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(2048 : i64) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(512 : index) : i64
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(16 : i64) : i64
          %11 = llvm.mlir.constant(-1 : index) : i64
          %12 = llvm.mlir.constant(-64 : index) : i64
          %13 = llvm.mlir.constant(4 : index) : i64
          %14 = llvm.mlir.constant(64 : index) : i64
          %15 = llvm.mlir.poison : vector<8xf16>
          %16 = llvm.mlir.constant(32 : index) : i64
          %17 = llvm.mlir.constant(8 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(1 : index) : i64
          %20 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %21 = llvm.extractvalue %20[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %21[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %21[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %22 : i32 to i64
          %28 = llvm.zext %24 : i32 to i64
          %29 = llvm.zext %26 : i32 to i64
          %30 = llvm.extractvalue %20[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %27, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.mul %29, %6 : i64
          %35 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%35, %4 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %28, %9 : i64
          %41 = llvm.udiv %40, %10 : i64
          %42 = llvm.mul %29, %1 : i64
          %43 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %4 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %29, %18 : i64
          %45 = llvm.sub %18, %29 : i64
          %46 = llvm.sub %29, %19 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %14 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %19 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %13 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %11 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %13 : i64
          %70 = llvm.srem %54, %13 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %13 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %14 overflow<nsw> : i64
          %75 = llvm.mul %69, %12 overflow<nsw> : i64
          %76 = llvm.add %75, %29 : i64
          %77 = llvm.icmp "slt" %76, %14 : i64
          %78 = llvm.select %77, %76, %14 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb8
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb9
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb7
          %82 = llvm.icmp "slt" %81, %17 : i64
          llvm.cond_br %82, ^bb3(%18 : i64), ^bb8
        ^bb3(%83: i64):  // 2 preds: ^bb2, ^bb6
          %84 = llvm.icmp "slt" %83, %16 : i64
          llvm.cond_br %84, ^bb4(%18, %15 : i64, vector<8xf16>), ^bb7
        ^bb4(%85: i64, %86: vector<8xf16>):  // 2 preds: ^bb3, ^bb5
          %87 = llvm.icmp "slt" %85, %17 : i64
          llvm.cond_br %87, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %88 = llvm.add %74, %79 : i64
          %89 = llvm.mul %83, %4 overflow<nsw> : i64
          %90 = llvm.mul %85, %4 overflow<nsw> : i64
          %91 = llvm.add %89, %90 : i64
          %92 = llvm.add %91, %19 : i64
          %93 = llvm.mul %64, %34 overflow<nsw, nuw> : i64
          %94 = llvm.mul %88, %7 overflow<nsw, nuw> : i64
          %95 = llvm.add %93, %94 overflow<nsw, nuw> : i64
          %96 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %97 = llvm.add %95, %96 overflow<nsw, nuw> : i64
          %98 = llvm.mul %81, %14 overflow<nsw, nuw> : i64
          %99 = llvm.add %97, %98 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %92 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %35[%100] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %102 = llvm.load %101 : !llvm.ptr -> f16
          %103 = llvm.insertelement %102, %86[%85 : i64] : vector<8xf16>
          %104 = llvm.add %85, %19 : i64
          llvm.br ^bb4(%104, %103 : i64, vector<8xf16>)
        ^bb6:  // pred: ^bb4
          %105 = llvm.add %74, %79 : i64
          %106 = llvm.mul %64, %42 : i64
          %107 = llvm.mul %105, %2 : i64
          %108 = llvm.add %106, %107 : i64
          %109 = llvm.mul %73, %3 : i64
          %110 = llvm.add %108, %109 : i64
          %111 = llvm.mul %81, %16 : i64
          %112 = llvm.add %110, %111 : i64
          %113 = llvm.add %112, %83 : i64
          %114 = llvm.getelementptr %43[%113] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %86, %114 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %115 = llvm.add %83, %17 : i64
          llvm.br ^bb3(%115 : i64)
        ^bb7:  // pred: ^bb3
          %116 = llvm.add %81, %19 : i64
          llvm.br ^bb2(%116 : i64)
        ^bb8:  // pred: ^bb2
          %117 = llvm.add %79, %19 : i64
          llvm.br ^bb1(%117 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_916 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_916_elementwise_broadcast_4x32xDx2x32_f16 ordinal(0) layout(#pipeline_layout8) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_916_elementwise_broadcast_4x32xDx2x32_f16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<8xi1>
          %2 = llvm.mlir.constant(64 : i64) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(1024 : i64) : i64
          %5 = llvm.mlir.constant(1024 : index) : i64
          %6 = llvm.mlir.constant(8 : i64) : i64
          %7 = llvm.mlir.constant(16 : i64) : i64
          %8 = llvm.mlir.constant(-1 : index) : i64
          %9 = llvm.mlir.constant(-64 : index) : i64
          %10 = llvm.mlir.constant(4 : index) : i64
          %11 = llvm.mlir.constant(64 : index) : i64
          %12 = llvm.mlir.constant(1 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(2 : index) : i64
          %15 = llvm.mlir.constant(8 : index) : i64
          %16 = llvm.mlir.constant(0 : index) : i64
          %17 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %18 = llvm.extractvalue %17[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %19 = llvm.load %18 : !llvm.ptr -> i32
          %20 = llvm.getelementptr %18[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %21 = llvm.load %20 : !llvm.ptr -> i32
          %22 = llvm.getelementptr %18[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %23 = llvm.load %22 : !llvm.ptr -> i32
          %24 = llvm.getelementptr %18[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.getelementptr %18[4] : (!llvm.ptr) -> !llvm.ptr, i32
          %27 = llvm.load %26 : !llvm.ptr -> i32
          %28 = llvm.getelementptr %18[5] : (!llvm.ptr) -> !llvm.ptr, i32
          %29 = llvm.load %28 : !llvm.ptr -> i32
          %30 = llvm.zext %19 : i32 to i64
          %31 = llvm.zext %21 : i32 to i64
          %32 = llvm.zext %23 : i32 to i64
          %33 = llvm.zext %25 : i32 to i64
          %34 = llvm.zext %27 : i32 to i64
          %35 = llvm.zext %29 : i32 to i64
          %36 = llvm.extractvalue %17[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %30, %6 : i64
          %39 = llvm.udiv %38, %7 : i64
          %40 = llvm.mul %35, %4 : i64
          %41 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%41, %14 : !llvm.ptr, i64)] : i1
          %42 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %43 = llvm.extractvalue %42[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %44 = llvm.load %43 : !llvm.ptr -> !llvm.ptr
          %45 = llvm.mul %31, %6 : i64
          %46 = llvm.udiv %45, %7 : i64
          %47 = llvm.getelementptr %44[%46] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%47, %14 : !llvm.ptr, i64)] : i1
          %48 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %49 = llvm.extractvalue %48[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %50 = llvm.load %49 : !llvm.ptr -> !llvm.ptr
          %51 = llvm.mul %32, %6 : i64
          %52 = llvm.udiv %51, %7 : i64
          %53 = llvm.getelementptr %50[%52] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%53, %14 : !llvm.ptr, i64)] : i1
          %54 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %55 = llvm.extractvalue %54[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %56 = llvm.load %55 : !llvm.ptr -> !llvm.ptr
          %57 = llvm.mul %33, %6 : i64
          %58 = llvm.udiv %57, %7 : i64
          %59 = llvm.getelementptr %56[%58] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%59, %14 : !llvm.ptr, i64)] : i1
          %60 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %61 = llvm.extractvalue %60[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %62 = llvm.getelementptr %61[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %63 = llvm.load %62 : !llvm.ptr -> !llvm.ptr
          %64 = llvm.mul %34, %6 : i64
          %65 = llvm.udiv %64, %7 : i64
          %66 = llvm.mul %35, %2 : i64
          %67 = llvm.mul %66, %13 : i64
          %68 = llvm.getelementptr %63[%65] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%68, %14 : !llvm.ptr, i64)] : i1
          %69 = llvm.icmp "sle" %35, %16 : i64
          %70 = llvm.sub %16, %35 : i64
          %71 = llvm.sub %35, %12 : i64
          %72 = llvm.select %69, %70, %71 : i1, i64
          %73 = llvm.sdiv %72, %11 : i64
          %74 = llvm.sub %16, %73 : i64
          %75 = llvm.add %73, %12 : i64
          %76 = llvm.select %69, %74, %75 : i1, i64
          %77 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %78 = llvm.extractvalue %77[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %79 = llvm.zext %78 : i32 to i64
          %80 = llvm.mul %76, %10 overflow<nsw, nuw> : i64
          %81 = llvm.sdiv %79, %80 : i64
          %82 = llvm.mul %81, %80 : i64
          %83 = llvm.icmp "ne" %79, %82 : i64
          %84 = llvm.icmp "slt" %79, %16 : i64
          %85 = llvm.icmp "slt" %80, %16 : i64
          %86 = llvm.icmp "ne" %84, %85 : i1
          %87 = llvm.and %83, %86 : i1
          %88 = llvm.add %81, %8 : i64
          %89 = llvm.select %87, %88, %81 : i1, i64
          %90 = llvm.srem %79, %80 : i64
          %91 = llvm.icmp "slt" %90, %16 : i64
          %92 = llvm.add %90, %80 overflow<nsw> : i64
          %93 = llvm.select %91, %92, %90 : i1, i64
          %94 = llvm.sdiv %93, %76 : i64
          %95 = llvm.srem %79, %76 : i64
          %96 = llvm.icmp "slt" %95, %16 : i64
          %97 = llvm.add %95, %76 overflow<nsw> : i64
          %98 = llvm.select %96, %97, %95 : i1, i64
          %99 = llvm.mul %94, %15 overflow<nsw> : i64
          %100 = llvm.mul %98, %11 overflow<nsw> : i64
          %101 = llvm.mul %98, %9 overflow<nsw> : i64
          %102 = llvm.add %101, %35 : i64
          %103 = llvm.icmp "slt" %102, %11 : i64
          %104 = llvm.select %103, %102, %11 : i1, i64
          llvm.br ^bb1(%16 : i64)
        ^bb1(%105: i64):  // 2 preds: ^bb0, ^bb11
          %106 = llvm.icmp "slt" %105, %15 : i64
          llvm.cond_br %106, ^bb2, ^bb12
        ^bb2:  // pred: ^bb1
          %107 = llvm.add %105, %99 : i64
          llvm.br ^bb3(%16 : i64)
        ^bb3(%108: i64):  // 2 preds: ^bb2, ^bb10
          %109 = llvm.icmp "slt" %108, %104 : i64
          llvm.cond_br %109, ^bb4, ^bb11
        ^bb4:  // pred: ^bb3
          %110 = llvm.add %108, %100 : i64
          llvm.br ^bb5(%16 : i64)
        ^bb5(%111: i64):  // 2 preds: ^bb4, ^bb9
          %112 = llvm.icmp "slt" %111, %14 : i64
          llvm.cond_br %112, ^bb6, ^bb10
        ^bb6:  // pred: ^bb5
          %113 = llvm.icmp "eq" %111, %16 : i64
          llvm.br ^bb7(%16 : i64)
        ^bb7(%114: i64):  // 2 preds: ^bb6, ^bb8
          %115 = llvm.icmp "slt" %114, %13 : i64
          llvm.cond_br %115, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %116 = llvm.mul %89, %40 : i64
          %117 = llvm.mul %110, %5 : i64
          %118 = llvm.add %116, %117 : i64
          %119 = llvm.mul %107, %13 : i64
          %120 = llvm.add %118, %119 : i64
          %121 = llvm.add %120, %114 : i64
          %122 = llvm.getelementptr %41[%121] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %123 = llvm.load %122 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %124 = llvm.mul %110, %13 : i64
          %125 = llvm.add %124, %114 : i64
          %126 = llvm.getelementptr %47[%125] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %127 = llvm.load %126 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %128 = llvm.getelementptr %53[%121] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %129 = llvm.load %128 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %130 = llvm.getelementptr %59[%125] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %131 = llvm.load %130 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %132 = llvm.fmul %123, %131 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %133 = llvm.fmul %129, %127 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %134 = llvm.fmul %129, %131 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %135 = llvm.fmul %123, %127 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %136 = llvm.fadd %133, %132 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %137 = llvm.fsub %135, %134 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %138 = llvm.insertelement %113, %1[%0 : i32] : vector<8xi1>
          %139 = llvm.shufflevector %138, %1 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi1> 
          %140 = llvm.select %139, %137, %136 : vector<8xi1>, vector<8xf16>
          %141 = llvm.mul %89, %67 : i64
          %142 = llvm.mul %107, %66 : i64
          %143 = llvm.add %141, %142 : i64
          %144 = llvm.mul %110, %11 : i64
          %145 = llvm.add %143, %144 : i64
          %146 = llvm.mul %111, %13 : i64
          %147 = llvm.add %145, %146 : i64
          %148 = llvm.add %147, %114 : i64
          %149 = llvm.getelementptr %68[%148] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %140, %149 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %150 = llvm.add %114, %15 : i64
          llvm.br ^bb7(%150 : i64)
        ^bb9:  // pred: ^bb7
          %151 = llvm.add %111, %12 : i64
          llvm.br ^bb5(%151 : i64)
        ^bb10:  // pred: ^bb5
          %152 = llvm.add %108, %12 : i64
          llvm.br ^bb3(%152 : i64)
        ^bb11:  // pred: ^bb3
          %153 = llvm.add %105, %12 : i64
          llvm.br ^bb1(%153 : i64)
        ^bb12:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @prefill_bs4$async_dispatch_940 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @prefill_bs4$async_dispatch_940_matmul_like_Dx32000x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c32 = arith.constant 32 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c32 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c1000 = arith.constant 1000 : index
        %8 = arith.muli %7, %c1000 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @prefill_bs4$async_dispatch_940_matmul_like_Dx32000x64x32_f16xf16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(0 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(2048 : index) : i64
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(32000 : index) : i64
          %7 = llvm.mlir.constant(-1 : index) : i64
          %8 = llvm.mlir.constant(-32 : index) : i64
          %9 = llvm.mlir.constant(3 : index) : i64
          %10 = llvm.mlir.constant(2 : index) : i64
          %11 = llvm.mlir.constant(1000 : index) : i64
          %12 = llvm.mlir.poison : vector<128xf32>
          %13 = llvm.mlir.poison : vector<128xf16>
          %14 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(32 : index) : i64
          %17 = llvm.mlir.constant(4 : index) : i64
          %18 = llvm.mlir.constant(64 : index) : i64
          %19 = llvm.mlir.constant(0 : index) : i64
          %20 = llvm.mlir.constant(4096000 : index) : i64
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.load %22 : !llvm.ptr -> i32
          %24 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %23 : i32 to i64
          %27 = llvm.zext %25 : i32 to i64
          %28 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%29, %18 : !llvm.ptr, i64)] : i1
          %30 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %31 = llvm.extractvalue %30[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %20, %4 : i64
          %34 = llvm.udiv %33, %4 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          llvm.intr.assume %5 ["align"(%35, %18 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.load %37 : !llvm.ptr -> !llvm.ptr
          %39 = llvm.mul %26, %4 : i64
          %40 = llvm.udiv %39, %2 : i64
          %41 = llvm.getelementptr %38[%40] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%41, %10 : !llvm.ptr, i64)] : i1
          %42 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %43 = llvm.extractvalue %42[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %44 = llvm.getelementptr %43[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %45 = llvm.load %44 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%45, %18 : !llvm.ptr, i64)] : i1
          %46 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %47 = llvm.extractvalue %46[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %48 = llvm.zext %47 : i32 to i64
          %49 = llvm.sdiv %48, %11 : i64
          %50 = llvm.mul %49, %11 : i64
          %51 = llvm.icmp "ne" %48, %50 : i64
          %52 = llvm.icmp "slt" %48, %19 : i64
          %53 = llvm.and %51, %52 : i1
          %54 = llvm.add %49, %7 : i64
          %55 = llvm.select %53, %54, %49 : i1, i64
          %56 = llvm.srem %48, %11 : i64
          %57 = llvm.icmp "slt" %56, %19 : i64
          %58 = llvm.add %56, %11 overflow<nsw> : i64
          %59 = llvm.select %57, %58, %56 : i1, i64
          %60 = llvm.mul %55, %16 overflow<nsw> : i64
          %61 = llvm.mul %59, %16 overflow<nsw> : i64
          %62 = llvm.mul %55, %8 overflow<nsw> : i64
          %63 = llvm.add %62, %27 : i64
          %64 = llvm.icmp "slt" %63, %16 : i64
          %65 = llvm.select %64, %63, %16 : i1, i64
          llvm.br ^bb1(%19 : i64)
        ^bb1(%66: i64):  // 2 preds: ^bb0, ^bb8
          %67 = llvm.icmp "slt" %66, %65 : i64
          llvm.cond_br %67, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %68 = llvm.add %66, %60 : i64
          llvm.br ^bb3(%19 : i64)
        ^bb3(%69: i64):  // 2 preds: ^bb2, ^bb7
          %70 = llvm.icmp "slt" %69, %16 : i64
          llvm.cond_br %70, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %71 = llvm.add %69, %61 : i64
          llvm.br ^bb5(%19, %14 : i64, vector<1xf32>)
        ^bb5(%72: i64, %73: vector<1xf32>):  // 2 preds: ^bb4, ^bb6
          %74 = llvm.icmp "slt" %72, %18 : i64
          llvm.cond_br %74, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %75 = llvm.mul %68, %3 : i64
          %76 = llvm.mul %72, %16 : i64
          %77 = llvm.add %75, %76 : i64
          %78 = llvm.add %77, %19 : i64
          %79 = llvm.getelementptr %41[%78] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %80 = llvm.load %79 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %81 = llvm.add %72, %15 : i64
          %82 = llvm.mul %81, %16 : i64
          %83 = llvm.add %75, %82 : i64
          %84 = llvm.add %83, %19 : i64
          %85 = llvm.getelementptr %41[%84] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %86 = llvm.load %85 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %87 = llvm.add %72, %10 : i64
          %88 = llvm.mul %87, %16 : i64
          %89 = llvm.add %75, %88 : i64
          %90 = llvm.add %89, %19 : i64
          %91 = llvm.getelementptr %41[%90] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %92 = llvm.load %91 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %93 = llvm.add %72, %9 : i64
          %94 = llvm.mul %93, %16 : i64
          %95 = llvm.add %75, %94 : i64
          %96 = llvm.add %95, %19 : i64
          %97 = llvm.getelementptr %41[%96] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %98 = llvm.load %97 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %99 = llvm.mul %71, %18 : i64
          %100 = llvm.add %99, %72 : i64
          %101 = llvm.getelementptr %29[%100] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %102 = llvm.load %101 {alignment = 2 : i64} : !llvm.ptr -> vector<4xf16>
          %103 = llvm.shufflevector %102, %102 [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<4xf16> 
          %104 = llvm.shufflevector %103, %13 [0, 1, 2, 3, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %105 = llvm.shufflevector %103, %104 [128, 129, 130, 131, 0, 1, 2, 3, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %106 = llvm.shufflevector %103, %105 [128, 129, 130, 131, 132, 133, 134, 135, 0, 1, 2, 3, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %107 = llvm.shufflevector %103, %106 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 0, 1, 2, 3, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %108 = llvm.shufflevector %103, %107 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 0, 1, 2, 3, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %109 = llvm.shufflevector %103, %108 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 0, 1, 2, 3, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %110 = llvm.shufflevector %103, %109 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 0, 1, 2, 3, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %111 = llvm.shufflevector %103, %110 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 0, 1, 2, 3, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %112 = llvm.shufflevector %103, %111 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %113 = llvm.shufflevector %103, %112 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 0, 1, 2, 3, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %114 = llvm.shufflevector %103, %113 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 0, 1, 2, 3, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %115 = llvm.shufflevector %103, %114 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 0, 1, 2, 3, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %116 = llvm.shufflevector %103, %115 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 0, 1, 2, 3, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %117 = llvm.shufflevector %103, %116 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 0, 1, 2, 3, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %118 = llvm.shufflevector %103, %117 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 0, 1, 2, 3, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %119 = llvm.shufflevector %103, %118 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 0, 1, 2, 3, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %120 = llvm.shufflevector %103, %119 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %121 = llvm.shufflevector %103, %120 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 0, 1, 2, 3, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %122 = llvm.shufflevector %103, %121 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 0, 1, 2, 3, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %123 = llvm.shufflevector %103, %122 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 0, 1, 2, 3, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %124 = llvm.shufflevector %103, %123 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 0, 1, 2, 3, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %125 = llvm.shufflevector %103, %124 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 0, 1, 2, 3, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %126 = llvm.shufflevector %103, %125 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 0, 1, 2, 3, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %127 = llvm.shufflevector %103, %126 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 0, 1, 2, 3, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %128 = llvm.shufflevector %103, %127 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %129 = llvm.shufflevector %103, %128 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 0, 1, 2, 3, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %130 = llvm.shufflevector %103, %129 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 0, 1, 2, 3, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %131 = llvm.shufflevector %103, %130 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 0, 1, 2, 3, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %132 = llvm.shufflevector %103, %131 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 0, 1, 2, 3, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %133 = llvm.shufflevector %103, %132 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 0, 1, 2, 3, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %134 = llvm.shufflevector %103, %133 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 0, 1, 2, 3, 252, 253, 254, 255] : vector<128xf16> 
          %135 = llvm.shufflevector %103, %134 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 0, 1, 2, 3] : vector<128xf16> 
          %136 = llvm.shufflevector %135, %135 [0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64, 68, 72, 76, 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, 124, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, 122, 126, 3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63, 67, 71, 75, 79, 83, 87, 91, 95, 99, 103, 107, 111, 115, 119, 123, 127] : vector<128xf16> 
          %137 = llvm.shufflevector %136, %136 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf16> 
          %138 = llvm.shufflevector %136, %136 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf16> 
          %139 = llvm.shufflevector %136, %136 [64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] : vector<128xf16> 
          %140 = llvm.shufflevector %136, %136 [96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127] : vector<128xf16> 
          %141 = llvm.mul %71, %3 : i64
          %142 = llvm.add %141, %76 : i64
          %143 = llvm.add %142, %19 : i64
          %144 = llvm.getelementptr %35[%143] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %145 = llvm.load %144 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %146 = llvm.add %141, %82 : i64
          %147 = llvm.add %146, %19 : i64
          %148 = llvm.getelementptr %35[%147] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %149 = llvm.load %148 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %150 = llvm.add %141, %88 : i64
          %151 = llvm.add %150, %19 : i64
          %152 = llvm.getelementptr %35[%151] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %153 = llvm.load %152 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %154 = llvm.add %141, %94 : i64
          %155 = llvm.add %154, %19 : i64
          %156 = llvm.getelementptr %35[%155] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %157 = llvm.load %156 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %158 = llvm.sext %145 : vector<32xi8> to vector<32xi32>
          %159 = llvm.sext %149 : vector<32xi8> to vector<32xi32>
          %160 = llvm.sext %153 : vector<32xi8> to vector<32xi32>
          %161 = llvm.sext %157 : vector<32xi8> to vector<32xi32>
          %162 = llvm.sitofp %158 : vector<32xi32> to vector<32xf16>
          %163 = llvm.sitofp %159 : vector<32xi32> to vector<32xf16>
          %164 = llvm.sitofp %160 : vector<32xi32> to vector<32xf16>
          %165 = llvm.sitofp %161 : vector<32xi32> to vector<32xf16>
          %166 = llvm.fmul %162, %137 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %167 = llvm.fmul %163, %138 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %168 = llvm.fmul %164, %139 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %169 = llvm.fmul %165, %140 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %170 = llvm.fmul %80, %166 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %171 = llvm.fmul %86, %167 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %172 = llvm.fmul %92, %168 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %173 = llvm.fmul %98, %169 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %174 = llvm.fpext %170 : vector<32xf16> to vector<32xf32>
          %175 = llvm.fpext %171 : vector<32xf16> to vector<32xf32>
          %176 = llvm.fpext %172 : vector<32xf16> to vector<32xf32>
          %177 = llvm.fpext %173 : vector<32xf16> to vector<32xf32>
          %178 = llvm.shufflevector %174, %174 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %179 = llvm.shufflevector %178, %12 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %180 = llvm.shufflevector %175, %175 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %181 = llvm.shufflevector %180, %179 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %182 = llvm.shufflevector %176, %176 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %183 = llvm.shufflevector %182, %181 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %184 = llvm.shufflevector %177, %177 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %185 = llvm.shufflevector %184, %183 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf32> 
          %186 = llvm.extractelement %73[%1 : i64] : vector<1xf32>
          %187 = "llvm.intr.vector.reduce.fadd"(%186, %185) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<128xf32>) -> f32
          %188 = llvm.insertelement %187, %14[%1 : i64] : vector<1xf32>
          %189 = llvm.add %72, %17 : i64
          llvm.br ^bb5(%189, %188 : i64, vector<1xf32>)
        ^bb7:  // pred: ^bb5
          %190 = llvm.extractelement %73[%1 : i64] : vector<1xf32>
          %191 = llvm.fptrunc %190 : f32 to f16
          %192 = llvm.mul %68, %6 overflow<nsw, nuw> : i64
          %193 = llvm.add %192, %71 overflow<nsw, nuw> : i64
          %194 = llvm.getelementptr inbounds|nuw %45[%193] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %191, %194 : f16, !llvm.ptr
          %195 = llvm.add %69, %15 : i64
          llvm.br ^bb3(%195 : i64)
        ^bb8:  // pred: ^bb3
          %196 = llvm.add %66, %15 : i64
          llvm.br ^bb1(%196 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  util.global private @__parameter_model_output_weight_tensor_32000x2176xi8 : !stream.resource<constant>
  util.initializer {
    %c0 = arith.constant 0 : index
    %c0_i64 = arith.constant 0 : i64
    %0 = stream.timepoint.immediate => !stream.timepoint
    %c512 = arith.constant 512 : index
    %c557056 = arith.constant 557056 : index
    %c4456448 = arith.constant 4456448 : index
    %c12255232 = arith.constant 12255232 : index
    %c8192 = arith.constant 8192 : index
    %c69632000 = arith.constant 69632000 : index
    %buffer_cst = util.buffer.constant {alignment = 64 : index} : !util.buffer = #composite_of_512b
    %did_map, %result = stream.resource.try_map on(#hal.device.affinity<@__device_0>) %buffer_cst[%c0] : !util.buffer -> i1, !stream.resource<constant>{%c512}
    cf.cond_br %did_map, ^bb2(%0, %result : !stream.timepoint, !stream.resource<constant>), ^bb1
  ^bb1:  // pred: ^bb0
    %1 = stream.resource.alloc uninitialized on(#hal.device.affinity<@__device_0>) : !stream.resource<constant>{%c512}
    %file = stream.file.constant on(#hal.device.affinity<@__device_0>) %buffer_cst[%c0 for %c512] : !util.buffer{%c512} -> !stream.file
    %2 = stream.file.read on(#hal.device.affinity<@__device_0>) await(%0) => %file[%c0_i64], %1[%c0], %c512 : !stream.file -> !stream.resource<constant>{%c512} => !stream.timepoint
    cf.br ^bb2(%2, %1 : !stream.timepoint, !stream.resource<constant>)
  ^bb2(%3: !stream.timepoint, %4: !stream.resource<constant>):  // 2 preds: ^bb0, ^bb1
    %results:201, %result_timepoint = stream.parameter.load on(#hal.device.affinity<@__device_0>) {
      "model"::"output.weight"[%c0_i64] : !stream.resource<constant>{%c69632000},
      "model"::"output_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.21.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.21.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.21.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.21.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.21.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.21.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.21.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.21.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.21.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.20.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.20.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.20.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.20.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.20.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.20.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.20.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.20.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.20.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.19.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.19.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.19.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.19.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.19.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.19.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.19.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.19.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.19.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.18.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.18.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.18.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.18.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.18.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.18.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.18.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.18.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.18.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.17.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.17.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.17.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.17.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.17.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.17.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.17.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.17.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.17.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.16.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.16.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.16.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.16.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.16.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.16.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.16.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.16.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.16.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.15.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.15.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.15.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.15.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.15.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.15.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.15.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.15.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.15.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.14.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.14.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.14.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.14.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.14.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.14.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.14.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.14.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.14.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.13.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.13.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.13.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.13.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.13.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.13.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.13.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.13.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.13.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.12.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.12.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.12.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.12.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.12.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.12.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.12.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.12.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.12.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.11.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.11.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.11.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.11.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.11.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.11.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.11.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.11.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.11.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.10.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.10.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.10.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.10.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.10.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.10.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.10.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.10.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.10.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.9.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.9.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.9.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.9.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.9.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.9.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.9.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.9.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.9.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.8.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.8.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.8.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.8.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.8.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.8.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.8.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.8.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.8.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.7.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.7.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.7.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.7.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.7.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.7.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.7.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.7.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.7.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.6.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.6.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.6.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.6.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.6.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.6.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.6.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.6.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.6.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.5.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.5.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.5.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.5.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.5.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.5.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.5.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.5.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.5.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.4.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.4.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.4.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.4.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.4.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.4.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.4.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.4.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.4.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.3.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.3.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.3.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.3.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.3.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.3.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.3.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.3.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.3.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.2.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.2.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.2.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.2.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.2.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.2.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.2.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.2.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.2.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.1.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.1.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.1.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.1.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.1.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.1.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.1.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.1.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.1.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.0.ffn_down.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.0.ffn_up.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.0.ffn_gate.weight"[%c0_i64] : !stream.resource<constant>{%c12255232},
      "model"::"blk.0.ffn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"blk.0.attn_output.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.0.attn_v.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.0.attn_k.weight"[%c0_i64] : !stream.resource<constant>{%c557056},
      "model"::"blk.0.attn_q.weight"[%c0_i64] : !stream.resource<constant>{%c4456448},
      "model"::"blk.0.attn_norm.weight"[%c0_i64] : !stream.resource<constant>{%c8192},
      "model"::"token_embd.weight"[%c0_i64] : !stream.resource<constant>{%c69632000}
    } => !stream.timepoint
    %5 = stream.timepoint.join max(%3, %result_timepoint) => !stream.timepoint
    %6:202 = stream.timepoint.await sync %5 => %4, %results#197, %results#199, %results#200, %results#198, %results#195, %results#196, %results#191, %results#193, %results#194, %results#192, %results#107, %results#109, %results#188, %results#190, %results#189, %results#186, %results#187, %results#182, %results#184, %results#185, %results#183, %results#179, %results#181, %results#180, %results#177, %results#178, %results#173, %results#175, %results#176, %results#174, %results#170, %results#172, %results#171, %results#168, %results#169, %results#164, %results#166, %results#167, %results#165, %results#161, %results#163, %results#162, %results#159, %results#160, %results#155, %results#157, %results#158, %results#156, %results#152, %results#154, %results#153, %results#150, %results#151, %results#146, %results#148, %results#149, %results#147, %results#143, %results#145, %results#144, %results#141, %results#142, %results#137, %results#139, %results#140, %results#138, %results#134, %results#136, %results#135, %results#132, %results#133, %results#128, %results#130, %results#131, %results#129, %results#125, %results#127, %results#126, %results#123, %results#124, %results#119, %results#121, %results#122, %results#120, %results#116, %results#118, %results#117, %results#114, %results#115, %results#110, %results#112, %results#113, %results#111, %results#108, %results#105, %results#106, %results#101, %results#103, %results#104, %results#102, %results#98, %results#100, %results#99, %results#96, %results#97, %results#92, %results#94, %results#95, %results#93, %results#89, %results#91, %results#90, %results#87, %results#88, %results#83, %results#85, %results#86, %results#84, %results#80, %results#82, %results#81, %results#78, %results#79, %results#74, %results#76, %results#77, %results#75, %results#71, %results#73, %results#72, %results#69, %results#70, %results#65, %results#67, %results#68, %results#66, %results#62, %results#64, %results#63, %results#60, %results#61, %results#56, %results#58, %results#59, %results#57, %results#53, %results#55, %results#54, %results#51, %results#52, %results#47, %results#49, %results#50, %results#48, %results#44, %results#46, %results#45, %results#42, %results#43, %results#38, %results#40, %results#41, %results#39, %results#35, %results#37, %results#36, %results#33, %results#34, %results#29, %results#31, %results#32, %results#30, %results#26, %results#28, %results#27, %results#24, %results#25, %results#20, %results#22, %results#23, %results#21, %results#17, %results#19, %results#18, %results#15, %results#16, %results#11, %results#13, %results#14, %results#12, %results#8, %results#10, %results#9, %results#6, %results#7, %results#2, %results#4, %results#5, %results#3, %results#1, %results#0 : !stream.resource<constant>{%c512}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c69632000}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c4456448}, !stream.resource<constant>{%c557056}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c12255232}, !stream.resource<constant>{%c8192}, !stream.resource<constant>{%c69632000}
    util.global.store %6#0, @__constant_tensor_4x4x1x8x1xf32 : !stream.resource<constant>
    util.global.store %6#1, @__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#2, @__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#5, @__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#4, @__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#6, @__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#7, @__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#8, @__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#9, @__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#10, @__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#11, @__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#12, @__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#95, @__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#94, @__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#96, @__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#97, @__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#98, @__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#99, @__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#100, @__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#101, @__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#102, @__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#104, @__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#103, @__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#105, @__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#106, @__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#107, @__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#108, @__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#109, @__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#110, @__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#111, @__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#113, @__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#112, @__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#114, @__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#115, @__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#116, @__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#117, @__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#118, @__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#119, @__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#120, @__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#122, @__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#121, @__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#123, @__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#124, @__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#125, @__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#126, @__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#127, @__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#128, @__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#129, @__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#131, @__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#130, @__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#132, @__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#133, @__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#134, @__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#135, @__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#136, @__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#137, @__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#138, @__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#140, @__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#139, @__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#141, @__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#142, @__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#143, @__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#144, @__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#145, @__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#146, @__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#147, @__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#149, @__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#148, @__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#150, @__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#151, @__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#152, @__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#153, @__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#154, @__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#155, @__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#156, @__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#158, @__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#157, @__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#159, @__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#160, @__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#161, @__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#162, @__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#163, @__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#164, @__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#165, @__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#167, @__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#166, @__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#168, @__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#169, @__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#170, @__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#171, @__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#172, @__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#173, @__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#174, @__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#176, @__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#175, @__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#177, @__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#178, @__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#179, @__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#180, @__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#181, @__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#13, @__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#14, @__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#16, @__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#15, @__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#17, @__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#18, @__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#19, @__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#20, @__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#21, @__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#182, @__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#183, @__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#185, @__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#184, @__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#186, @__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#187, @__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#188, @__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#189, @__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#190, @__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#191, @__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#192, @__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#194, @__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#193, @__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#195, @__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#196, @__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#197, @__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#198, @__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#199, @__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#22, @__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#23, @__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#25, @__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#24, @__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#26, @__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#27, @__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#28, @__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#29, @__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#30, @__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#31, @__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#32, @__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#34, @__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#33, @__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#35, @__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#36, @__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#37, @__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#38, @__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#39, @__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#40, @__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#41, @__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#43, @__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#42, @__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#44, @__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#45, @__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#46, @__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#47, @__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#48, @__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#49, @__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#50, @__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#52, @__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#51, @__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#53, @__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#54, @__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#55, @__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#56, @__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#57, @__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#58, @__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#59, @__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#61, @__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#60, @__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#62, @__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#63, @__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#64, @__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#65, @__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#66, @__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#67, @__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#68, @__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#70, @__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#69, @__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#71, @__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#72, @__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#73, @__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#74, @__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#75, @__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#76, @__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#77, @__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#79, @__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#78, @__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#80, @__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#81, @__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#82, @__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#83, @__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#84, @__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#85, @__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#86, @__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#88, @__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#87, @__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    util.global.store %6#89, @__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    util.global.store %6#90, @__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    util.global.store %6#91, @__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#92, @__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#93, @__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    util.global.store %6#200, @__parameter_model_output_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    util.global.store %6#201, @__parameter_model_output_weight_tensor_32000x2176xi8 : !stream.resource<constant>
    util.global.store %6#3, @__parameter_model_token_embd_weight_tensor_32000x2176xi8 : !stream.resource<constant>
    util.return
  }
  util.global private @__parameter_model_output_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
  util.global private @__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
  util.global private @__parameter_model_token_embd_weight_tensor_32000x2176xi8 : !stream.resource<constant>
  util.func public @prefill_bs4$async(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view, %arg3: !hal.buffer_view, %arg4: !hal.fence, %arg5: !hal.fence) -> !hal.buffer_view attributes {inlining_policy = #util.inline.never, iree.abi.model = "coarse-fences", iree.abi.stub} {
    %c45056 = arith.constant 45056 : index
    %c16 = arith.constant 16 : index
    %c256000 = arith.constant 256000 : index
    %c12255232 = arith.constant 12255232 : index
    %c65536 = arith.constant 65536 : index
    %c64 = arith.constant 64 : index
    %c128 = arith.constant 128 : index
    %c2048 = arith.constant 2048 : index
    %c557056 = arith.constant 557056 : index
    %c16384 = arith.constant 16384 : index
    %c262144 = arith.constant 262144 : index
    %c4456448 = arith.constant 4456448 : index
    %c69632000 = arith.constant 69632000 : index
    %c720896 = arith.constant 720896 : index
    %c44 = arith.constant 44 : index
    %c4 = arith.constant 4 : index
    %c8192 = arith.constant 8192 : index
    %c32768 = arith.constant 32768 : index
    %c1024 = arith.constant 1024 : index
    %c8 = arith.constant 8 : index
    %c32 = arith.constant 32 : index
    %c1 = arith.constant 1 : index
    %c360448 = arith.constant 360448 : index
    %c0 = arith.constant 0 : index
    %c200704000 = arith.constant 200704000 : index
    %c0_i32 = arith.constant 0 : i32
    %c32_i64 = arith.constant 32 : i64
    %c4096000_i32 = arith.constant 4096000 : i32
    %c200704000_i32 = arith.constant 200704000 : i32
    %c262144_i32 = arith.constant 262144 : i32
    %c4456448_i32 = arith.constant 4456448 : i32
    %c4489216_i32 = arith.constant 4489216 : i32
    %c32768_i32 = arith.constant 32768 : i32
    %c720896_i32 = arith.constant 720896 : i32
    %c12255232_i32 = arith.constant 12255232 : i32
    %c12976128_i32 = arith.constant 12976128 : i32
    %__parameter_model_output_weight_tensor_32000x2176xi8 = util.global.load immutable @__parameter_model_output_weight_tensor_32000x2176xi8 : !stream.resource<constant>
    %__parameter_model_output_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_output_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_token_embd_weight_tensor_32000x2176xi8 = util.global.load immutable @__parameter_model_token_embd_weight_tensor_32000x2176xi8 : !stream.resource<constant>
    %0 = hal.buffer_view.dim<%arg0 : !hal.buffer_view>[1] : index
    %element_type_i64 = hal.element_type<i64> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c4, %0]) type(%element_type_i64) encoding(%dense_row_major)
    %1 = arith.muli %0, %c32 : index
    %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<4x?xi64>{%0} in !stream.resource<external>{%1}
    %3 = stream.timepoint.import on(#hal.device.affinity<@__device_0>) %arg4 : (!hal.fence) => !stream.timepoint
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c4]) type(%element_type_i64) encoding(%dense_row_major)
    %4 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<4xi64> in !stream.resource<external>{%c32}
    %5 = hal.buffer_view.dim<%arg2 : !hal.buffer_view>[1] : index
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c4, %5]) type(%element_type_i64) encoding(%dense_row_major)
    %6 = arith.muli %5, %c32 : index
    %7 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg2 : !hal.buffer_view -> tensor<4x?xi64>{%5} in !stream.resource<external>{%6}
    %8 = hal.buffer_view.dim<%arg3 : !hal.buffer_view>[0] : index
    %element_type_f16 = hal.element_type<f16> : i32
    hal.buffer_view.assert<%arg3 : !hal.buffer_view> message("tensor") shape([%8, %c360448]) type(%element_type_f16) encoding(%dense_row_major)
    %9 = arith.muli %8, %c720896 : index
    %10 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg3 : !hal.buffer_view -> tensor<?x360448xf16>{%8} in !stream.resource<external>{%9}
    %11 = util.assume.int %6<umin = 32, umax = 2016, udiv = 32> : index
    %12 = util.assume.int %5<umin = 1, umax = 63> : index
    %13 = util.assume.int %8<umin = 1, umax = 9007199254740991> : index
    %14 = arith.muli %11, %c4 overflow<nsw> : index
    %15 = arith.muli %11, %c16384 : index
    %16 = arith.muli %11, %c8192 overflow<nsw> : index
    %17 = arith.muli %11, %c32768 : index
    %18 = arith.muli %11, %c16 : index
    %19 = arith.muli %11, %c2048 : index
    %20 = arith.divui %11, %c32 : index
    %21 = arith.subi %11, %c1 : index
    %22 = arith.divui %21, %c8 : index
    %23 = arith.addi %22, %c1 : index
    %24 = arith.muli %23, %c32 : index
    %25 = arith.muli %23, %c1024 : index
    %26 = arith.muli %11, %c128 : index
    %27 = arith.muli %11, %c32 overflow<nsw> : index
    %28 = arith.muli %20, %c1024 overflow<nsw> : index
    %29 = arith.muli %20, %c2048 : index
    %30 = arith.muli %11, %c8192 : index
    %31 = arith.muli %11, %c1024 : index
    %32 = arith.muli %12, %c4 overflow<nsw> : index
    %33 = arith.muli %12, %c32 : index
    %34 = arith.muli %20, %c4 overflow<nsw> : index
    %35 = arith.muli %20, %c65536 : index
    %36 = arith.muli %13, %c44 overflow<nsw> : index
    %37 = arith.muli %20, %20 overflow<nsw> : index
    %38 = arith.muli %37, %c32768 overflow<nsw> : index
    %39 = arith.muli %37, %c262144 : index
    %40 = arith.muli %11, %c45056 : index
    %41 = arith.muli %11, %c256000 : index
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) await(%3) => !stream.resource<external>{%41} => !stream.timepoint
    %42 = arith.addi %15, %c200704000 : index
    %43 = arith.addi %42, %15 : index
    %44 = arith.addi %43, %15 : index
    %45 = arith.addi %44, %17 : index
    %46 = util.align %18, %c64 : index
    %47 = arith.addi %45, %46 : index
    %48 = arith.addi %47, %19 : index
    %49 = arith.addi %48, %19 : index
    %50 = util.align %24, %c64 : index
    %51 = arith.addi %49, %50 : index
    %52 = arith.addi %51, %25 : index
    %53 = arith.addi %52, %26 : index
    %54 = arith.addi %53, %29 : index
    %55 = arith.addi %54, %29 : index
    %56 = arith.addi %55, %30 : index
    %57 = arith.addi %56, %30 : index
    %58 = arith.addi %57, %31 : index
    %59 = arith.addi %58, %31 : index
    %60 = util.align %33, %c64 : index
    %61 = arith.addi %59, %60 : index
    %62 = arith.addi %61, %60 : index
    %63 = arith.addi %62, %60 : index
    %64 = arith.addi %63, %35 : index
    %65 = arith.addi %64, %35 : index
    %66 = arith.addi %65, %39 : index
    %67 = arith.addi %66, %40 : index
    %68 = arith.addi %67, %40 : index
    %result_0, %result_timepoint_1 = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) await(%3) => !stream.resource<transient>{%68} => !stream.timepoint
    %69 = stream.timepoint.join max(%result_timepoint, %result_timepoint_1) => !stream.timepoint
    %70 = arith.index_castui %14 : index to i32
    %71 = arith.index_castui %44 : index to i32
    %72 = arith.index_castui %16 : index to i32
    %73 = arith.index_castui %45 : index to i32
    %74 = arith.index_castui %42 : index to i32
    %75 = arith.index_castui %43 : index to i32
    %76 = arith.index_castui %47 : index to i32
    %77 = arith.index_castui %48 : index to i32
    %78 = arith.index_castui %49 : index to i32
    %79 = arith.index_castui %11 : index to i32
    %80 = arith.index_castui %23 : index to i32
    %81 = arith.index_castui %51 : index to i32
    %82 = arith.index_castui %52 : index to i32
    %83 = arith.index_castui %53 : index to i32
    %84 = arith.index_castui %28 : index to i32
    %85 = arith.index_castui %27 : index to i32
    %86 = arith.index_castui %54 : index to i32
    %87 = arith.index_castui %55 : index to i32
    %88 = arith.index_castui %56 : index to i32
    %89 = arith.index_castui %57 : index to i32
    %90 = arith.index_castui %58 : index to i32
    %91 = arith.index_castui %59 : index to i32
    %92 = arith.index_castui %61 : index to i32
    %93 = arith.index_castui %32 : index to i32
    %94 = arith.index_castui %63 : index to i32
    %95 = arith.index_castui %34 : index to i32
    %96 = arith.index_castui %20 : index to i32
    %97 = arith.index_castui %12 : index to i32
    %98 = arith.index_castui %36 : index to i64
    %99 = arith.index_castui %36 : index to i32
    %100 = arith.shrui %98, %c32_i64 : i64
    %101 = arith.trunci %100 : i64 to i32
    %102 = arith.index_castui %62 : index to i32
    %103 = arith.index_castui %64 : index to i32
    %104 = arith.index_castui %65 : index to i32
    %105 = arith.index_castui %38 : index to i32
    %106 = arith.index_castui %66 : index to i32
    %107 = arith.index_castui %67 : index to i32
    %108 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%69) => with(%__parameter_model_token_embd_weight_tensor_32000x2176xi8 as %arg6: !stream.resource<constant>{%c69632000}, %2 as %arg7: !stream.resource<external>{%1}, %__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 as %arg8: !stream.resource<constant>{%c8192}, %__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 as %arg9: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 as %arg10: !stream.resource<constant>{%c557056}, %__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 as %arg11: !stream.resource<constant>{%c557056}, %7 as %arg12: !stream.resource<external>{%6}, %10 as %arg13: !stream.resource<external>{%9}, %4 as %arg14: !stream.resource<external>{%c32}, %__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 as %arg15: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 as %arg16: !stream.resource<constant>{%c8192}, %__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 as %arg17: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 as %arg18: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 as %arg19: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 as %arg20: !stream.resource<constant>{%c8192}, %__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 as %arg21: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 as %arg22: !stream.resource<constant>{%c557056}, %__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 as %arg23: !stream.resource<constant>{%c557056}, %__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 as %arg24: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 as %arg25: !stream.resource<constant>{%c8192}, %__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 as %arg26: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 as %arg27: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 as %arg28: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 as %arg29: !stream.resource<constant>{%c8192}, %__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 as %arg30: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 as %arg31: !stream.resource<constant>{%c557056}, %__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 as %arg32: !stream.resource<constant>{%c557056}, %__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 as %arg33: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 as %arg34: !stream.resource<constant>{%c8192}, %__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 as %arg35: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 as %arg36: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 as %arg37: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 as %arg38: !stream.resource<constant>{%c8192}, %__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 as %arg39: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 as %arg40: !stream.resource<constant>{%c557056}, %__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 as %arg41: !stream.resource<constant>{%c557056}, %__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 as %arg42: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 as %arg43: !stream.resource<constant>{%c8192}, %__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 as %arg44: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 as %arg45: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 as %arg46: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 as %arg47: !stream.resource<constant>{%c8192}, %__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 as %arg48: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 as %arg49: !stream.resource<constant>{%c557056}, %__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 as %arg50: !stream.resource<constant>{%c557056}, %__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 as %arg51: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 as %arg52: !stream.resource<constant>{%c8192}, %__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 as %arg53: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 as %arg54: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 as %arg55: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 as %arg56: !stream.resource<constant>{%c8192}, %__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 as %arg57: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 as %arg58: !stream.resource<constant>{%c557056}, %__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 as %arg59: !stream.resource<constant>{%c557056}, %__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 as %arg60: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 as %arg61: !stream.resource<constant>{%c8192}, %__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 as %arg62: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 as %arg63: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 as %arg64: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 as %arg65: !stream.resource<constant>{%c8192}, %__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 as %arg66: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 as %arg67: !stream.resource<constant>{%c557056}, %__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 as %arg68: !stream.resource<constant>{%c557056}, %__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 as %arg69: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 as %arg70: !stream.resource<constant>{%c8192}, %__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 as %arg71: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 as %arg72: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 as %arg73: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 as %arg74: !stream.resource<constant>{%c8192}, %__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 as %arg75: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 as %arg76: !stream.resource<constant>{%c557056}, %__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 as %arg77: !stream.resource<constant>{%c557056}, %__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 as %arg78: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 as %arg79: !stream.resource<constant>{%c8192}, %__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 as %arg80: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 as %arg81: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 as %arg82: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 as %arg83: !stream.resource<constant>{%c8192}, %__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 as %arg84: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 as %arg85: !stream.resource<constant>{%c557056}, %__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 as %arg86: !stream.resource<constant>{%c557056}, %__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 as %arg87: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 as %arg88: !stream.resource<constant>{%c8192}, %__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 as %arg89: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 as %arg90: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 as %arg91: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 as %arg92: !stream.resource<constant>{%c8192}, %__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 as %arg93: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 as %arg94: !stream.resource<constant>{%c557056}, %__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 as %arg95: !stream.resource<constant>{%c557056}, %__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 as %arg96: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 as %arg97: !stream.resource<constant>{%c8192}, %__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 as %arg98: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 as %arg99: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 as %arg100: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 as %arg101: !stream.resource<constant>{%c8192}, %__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 as %arg102: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 as %arg103: !stream.resource<constant>{%c557056}, %__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 as %arg104: !stream.resource<constant>{%c557056}, %__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 as %arg105: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 as %arg106: !stream.resource<constant>{%c8192}, %__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 as %arg107: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 as %arg108: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 as %arg109: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 as %arg110: !stream.resource<constant>{%c8192}, %__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 as %arg111: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 as %arg112: !stream.resource<constant>{%c557056}, %__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 as %arg113: !stream.resource<constant>{%c557056}, %__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 as %arg114: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 as %arg115: !stream.resource<constant>{%c8192}, %__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 as %arg116: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 as %arg117: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 as %arg118: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 as %arg119: !stream.resource<constant>{%c8192}, %__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 as %arg120: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 as %arg121: !stream.resource<constant>{%c557056}, %__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 as %arg122: !stream.resource<constant>{%c557056}, %__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 as %arg123: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 as %arg124: !stream.resource<constant>{%c8192}, %__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 as %arg125: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 as %arg126: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 as %arg127: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 as %arg128: !stream.resource<constant>{%c8192}, %__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 as %arg129: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 as %arg130: !stream.resource<constant>{%c557056}, %__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 as %arg131: !stream.resource<constant>{%c557056}, %__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 as %arg132: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 as %arg133: !stream.resource<constant>{%c8192}, %__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 as %arg134: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 as %arg135: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 as %arg136: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 as %arg137: !stream.resource<constant>{%c8192}, %__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 as %arg138: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 as %arg139: !stream.resource<constant>{%c557056}, %__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 as %arg140: !stream.resource<constant>{%c557056}, %__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 as %arg141: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 as %arg142: !stream.resource<constant>{%c8192}, %__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 as %arg143: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 as %arg144: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 as %arg145: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 as %arg146: !stream.resource<constant>{%c8192}, %__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 as %arg147: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 as %arg148: !stream.resource<constant>{%c557056}, %__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 as %arg149: !stream.resource<constant>{%c557056}, %__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 as %arg150: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 as %arg151: !stream.resource<constant>{%c8192}, %__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 as %arg152: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 as %arg153: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 as %arg154: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 as %arg155: !stream.resource<constant>{%c8192}, %__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 as %arg156: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 as %arg157: !stream.resource<constant>{%c557056}, %__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 as %arg158: !stream.resource<constant>{%c557056}, %__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 as %arg159: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 as %arg160: !stream.resource<constant>{%c8192}, %__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 as %arg161: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 as %arg162: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 as %arg163: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 as %arg164: !stream.resource<constant>{%c8192}, %__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 as %arg165: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 as %arg166: !stream.resource<constant>{%c557056}, %__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 as %arg167: !stream.resource<constant>{%c557056}, %__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 as %arg168: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 as %arg169: !stream.resource<constant>{%c8192}, %__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 as %arg170: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 as %arg171: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 as %arg172: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 as %arg173: !stream.resource<constant>{%c8192}, %__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 as %arg174: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 as %arg175: !stream.resource<constant>{%c557056}, %__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 as %arg176: !stream.resource<constant>{%c557056}, %__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 as %arg177: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 as %arg178: !stream.resource<constant>{%c8192}, %__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 as %arg179: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 as %arg180: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 as %arg181: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 as %arg182: !stream.resource<constant>{%c8192}, %__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 as %arg183: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 as %arg184: !stream.resource<constant>{%c557056}, %__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 as %arg185: !stream.resource<constant>{%c557056}, %__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 as %arg186: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 as %arg187: !stream.resource<constant>{%c8192}, %__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 as %arg188: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 as %arg189: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 as %arg190: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 as %arg191: !stream.resource<constant>{%c8192}, %__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 as %arg192: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 as %arg193: !stream.resource<constant>{%c557056}, %__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 as %arg194: !stream.resource<constant>{%c557056}, %__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 as %arg195: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 as %arg196: !stream.resource<constant>{%c8192}, %__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 as %arg197: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 as %arg198: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 as %arg199: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 as %arg200: !stream.resource<constant>{%c8192}, %__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 as %arg201: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 as %arg202: !stream.resource<constant>{%c557056}, %__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 as %arg203: !stream.resource<constant>{%c557056}, %__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 as %arg204: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 as %arg205: !stream.resource<constant>{%c8192}, %__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 as %arg206: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 as %arg207: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 as %arg208: !stream.resource<constant>{%c12255232}, %__parameter_model_output_norm_weight_tensor_2048xf32 as %arg209: !stream.resource<constant>{%c8192}, %__parameter_model_output_weight_tensor_32000x2176xi8 as %arg210: !stream.resource<constant>{%c69632000}, %result as %arg211: !stream.resource<external>{%41}, %result_0 as %arg212: !stream.resource<transient>{%68}) {
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_0::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_0_slow_memcpy(%c0_i32 : i32) {
          ro %arg6[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_1::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_1_slow_memcpy(%c4096000_i32 : i32) {
          ro %arg6[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_2::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_2_elementwise_2048000x32_f16xi8xf16 {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_3::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_3_elementwise_broadcast_Dx2048_i64xf16[%14](%70 : i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        ro %arg7[%c0 for %1] : !stream.resource<external>{%1},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg8[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg9[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg9[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg10[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg10[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg11[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg11[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_17::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_17_elementwise_broadcast_1x1xD_f32_pack[%11, %23](%78, %79, %80 : i32, i32, i32) {
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_18::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_18_batch_mmt4d_1x4xDx1x8x8x1_f32[%23](%78, %81, %80 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_19::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_19_unpack_f32[%23, %11](%81, %82, %80, %79 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_20::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_20_elementwise_D_f32xf16[%28, %27](%82, %83, %84, %85 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_21::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_21_elementwise_D_f32xf16[%28, %27](%82, %86, %84, %85 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_27::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_27_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg12[%c0 for %6] : !stream.resource<external>{%6},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_34::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_34_elementwise_broadcast_4xD_i64xf16[%38, %20](%104, %105, %96 : i32, i32, i32) {
          ro %arg14[%c0 for %c32] : !stream.resource<external>{%c32},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg15[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg15[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg16[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg17[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg17[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg18[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg18[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg19[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg19[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg20[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg21[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg21[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg22[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg22[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg23[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg23[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_70::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_70_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg24[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg24[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg25[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg26[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg26[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg27[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg27[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg28[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg28[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg29[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg30[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg30[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg31[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg31[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg32[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg32[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_112::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_112_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg33[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg33[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg34[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg35[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg35[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg36[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg36[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg37[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg37[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg38[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg39[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg39[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg40[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg40[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg41[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg41[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_154::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_154_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg42[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg42[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg43[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg44[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg44[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg45[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg45[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg46[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg46[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg47[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg48[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg48[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg49[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg49[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg50[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg50[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_196::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_196_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg51[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg51[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg52[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg53[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg53[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg54[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg54[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg55[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg55[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg56[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg57[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg57[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg58[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg58[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg59[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg59[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_238::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_238_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg60[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg60[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg61[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg62[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg62[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg63[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg63[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg64[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg64[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg65[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg66[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg66[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg67[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg67[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg68[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg68[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_280::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_280_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg69[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg69[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg70[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg71[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg71[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg72[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg72[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg73[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg73[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg74[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg75[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg75[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg76[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg76[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg77[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg77[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_322::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_322_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg78[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg78[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg79[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg80[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg80[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg81[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg81[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg82[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg82[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg83[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg84[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg84[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg85[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg85[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg86[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg86[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_364::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_364_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg87[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg87[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg88[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg89[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg89[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg90[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg90[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg91[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg91[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg92[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg93[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg93[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg94[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg94[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg95[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg95[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_406::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_406_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg96[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg96[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg97[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg98[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg98[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg99[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg99[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg100[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg100[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg101[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg102[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg102[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg103[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg103[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg104[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg104[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_448::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_448_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg105[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg105[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg106[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg107[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg107[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg108[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg108[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg109[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg109[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg110[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg111[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg111[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg112[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg112[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg113[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg113[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_490::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_490_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg114[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg114[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg115[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg116[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg116[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg117[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg117[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg118[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg118[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg119[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg120[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg120[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg121[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg121[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg122[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg122[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_532::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_532_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg123[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg123[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg124[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg125[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg125[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg126[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg126[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg127[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg127[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg128[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg129[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg129[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg130[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg130[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg131[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg131[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_574::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_574_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg132[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg132[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg133[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg134[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg134[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg135[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg135[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg136[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg136[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg137[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg138[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg138[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg139[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg139[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg140[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg140[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_616::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_616_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg141[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg141[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg142[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg143[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg143[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg144[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg144[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg145[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg145[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg146[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg147[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg147[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg148[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg148[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg149[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg149[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_658::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_658_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg150[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg150[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg151[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg152[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg152[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg153[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg153[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg154[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg154[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg155[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg156[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg156[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg157[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg157[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg158[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg158[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_700::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_700_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg159[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg159[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg160[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg161[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg161[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg162[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg162[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg163[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg163[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg164[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg165[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg165[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg166[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg166[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg167[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg167[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_742::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_742_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg168[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg168[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg169[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg170[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg170[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg171[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg171[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg172[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg172[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg173[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg174[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg174[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg175[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg175[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg176[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg176[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_784::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_784_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg177[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg177[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg178[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg179[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg179[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg180[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg180[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg181[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg181[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg182[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg183[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg183[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg184[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg184[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg185[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg185[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_826::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_826_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg186[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg186[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg187[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg188[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg188[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg189[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg189[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg190[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg190[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg191[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg192[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg192[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg193[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg193[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg194[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg194[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_22::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_22_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_23::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_23_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_868::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_868_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %102, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %102, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_33::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_33_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg195[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg195[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg196[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg197[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg197[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg198[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg198[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg199[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg199[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %74, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%74, %75, %70 : i32, i32, i32) {
          ro %arg200[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg201[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg201[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_10::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_10_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4456448_i32 : i32) {
          ro %arg202[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4489216_i32 : i32) {
          ro %arg202[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c4456448_i32, %c4489216_i32, %75, %76, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c0_i32 : i32) {
          ro %arg203[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c32768_i32 : i32) {
          ro %arg203[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_13::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_13_matmul_like_Dx256x64x32_f16xf16xf32[%14](%c0_i32, %c32768_i32, %75, %77, %70 : i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_24::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_24_slow_memcpy[%11](%76, %89, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_25::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_25_slow_memcpy[%11](%76, %90, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_26::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_26_elementwise_broadcast_4xDx4x2x32_f16[%11, %11](%89, %83, %90, %86, %76, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_908::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_908_elementwise_D_i64[%32](%91, %92, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%76, %94, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%94, %92, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_30::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_30_elementwise_D_i64[%32](%92, %91, %93 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_28::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_28_transpose_Dx32x4x64_f16[%34](%77, %103, %95 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_29::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_29_scatter_4xDx4x32x2x1x32xf16_dispatch_tensor_store[%20, %12, %36](%103, %91, %96, %97, %99, %101 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          rw %arg13[%c0 for %9] : !stream.resource<external>{%9}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_914::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_914_slow_memcpy[%11](%74, %87, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_915::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_915_slow_memcpy[%11](%74, %88, %79 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_916::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_916_elementwise_broadcast_4x32xDx2x32_f16[%11, %11](%87, %83, %88, %86, %74, %79 : i32, i32, i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_35::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_35_attention_4x4x8xDxDxf16_generic[%11, %11](%74, %76, %77, %104, %75, %79 : i32, i32, i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c0_i32 : i32) {
          ro %arg204[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c262144_i32 : i32) {
          ro %arg204[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_38::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_38_matmul_like_Dx2048x64x32_f16xf16xf32[%14](%75, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%74, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%74, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %75, %70 : i32, i32, i32) {
          ro %arg205[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c0_i32 : i32) {
          ro %arg206[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c720896_i32 : i32) {
          ro %arg206[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg207[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg207[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_47::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_47_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_48::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_48_matmul_like_Dx5632x64x32_f16xf16xf32[%14](%75, %106, %107, %70 : i32, i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12255232_i32 : i32) {
          ro %arg208[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c12976128_i32 : i32) {
          ro %arg208[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_51::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_51_matmul_like_Dx2048x176x32_f16xf16xf32[%14](%107, %74, %70 : i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_4::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_4_elementwise_D_f16xf32[%16](%c200704000_i32, %71, %72 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_5::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_5_reduction_Dx2048_f32[%14](%c200704000_i32, %73, %70 : i32, i32, i32) {
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_6::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_6_elementwise_Dx2048_f32xf32xf16[%14](%71, %73, %c200704000_i32, %70 : i32, i32, i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_7::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_7_elementwise_Dx2048_f32xf16xf16[%14](%c200704000_i32, %74, %70 : i32, i32, i32) {
          ro %arg209[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_0::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_0_slow_memcpy(%c0_i32 : i32) {
          ro %arg210[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_1::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_1_slow_memcpy(%c4096000_i32 : i32) {
          ro %arg210[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg212[%c0 for %68] : !stream.resource<transient>{%68}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_940::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_940_matmul_like_Dx32000x64x32_f16xf16xf32[%14](%74, %70 : i32, i32) {
        ro %arg212[%c0 for %68] : !stream.resource<transient>{%68},
        wo %arg211[%c0 for %41] : !stream.resource<external>{%41}
      }
    } => !stream.timepoint
    %109 = stream.resource.dealloca on(#hal.device.affinity<@__device_0>) await(%108) => %result_0 : !stream.resource<transient>{%68} => !stream.timepoint
    stream.timepoint.chain_external on(#hal.device.affinity<@__device_0>) %109 => (%arg5 : !hal.fence)
    %110 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %result : tensor<4x?x32000xf16>{%11} in !stream.resource<external>{%41} -> !hal.buffer_view
    util.return %110 : !hal.buffer_view
  }
  util.func public @prefill_bs4(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view, %arg3: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = util.null : !hal.fence
    %c-1_i32 = arith.constant -1 : i32
    %c0 = arith.constant 0 : index
    %device_0 = hal.devices.get %c0 : !hal.device
    %fence = hal.fence.create device(%device_0 : !hal.device) flags("None") : !hal.fence
    %1 = util.call @prefill_bs4$async(%arg0, %arg1, %arg2, %arg3, %0, %fence) : (!hal.buffer_view, !hal.buffer_view, !hal.buffer_view, !hal.buffer_view, !hal.fence, !hal.fence) -> !hal.buffer_view
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) flags("None") : i32
    util.return %1 : !hal.buffer_view
  }
  hal.executable private @decode_bs4$async_dispatch_3 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_3_elementwise_broadcast_4x2048_i64xf16 ordinal(0) layout(#pipeline_layout11) count(%arg0: !hal.device) -> (index, index, index) {
        %c2 = arith.constant 2 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c2, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_3_elementwise_broadcast_4x2048_i64xf16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(7 : i64) : i64
          %1 = llvm.mlir.constant(6 : i64) : i64
          %2 = llvm.mlir.constant(5 : i64) : i64
          %3 = llvm.mlir.constant(4 : i64) : i64
          %4 = llvm.mlir.constant(3 : i64) : i64
          %5 = llvm.mlir.constant(2 : i64) : i64
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(0 : i64) : i64
          %8 = llvm.mlir.constant(0 : i32) : i32
          %9 = llvm.mlir.poison : vector<8xi64>
          %10 = llvm.mlir.constant(dense<[0, 1, 2, 3, 4, 5, 6, 7]> : vector<8xindex>) : vector<8xi64>
          %11 = llvm.mlir.constant(64 : index) : i64
          %12 = llvm.mlir.constant(true) : i1
          %13 = llvm.mlir.constant(2048 : index) : i64
          %14 = llvm.mlir.constant(8 : i64) : i64
          %15 = llvm.mlir.constant(16 : i64) : i64
          %16 = llvm.mlir.constant(dense<0.000000e+00> : vector<8xf16>) : vector<8xf16>
          %17 = llvm.mlir.constant(dense<2048> : vector<1xindex>) : vector<1xi64>
          %18 = llvm.mlir.constant(dense<32> : vector<8xindex>) : vector<8xi64>
          %19 = llvm.mlir.constant(8 : index) : i64
          %20 = llvm.mlir.constant(1 : index) : i64
          %21 = llvm.mlir.constant(1024 : index) : i64
          %22 = llvm.mlir.constant(4 : index) : i64
          %23 = llvm.mlir.constant(69632000 : index) : i64
          %24 = llvm.mlir.constant(0 : index) : i64
          %25 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %26 = llvm.extractvalue %25[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %27 = llvm.load %26 : !llvm.ptr -> !llvm.ptr
          %28 = llvm.mul %23, %14 : i64
          %29 = llvm.udiv %28, %15 : i64
          %30 = llvm.getelementptr %27[%29] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %12 ["align"(%30, %11 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %12 ["align"(%34, %11 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.getelementptr %36[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %38 = llvm.load %37 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %12 ["align"(%38, %11 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %40 = llvm.extractvalue %39[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %41 = llvm.zext %40 : i32 to i64
          %42 = llvm.mul %41, %21 overflow<nsw> : i64
          llvm.br ^bb1(%24 : i64)
        ^bb1(%43: i64):  // 2 preds: ^bb0, ^bb5
          %44 = llvm.icmp "slt" %43, %22 : i64
          llvm.cond_br %44, ^bb2, ^bb6
        ^bb2:  // pred: ^bb1
          %45 = llvm.getelementptr %34[%43] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %46 = llvm.load %45 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %47 = llvm.mul %46, %17 : vector<1xi64>
          llvm.br ^bb3(%24 : i64)
        ^bb3(%48: i64):  // 2 preds: ^bb2, ^bb4
          %49 = llvm.icmp "slt" %48, %21 : i64
          llvm.cond_br %49, ^bb4, ^bb5
        ^bb4:  // pred: ^bb3
          %50 = llvm.add %42, %48 : i64
          %51 = llvm.insertelement %50, %9[%8 : i32] : vector<8xi64>
          %52 = llvm.shufflevector %51, %9 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi64> 
          %53 = llvm.add %52, %10 : vector<8xi64>
          %54 = llvm.srem %53, %18 : vector<8xi64>
          %55 = llvm.sdiv %53, %18 : vector<8xi64>
          %56 = llvm.mul %55, %18 overflow<nsw> : vector<8xi64>
          %57 = llvm.add %54, %56 : vector<8xi64>
          %58 = llvm.extractelement %47[%7 : i64] : vector<1xi64>
          %59 = llvm.insertelement %58, %9[%8 : i32] : vector<8xi64>
          %60 = llvm.shufflevector %59, %9 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi64> 
          %61 = llvm.add %57, %60 : vector<8xi64>
          %62 = llvm.extractelement %61[%7 : i64] : vector<8xi64>
          %63 = llvm.mul %24, %13 : i64
          %64 = llvm.add %63, %62 : i64
          %65 = llvm.getelementptr %30[%64] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %66 = llvm.load %65 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %67 = llvm.extractelement %66[%7 : i64] : vector<1xf16>
          %68 = llvm.insertelement %67, %16[%7 : i64] : vector<8xf16>
          %69 = llvm.extractelement %61[%6 : i64] : vector<8xi64>
          %70 = llvm.add %63, %69 : i64
          %71 = llvm.getelementptr %30[%70] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %72 = llvm.load %71 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %73 = llvm.extractelement %72[%7 : i64] : vector<1xf16>
          %74 = llvm.insertelement %73, %68[%6 : i64] : vector<8xf16>
          %75 = llvm.extractelement %61[%5 : i64] : vector<8xi64>
          %76 = llvm.add %63, %75 : i64
          %77 = llvm.getelementptr %30[%76] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %78 = llvm.load %77 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %79 = llvm.extractelement %78[%7 : i64] : vector<1xf16>
          %80 = llvm.insertelement %79, %74[%5 : i64] : vector<8xf16>
          %81 = llvm.extractelement %61[%4 : i64] : vector<8xi64>
          %82 = llvm.add %63, %81 : i64
          %83 = llvm.getelementptr %30[%82] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %84 = llvm.load %83 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %85 = llvm.extractelement %84[%7 : i64] : vector<1xf16>
          %86 = llvm.insertelement %85, %80[%4 : i64] : vector<8xf16>
          %87 = llvm.extractelement %61[%3 : i64] : vector<8xi64>
          %88 = llvm.add %63, %87 : i64
          %89 = llvm.getelementptr %30[%88] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %90 = llvm.load %89 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %91 = llvm.extractelement %90[%7 : i64] : vector<1xf16>
          %92 = llvm.insertelement %91, %86[%3 : i64] : vector<8xf16>
          %93 = llvm.extractelement %61[%2 : i64] : vector<8xi64>
          %94 = llvm.add %63, %93 : i64
          %95 = llvm.getelementptr %30[%94] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %96 = llvm.load %95 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %97 = llvm.extractelement %96[%7 : i64] : vector<1xf16>
          %98 = llvm.insertelement %97, %92[%2 : i64] : vector<8xf16>
          %99 = llvm.extractelement %61[%1 : i64] : vector<8xi64>
          %100 = llvm.add %63, %99 : i64
          %101 = llvm.getelementptr %30[%100] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %102 = llvm.load %101 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %103 = llvm.extractelement %102[%7 : i64] : vector<1xf16>
          %104 = llvm.insertelement %103, %98[%1 : i64] : vector<8xf16>
          %105 = llvm.extractelement %61[%0 : i64] : vector<8xi64>
          %106 = llvm.add %63, %105 : i64
          %107 = llvm.getelementptr %30[%106] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %108 = llvm.load %107 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %109 = llvm.extractelement %108[%7 : i64] : vector<1xf16>
          %110 = llvm.insertelement %109, %104[%0 : i64] : vector<8xf16>
          %111 = llvm.mul %43, %13 : i64
          %112 = llvm.add %111, %50 : i64
          %113 = llvm.getelementptr %38[%112] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %113 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %114 = llvm.add %48, %19 : i64
          llvm.br ^bb3(%114 : i64)
        ^bb5:  // pred: ^bb3
          %115 = llvm.add %43, %20 : i64
          llvm.br ^bb1(%115 : i64)
        ^bb6:  // pred: ^bb1
          llvm.return %8 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_4 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_4_elementwise_8192_f16xf32 ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %c2 = arith.constant 2 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c2, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(32 : i64) : i64
          %2 = llvm.mlir.constant(64 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(16 : i64) : i64
          %6 = llvm.mlir.constant(8 : index) : i64
          %7 = llvm.mlir.constant(4096 : index) : i64
          %8 = llvm.mlir.constant(0 : index) : i64
          %9 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %10 = llvm.extractvalue %9[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %11 = llvm.load %10 : !llvm.ptr -> i32
          %12 = llvm.getelementptr %10[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %13 = llvm.load %12 : !llvm.ptr -> i32
          %14 = llvm.zext %11 : i32 to i64
          %15 = llvm.zext %13 : i32 to i64
          %16 = llvm.extractvalue %9[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %17 = llvm.load %16 : !llvm.ptr -> !llvm.ptr
          %18 = llvm.mul %14, %4 : i64
          %19 = llvm.udiv %18, %5 : i64
          %20 = llvm.getelementptr %17[%19] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%20, %2 : !llvm.ptr, i64)] : i1
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %15, %4 : i64
          %26 = llvm.udiv %25, %1 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %3 ["align"(%27, %2 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %29 = llvm.extractvalue %28[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %30 = llvm.zext %29 : i32 to i64
          %31 = llvm.mul %30, %7 overflow<nsw> : i64
          llvm.br ^bb1(%8 : i64)
        ^bb1(%32: i64):  // 2 preds: ^bb0, ^bb2
          %33 = llvm.icmp "slt" %32, %7 : i64
          llvm.cond_br %33, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %34 = llvm.add %32, %31 : i64
          %35 = llvm.getelementptr %20[%34] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %36 = llvm.load %35 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %37 = llvm.fpext %36 : vector<8xf16> to vector<8xf32>
          %38 = llvm.getelementptr %27[%34] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.store %37, %38 {alignment = 4 : i64} : vector<8xf32>, !llvm.ptr
          %39 = llvm.add %32, %6 : i64
          llvm.br ^bb1(%39 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_5 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_5_reduction_4x2048_f32 ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %c4 = arith.constant 4 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c4, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_5_reduction_4x2048_f32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(32 : i64) : i64
          %2 = llvm.mlir.constant(64 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(2048 : index) : i64
          %5 = llvm.mlir.constant(8 : i64) : i64
          %6 = llvm.mlir.constant(16 : i64) : i64
          %7 = llvm.mlir.constant(16 : index) : i64
          %8 = llvm.mlir.constant(0.000000e+00 : f32) : f32
          %9 = llvm.mlir.constant(dense<0.000000e+00> : vector<16xf32>) : vector<16xf32>
          %10 = llvm.mlir.constant(128 : index) : i64
          %11 = llvm.mlir.constant(1 : index) : i64
          %12 = llvm.mlir.constant(0 : index) : i64
          %13 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %14 = llvm.extractvalue %13[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %15 = llvm.load %14 : !llvm.ptr -> i32
          %16 = llvm.getelementptr %14[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %17 = llvm.load %16 : !llvm.ptr -> i32
          %18 = llvm.zext %15 : i32 to i64
          %19 = llvm.zext %17 : i32 to i64
          %20 = llvm.extractvalue %13[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %21 = llvm.load %20 : !llvm.ptr -> !llvm.ptr
          %22 = llvm.mul %18, %5 : i64
          %23 = llvm.udiv %22, %6 : i64
          %24 = llvm.getelementptr %21[%23] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%24, %2 : !llvm.ptr, i64)] : i1
          %25 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %26 = llvm.extractvalue %25[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %27 = llvm.getelementptr %26[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          %29 = llvm.mul %19, %5 : i64
          %30 = llvm.udiv %29, %1 : i64
          %31 = llvm.getelementptr %28[%30] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %3 ["align"(%31, %2 : !llvm.ptr, i64)] : i1
          %32 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %33 = llvm.extractvalue %32[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %34 = llvm.zext %33 : i32 to i64
          llvm.br ^bb1(%12, %9 : i64, vector<16xf32>)
        ^bb1(%35: i64, %36: vector<16xf32>):  // 2 preds: ^bb0, ^bb2
          %37 = llvm.icmp "slt" %35, %10 : i64
          llvm.cond_br %37, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %38 = llvm.mul %35, %7 overflow<nsw> : i64
          %39 = llvm.mul %34, %4 : i64
          %40 = llvm.add %39, %38 : i64
          %41 = llvm.getelementptr %24[%40] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %42 = llvm.load %41 {alignment = 2 : i64} : !llvm.ptr -> vector<16xf16>
          %43 = llvm.fpext %42 : vector<16xf16> to vector<16xf32>
          %44 = llvm.fmul %43, %43 {fastmathFlags = #llvm.fastmath<contract>} : vector<16xf32>
          %45 = llvm.fadd %36, %44 {fastmathFlags = #llvm.fastmath<contract>} : vector<16xf32>
          %46 = llvm.add %35, %11 : i64
          llvm.br ^bb1(%46, %45 : i64, vector<16xf32>)
        ^bb3:  // pred: ^bb1
          %47 = "llvm.intr.vector.reduce.fadd"(%8, %36) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<16xf32>) -> f32
          %48 = llvm.getelementptr inbounds|nuw %31[%34] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.store %47, %48 : f32, !llvm.ptr
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_6 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device) -> (index, index, index) {
        %c2 = arith.constant 2 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c2, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<8xf32>
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(dense<1.000000e+00> : vector<1xf32>) : vector<1xf32>
          %4 = llvm.mlir.constant(16 : i64) : i64
          %5 = llvm.mlir.constant(64 : index) : i64
          %6 = llvm.mlir.constant(true) : i1
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(8 : i64) : i64
          %9 = llvm.mlir.constant(32 : i64) : i64
          %10 = llvm.mlir.constant(dense<9.99999974E-6> : vector<1xf32>) : vector<1xf32>
          %11 = llvm.mlir.constant(dense<2.048000e+03> : vector<1xf32>) : vector<1xf32>
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(1 : index) : i64
          %14 = llvm.mlir.constant(1024 : index) : i64
          %15 = llvm.mlir.constant(4 : index) : i64
          %16 = llvm.mlir.constant(0 : index) : i64
          %17 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %18 = llvm.extractvalue %17[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %19 = llvm.load %18 : !llvm.ptr -> i32
          %20 = llvm.getelementptr %18[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %21 = llvm.load %20 : !llvm.ptr -> i32
          %22 = llvm.getelementptr %18[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %23 = llvm.load %22 : !llvm.ptr -> i32
          %24 = llvm.zext %19 : i32 to i64
          %25 = llvm.zext %21 : i32 to i64
          %26 = llvm.zext %23 : i32 to i64
          %27 = llvm.extractvalue %17[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          %29 = llvm.mul %24, %8 : i64
          %30 = llvm.udiv %29, %9 : i64
          %31 = llvm.getelementptr %28[%30] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %6 ["align"(%31, %5 : !llvm.ptr, i64)] : i1
          %32 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %33 = llvm.extractvalue %32[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %25, %8 : i64
          %36 = llvm.udiv %35, %9 : i64
          %37 = llvm.getelementptr %34[%36] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %6 ["align"(%37, %5 : !llvm.ptr, i64)] : i1
          %38 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %39 = llvm.extractvalue %38[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %40 = llvm.getelementptr %39[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %41 = llvm.load %40 : !llvm.ptr -> !llvm.ptr
          %42 = llvm.mul %26, %8 : i64
          %43 = llvm.udiv %42, %4 : i64
          %44 = llvm.getelementptr %41[%43] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %6 ["align"(%44, %5 : !llvm.ptr, i64)] : i1
          %45 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %46 = llvm.extractvalue %45[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %47 = llvm.zext %46 : i32 to i64
          %48 = llvm.mul %47, %14 overflow<nsw> : i64
          llvm.br ^bb1(%16 : i64)
        ^bb1(%49: i64):  // 2 preds: ^bb0, ^bb5
          %50 = llvm.icmp "slt" %49, %15 : i64
          llvm.cond_br %50, ^bb2, ^bb6
        ^bb2:  // pred: ^bb1
          %51 = llvm.getelementptr %37[%49] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %52 = llvm.load %51 {alignment = 4 : i64} : !llvm.ptr -> vector<1xf32>
          %53 = llvm.fdiv %52, %11 : vector<1xf32>
          %54 = llvm.fadd %53, %10 {fastmathFlags = #llvm.fastmath<contract>} : vector<1xf32>
          %55 = llvm.intr.sqrt(%54) : (vector<1xf32>) -> vector<1xf32>
          %56 = llvm.fdiv %3, %55 : vector<1xf32>
          llvm.br ^bb3(%16 : i64)
        ^bb3(%57: i64):  // 2 preds: ^bb2, ^bb4
          %58 = llvm.icmp "slt" %57, %14 : i64
          llvm.cond_br %58, ^bb4, ^bb5
        ^bb4:  // pred: ^bb3
          %59 = llvm.add %57, %48 : i64
          %60 = llvm.mul %49, %7 : i64
          %61 = llvm.add %60, %59 : i64
          %62 = llvm.getelementptr %31[%61] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %63 = llvm.load %62 {alignment = 4 : i64} : !llvm.ptr -> vector<8xf32>
          %64 = llvm.extractelement %56[%2 : i64] : vector<1xf32>
          %65 = llvm.insertelement %64, %1[%0 : i32] : vector<8xf32>
          %66 = llvm.shufflevector %65, %1 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xf32> 
          %67 = llvm.fmul %63, %66 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %68 = llvm.fptrunc %67 : vector<8xf32> to vector<8xf16>
          %69 = llvm.getelementptr %44[%61] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %68, %69 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %70 = llvm.add %57, %12 : i64
          llvm.br ^bb3(%70 : i64)
        ^bb5:  // pred: ^bb3
          %71 = llvm.add %49, %13 : i64
          llvm.br ^bb1(%71 : i64)
        ^bb6:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_7 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16 ordinal(0) layout(#pipeline_layout12) count(%arg0: !hal.device) -> (index, index, index) {
        %c2 = arith.constant 2 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c2, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(64 : index) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(2048 : index) : i64
          %6 = llvm.mlir.constant(8 : index) : i64
          %7 = llvm.mlir.constant(1 : index) : i64
          %8 = llvm.mlir.constant(1024 : index) : i64
          %9 = llvm.mlir.constant(4 : index) : i64
          %10 = llvm.mlir.constant(0 : index) : i64
          %11 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %12 = llvm.extractvalue %11[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %13 = llvm.load %12 : !llvm.ptr -> i32
          %14 = llvm.getelementptr %12[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %15 = llvm.load %14 : !llvm.ptr -> i32
          %16 = llvm.zext %13 : i32 to i64
          %17 = llvm.zext %15 : i32 to i64
          %18 = llvm.extractvalue %11[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %19 = llvm.load %18 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%19, %3 : !llvm.ptr, i64)] : i1
          %20 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %21 = llvm.extractvalue %20[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %22 = llvm.getelementptr %21[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %23 = llvm.load %22 : !llvm.ptr -> !llvm.ptr
          %24 = llvm.mul %16, %1 : i64
          %25 = llvm.udiv %24, %2 : i64
          %26 = llvm.getelementptr %23[%25] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%26, %3 : !llvm.ptr, i64)] : i1
          %27 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %28 = llvm.extractvalue %27[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %29 = llvm.getelementptr %28[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          %31 = llvm.mul %17, %1 : i64
          %32 = llvm.udiv %31, %2 : i64
          %33 = llvm.getelementptr %30[%32] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%33, %3 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %35 = llvm.extractvalue %34[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %36 = llvm.zext %35 : i32 to i64
          %37 = llvm.mul %36, %8 overflow<nsw> : i64
          llvm.br ^bb1(%10 : i64)
        ^bb1(%38: i64):  // 2 preds: ^bb0, ^bb4
          %39 = llvm.icmp "slt" %38, %9 : i64
          llvm.cond_br %39, ^bb2(%10 : i64), ^bb5
        ^bb2(%40: i64):  // 2 preds: ^bb1, ^bb3
          %41 = llvm.icmp "slt" %40, %8 : i64
          llvm.cond_br %41, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %42 = llvm.add %40, %37 : i64
          %43 = llvm.getelementptr %19[%42] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %44 = llvm.load %43 {alignment = 4 : i64} : !llvm.ptr -> vector<8xf32>
          %45 = llvm.mul %38, %5 : i64
          %46 = llvm.add %45, %42 : i64
          %47 = llvm.getelementptr %26[%46] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %48 = llvm.load %47 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %49 = llvm.fpext %48 : vector<8xf16> to vector<8xf32>
          %50 = llvm.fmul %44, %49 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %51 = llvm.fptrunc %50 : vector<8xf32> to vector<8xf16>
          %52 = llvm.getelementptr %33[%46] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %51, %52 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %53 = llvm.add %40, %6 : i64
          llvm.br ^bb2(%53 : i64)
        ^bb4:  // pred: ^bb2
          %54 = llvm.add %38, %7 : i64
          llvm.br ^bb1(%54 : i64)
        ^bb5:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_10 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c64, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(0 : i64) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(2048 : index) : i64
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(16 : i64) : i64
          %6 = llvm.mlir.constant(3 : index) : i64
          %7 = llvm.mlir.constant(2 : index) : i64
          %8 = llvm.mlir.poison : vector<128xf32>
          %9 = llvm.mlir.poison : vector<128xf16>
          %10 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %11 = llvm.mlir.constant(1 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(4 : index) : i64
          %14 = llvm.mlir.constant(64 : index) : i64
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %17 = llvm.extractvalue %16[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %17[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.getelementptr %17[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %17[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.zext %18 : i32 to i64
          %26 = llvm.zext %20 : i32 to i64
          %27 = llvm.zext %22 : i32 to i64
          %28 = llvm.zext %24 : i32 to i64
          %29 = llvm.extractvalue %16[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          %31 = llvm.mul %25, %4 : i64
          %32 = llvm.udiv %31, %5 : i64
          %33 = llvm.getelementptr %30[%32] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %2 ["align"(%33, %14 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.load %35 : !llvm.ptr -> !llvm.ptr
          %37 = llvm.mul %26, %4 : i64
          %38 = llvm.udiv %37, %4 : i64
          %39 = llvm.getelementptr %36[%38] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          llvm.intr.assume %2 ["align"(%39, %14 : !llvm.ptr, i64)] : i1
          %40 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %41 = llvm.extractvalue %40[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %42 = llvm.load %41 : !llvm.ptr -> !llvm.ptr
          %43 = llvm.mul %27, %4 : i64
          %44 = llvm.udiv %43, %5 : i64
          %45 = llvm.getelementptr %42[%44] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %2 ["align"(%45, %14 : !llvm.ptr, i64)] : i1
          %46 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %47 = llvm.extractvalue %46[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %48 = llvm.getelementptr %47[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %49 = llvm.load %48 : !llvm.ptr -> !llvm.ptr
          %50 = llvm.mul %28, %4 : i64
          %51 = llvm.udiv %50, %5 : i64
          %52 = llvm.getelementptr %49[%51] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %2 ["align"(%52, %14 : !llvm.ptr, i64)] : i1
          %53 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %54 = llvm.extractvalue %53[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %55 = llvm.zext %54 : i32 to i64
          %56 = llvm.mul %55, %12 overflow<nsw> : i64
          llvm.br ^bb1(%15 : i64)
        ^bb1(%57: i64):  // 2 preds: ^bb0, ^bb7
          %58 = llvm.icmp "slt" %57, %13 : i64
          llvm.cond_br %58, ^bb2(%15 : i64), ^bb8
        ^bb2(%59: i64):  // 2 preds: ^bb1, ^bb6
          %60 = llvm.icmp "slt" %59, %12 : i64
          llvm.cond_br %60, ^bb3, ^bb7
        ^bb3:  // pred: ^bb2
          %61 = llvm.add %59, %56 : i64
          llvm.br ^bb4(%15, %10 : i64, vector<1xf32>)
        ^bb4(%62: i64, %63: vector<1xf32>):  // 2 preds: ^bb3, ^bb5
          %64 = llvm.icmp "slt" %62, %14 : i64
          llvm.cond_br %64, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %65 = llvm.mul %57, %3 : i64
          %66 = llvm.mul %62, %12 : i64
          %67 = llvm.add %65, %66 : i64
          %68 = llvm.add %67, %15 : i64
          %69 = llvm.getelementptr %45[%68] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %70 = llvm.load %69 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %71 = llvm.add %62, %11 : i64
          %72 = llvm.mul %71, %12 : i64
          %73 = llvm.add %65, %72 : i64
          %74 = llvm.add %73, %15 : i64
          %75 = llvm.getelementptr %45[%74] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %76 = llvm.load %75 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %77 = llvm.add %62, %7 : i64
          %78 = llvm.mul %77, %12 : i64
          %79 = llvm.add %65, %78 : i64
          %80 = llvm.add %79, %15 : i64
          %81 = llvm.getelementptr %45[%80] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %82 = llvm.load %81 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %83 = llvm.add %62, %6 : i64
          %84 = llvm.mul %83, %12 : i64
          %85 = llvm.add %65, %84 : i64
          %86 = llvm.add %85, %15 : i64
          %87 = llvm.getelementptr %45[%86] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %88 = llvm.load %87 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %89 = llvm.mul %61, %14 : i64
          %90 = llvm.add %89, %62 : i64
          %91 = llvm.getelementptr %33[%90] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %92 = llvm.load %91 {alignment = 2 : i64} : !llvm.ptr -> vector<4xf16>
          %93 = llvm.shufflevector %92, %92 [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<4xf16> 
          %94 = llvm.shufflevector %93, %9 [0, 1, 2, 3, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %95 = llvm.shufflevector %93, %94 [128, 129, 130, 131, 0, 1, 2, 3, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %96 = llvm.shufflevector %93, %95 [128, 129, 130, 131, 132, 133, 134, 135, 0, 1, 2, 3, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %97 = llvm.shufflevector %93, %96 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 0, 1, 2, 3, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %98 = llvm.shufflevector %93, %97 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 0, 1, 2, 3, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %99 = llvm.shufflevector %93, %98 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 0, 1, 2, 3, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %100 = llvm.shufflevector %93, %99 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 0, 1, 2, 3, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %101 = llvm.shufflevector %93, %100 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 0, 1, 2, 3, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %102 = llvm.shufflevector %93, %101 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %103 = llvm.shufflevector %93, %102 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 0, 1, 2, 3, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %104 = llvm.shufflevector %93, %103 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 0, 1, 2, 3, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %105 = llvm.shufflevector %93, %104 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 0, 1, 2, 3, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %106 = llvm.shufflevector %93, %105 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 0, 1, 2, 3, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %107 = llvm.shufflevector %93, %106 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 0, 1, 2, 3, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %108 = llvm.shufflevector %93, %107 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 0, 1, 2, 3, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %109 = llvm.shufflevector %93, %108 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 0, 1, 2, 3, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %110 = llvm.shufflevector %93, %109 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %111 = llvm.shufflevector %93, %110 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 0, 1, 2, 3, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %112 = llvm.shufflevector %93, %111 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 0, 1, 2, 3, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %113 = llvm.shufflevector %93, %112 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 0, 1, 2, 3, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %114 = llvm.shufflevector %93, %113 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 0, 1, 2, 3, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %115 = llvm.shufflevector %93, %114 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 0, 1, 2, 3, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %116 = llvm.shufflevector %93, %115 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 0, 1, 2, 3, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %117 = llvm.shufflevector %93, %116 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 0, 1, 2, 3, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %118 = llvm.shufflevector %93, %117 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %119 = llvm.shufflevector %93, %118 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 0, 1, 2, 3, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %120 = llvm.shufflevector %93, %119 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 0, 1, 2, 3, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %121 = llvm.shufflevector %93, %120 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 0, 1, 2, 3, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %122 = llvm.shufflevector %93, %121 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 0, 1, 2, 3, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %123 = llvm.shufflevector %93, %122 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 0, 1, 2, 3, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %124 = llvm.shufflevector %93, %123 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 0, 1, 2, 3, 252, 253, 254, 255] : vector<128xf16> 
          %125 = llvm.shufflevector %93, %124 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 0, 1, 2, 3] : vector<128xf16> 
          %126 = llvm.shufflevector %125, %125 [0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64, 68, 72, 76, 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, 124, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, 122, 126, 3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63, 67, 71, 75, 79, 83, 87, 91, 95, 99, 103, 107, 111, 115, 119, 123, 127] : vector<128xf16> 
          %127 = llvm.shufflevector %126, %126 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf16> 
          %128 = llvm.shufflevector %126, %126 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf16> 
          %129 = llvm.shufflevector %126, %126 [64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] : vector<128xf16> 
          %130 = llvm.shufflevector %126, %126 [96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127] : vector<128xf16> 
          %131 = llvm.mul %61, %3 : i64
          %132 = llvm.add %131, %66 : i64
          %133 = llvm.add %132, %15 : i64
          %134 = llvm.getelementptr %39[%133] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %135 = llvm.load %134 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %136 = llvm.add %131, %72 : i64
          %137 = llvm.add %136, %15 : i64
          %138 = llvm.getelementptr %39[%137] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %139 = llvm.load %138 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %140 = llvm.add %131, %78 : i64
          %141 = llvm.add %140, %15 : i64
          %142 = llvm.getelementptr %39[%141] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %143 = llvm.load %142 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %144 = llvm.add %131, %84 : i64
          %145 = llvm.add %144, %15 : i64
          %146 = llvm.getelementptr %39[%145] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %147 = llvm.load %146 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %148 = llvm.sext %135 : vector<32xi8> to vector<32xi32>
          %149 = llvm.sext %139 : vector<32xi8> to vector<32xi32>
          %150 = llvm.sext %143 : vector<32xi8> to vector<32xi32>
          %151 = llvm.sext %147 : vector<32xi8> to vector<32xi32>
          %152 = llvm.sitofp %148 : vector<32xi32> to vector<32xf16>
          %153 = llvm.sitofp %149 : vector<32xi32> to vector<32xf16>
          %154 = llvm.sitofp %150 : vector<32xi32> to vector<32xf16>
          %155 = llvm.sitofp %151 : vector<32xi32> to vector<32xf16>
          %156 = llvm.fmul %152, %127 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %157 = llvm.fmul %153, %128 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %158 = llvm.fmul %154, %129 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %159 = llvm.fmul %155, %130 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %160 = llvm.fmul %70, %156 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %161 = llvm.fmul %76, %157 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %162 = llvm.fmul %82, %158 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %163 = llvm.fmul %88, %159 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %164 = llvm.fpext %160 : vector<32xf16> to vector<32xf32>
          %165 = llvm.fpext %161 : vector<32xf16> to vector<32xf32>
          %166 = llvm.fpext %162 : vector<32xf16> to vector<32xf32>
          %167 = llvm.fpext %163 : vector<32xf16> to vector<32xf32>
          %168 = llvm.shufflevector %164, %164 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %169 = llvm.shufflevector %168, %8 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %170 = llvm.shufflevector %165, %165 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %171 = llvm.shufflevector %170, %169 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %172 = llvm.shufflevector %166, %166 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %173 = llvm.shufflevector %172, %171 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %174 = llvm.shufflevector %167, %167 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %175 = llvm.shufflevector %174, %173 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf32> 
          %176 = llvm.extractelement %63[%1 : i64] : vector<1xf32>
          %177 = "llvm.intr.vector.reduce.fadd"(%176, %175) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<128xf32>) -> f32
          %178 = llvm.insertelement %177, %10[%1 : i64] : vector<1xf32>
          %179 = llvm.add %62, %13 : i64
          llvm.br ^bb4(%179, %178 : i64, vector<1xf32>)
        ^bb6:  // pred: ^bb4
          %180 = llvm.extractelement %63[%1 : i64] : vector<1xf32>
          %181 = llvm.fptrunc %180 : f32 to f16
          %182 = llvm.mul %57, %3 overflow<nsw, nuw> : i64
          %183 = llvm.add %182, %61 overflow<nsw, nuw> : i64
          %184 = llvm.getelementptr inbounds|nuw %52[%183] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %181, %184 : f16, !llvm.ptr
          %185 = llvm.add %59, %11 : i64
          llvm.br ^bb2(%185 : i64)
        ^bb7:  // pred: ^bb2
          %186 = llvm.add %57, %11 : i64
          llvm.br ^bb1(%186 : i64)
        ^bb8:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_13 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device) -> (index, index, index) {
        %c16 = arith.constant 16 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c16, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(0 : i64) : i64
          %2 = llvm.mlir.constant(2048 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(256 : index) : i64
          %5 = llvm.mlir.constant(8 : i64) : i64
          %6 = llvm.mlir.constant(16 : i64) : i64
          %7 = llvm.mlir.constant(-1 : index) : i64
          %8 = llvm.mlir.constant(3 : index) : i64
          %9 = llvm.mlir.constant(8 : index) : i64
          %10 = llvm.mlir.poison : vector<128xf32>
          %11 = llvm.mlir.poison : vector<128xf16>
          %12 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %13 = llvm.mlir.constant(1 : index) : i64
          %14 = llvm.mlir.constant(32 : index) : i64
          %15 = llvm.mlir.constant(2 : index) : i64
          %16 = llvm.mlir.constant(4 : index) : i64
          %17 = llvm.mlir.constant(64 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %20 = llvm.extractvalue %19[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %21 = llvm.load %20 : !llvm.ptr -> i32
          %22 = llvm.getelementptr %20[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %23 = llvm.load %22 : !llvm.ptr -> i32
          %24 = llvm.getelementptr %20[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.getelementptr %20[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %27 = llvm.load %26 : !llvm.ptr -> i32
          %28 = llvm.zext %21 : i32 to i64
          %29 = llvm.zext %23 : i32 to i64
          %30 = llvm.zext %25 : i32 to i64
          %31 = llvm.zext %27 : i32 to i64
          %32 = llvm.extractvalue %19[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.load %32 : !llvm.ptr -> !llvm.ptr
          %34 = llvm.mul %28, %5 : i64
          %35 = llvm.udiv %34, %6 : i64
          %36 = llvm.getelementptr %33[%35] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%36, %17 : !llvm.ptr, i64)] : i1
          %37 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %38 = llvm.extractvalue %37[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %29, %5 : i64
          %41 = llvm.udiv %40, %5 : i64
          %42 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          llvm.intr.assume %3 ["align"(%42, %17 : !llvm.ptr, i64)] : i1
          %43 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %44 = llvm.extractvalue %43[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %45 = llvm.load %44 : !llvm.ptr -> !llvm.ptr
          %46 = llvm.mul %30, %5 : i64
          %47 = llvm.udiv %46, %6 : i64
          %48 = llvm.getelementptr %45[%47] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%48, %17 : !llvm.ptr, i64)] : i1
          %49 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %50 = llvm.extractvalue %49[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %51 = llvm.getelementptr %50[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %52 = llvm.load %51 : !llvm.ptr -> !llvm.ptr
          %53 = llvm.mul %31, %5 : i64
          %54 = llvm.udiv %53, %6 : i64
          %55 = llvm.getelementptr %52[%54] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%55, %17 : !llvm.ptr, i64)] : i1
          %56 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %57 = llvm.extractvalue %56[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %58 = llvm.zext %57 : i32 to i64
          %59 = llvm.sdiv %58, %9 : i64
          %60 = llvm.mul %59, %9 : i64
          %61 = llvm.icmp "ne" %58, %60 : i64
          %62 = llvm.icmp "slt" %58, %18 : i64
          %63 = llvm.and %61, %62 : i1
          %64 = llvm.add %59, %7 : i64
          %65 = llvm.select %63, %64, %59 : i1, i64
          %66 = llvm.srem %58, %9 : i64
          %67 = llvm.icmp "slt" %66, %18 : i64
          %68 = llvm.add %66, %9 overflow<nsw> : i64
          %69 = llvm.select %67, %68, %66 : i1, i64
          %70 = llvm.mul %65, %15 overflow<nsw> : i64
          %71 = llvm.mul %69, %14 overflow<nsw> : i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%72: i64):  // 2 preds: ^bb0, ^bb8
          %73 = llvm.icmp "slt" %72, %15 : i64
          llvm.cond_br %73, ^bb2, ^bb9
        ^bb2:  // pred: ^bb1
          %74 = llvm.add %72, %70 : i64
          llvm.br ^bb3(%18 : i64)
        ^bb3(%75: i64):  // 2 preds: ^bb2, ^bb7
          %76 = llvm.icmp "slt" %75, %14 : i64
          llvm.cond_br %76, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %77 = llvm.add %75, %71 : i64
          llvm.br ^bb5(%18, %12 : i64, vector<1xf32>)
        ^bb5(%78: i64, %79: vector<1xf32>):  // 2 preds: ^bb4, ^bb6
          %80 = llvm.icmp "slt" %78, %17 : i64
          llvm.cond_br %80, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %81 = llvm.mul %74, %2 : i64
          %82 = llvm.mul %78, %14 : i64
          %83 = llvm.add %81, %82 : i64
          %84 = llvm.add %83, %18 : i64
          %85 = llvm.getelementptr %48[%84] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %86 = llvm.load %85 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %87 = llvm.add %78, %13 : i64
          %88 = llvm.mul %87, %14 : i64
          %89 = llvm.add %81, %88 : i64
          %90 = llvm.add %89, %18 : i64
          %91 = llvm.getelementptr %48[%90] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %92 = llvm.load %91 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %93 = llvm.add %78, %15 : i64
          %94 = llvm.mul %93, %14 : i64
          %95 = llvm.add %81, %94 : i64
          %96 = llvm.add %95, %18 : i64
          %97 = llvm.getelementptr %48[%96] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %98 = llvm.load %97 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %99 = llvm.add %78, %8 : i64
          %100 = llvm.mul %99, %14 : i64
          %101 = llvm.add %81, %100 : i64
          %102 = llvm.add %101, %18 : i64
          %103 = llvm.getelementptr %48[%102] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %104 = llvm.load %103 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %105 = llvm.mul %77, %17 : i64
          %106 = llvm.add %105, %78 : i64
          %107 = llvm.getelementptr %36[%106] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %108 = llvm.load %107 {alignment = 2 : i64} : !llvm.ptr -> vector<4xf16>
          %109 = llvm.shufflevector %108, %108 [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<4xf16> 
          %110 = llvm.shufflevector %109, %11 [0, 1, 2, 3, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %111 = llvm.shufflevector %109, %110 [128, 129, 130, 131, 0, 1, 2, 3, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %112 = llvm.shufflevector %109, %111 [128, 129, 130, 131, 132, 133, 134, 135, 0, 1, 2, 3, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %113 = llvm.shufflevector %109, %112 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 0, 1, 2, 3, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %114 = llvm.shufflevector %109, %113 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 0, 1, 2, 3, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %115 = llvm.shufflevector %109, %114 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 0, 1, 2, 3, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %116 = llvm.shufflevector %109, %115 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 0, 1, 2, 3, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %117 = llvm.shufflevector %109, %116 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 0, 1, 2, 3, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %118 = llvm.shufflevector %109, %117 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %119 = llvm.shufflevector %109, %118 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 0, 1, 2, 3, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %120 = llvm.shufflevector %109, %119 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 0, 1, 2, 3, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %121 = llvm.shufflevector %109, %120 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 0, 1, 2, 3, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %122 = llvm.shufflevector %109, %121 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 0, 1, 2, 3, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %123 = llvm.shufflevector %109, %122 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 0, 1, 2, 3, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %124 = llvm.shufflevector %109, %123 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 0, 1, 2, 3, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %125 = llvm.shufflevector %109, %124 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 0, 1, 2, 3, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %126 = llvm.shufflevector %109, %125 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %127 = llvm.shufflevector %109, %126 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 0, 1, 2, 3, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %128 = llvm.shufflevector %109, %127 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 0, 1, 2, 3, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %129 = llvm.shufflevector %109, %128 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 0, 1, 2, 3, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %130 = llvm.shufflevector %109, %129 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 0, 1, 2, 3, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %131 = llvm.shufflevector %109, %130 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 0, 1, 2, 3, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %132 = llvm.shufflevector %109, %131 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 0, 1, 2, 3, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %133 = llvm.shufflevector %109, %132 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 0, 1, 2, 3, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %134 = llvm.shufflevector %109, %133 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %135 = llvm.shufflevector %109, %134 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 0, 1, 2, 3, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %136 = llvm.shufflevector %109, %135 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 0, 1, 2, 3, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %137 = llvm.shufflevector %109, %136 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 0, 1, 2, 3, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %138 = llvm.shufflevector %109, %137 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 0, 1, 2, 3, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %139 = llvm.shufflevector %109, %138 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 0, 1, 2, 3, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %140 = llvm.shufflevector %109, %139 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 0, 1, 2, 3, 252, 253, 254, 255] : vector<128xf16> 
          %141 = llvm.shufflevector %109, %140 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 0, 1, 2, 3] : vector<128xf16> 
          %142 = llvm.shufflevector %141, %141 [0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64, 68, 72, 76, 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, 124, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, 122, 126, 3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63, 67, 71, 75, 79, 83, 87, 91, 95, 99, 103, 107, 111, 115, 119, 123, 127] : vector<128xf16> 
          %143 = llvm.shufflevector %142, %142 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf16> 
          %144 = llvm.shufflevector %142, %142 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf16> 
          %145 = llvm.shufflevector %142, %142 [64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] : vector<128xf16> 
          %146 = llvm.shufflevector %142, %142 [96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127] : vector<128xf16> 
          %147 = llvm.mul %77, %2 : i64
          %148 = llvm.add %147, %82 : i64
          %149 = llvm.add %148, %18 : i64
          %150 = llvm.getelementptr %42[%149] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %151 = llvm.load %150 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %152 = llvm.add %147, %88 : i64
          %153 = llvm.add %152, %18 : i64
          %154 = llvm.getelementptr %42[%153] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %155 = llvm.load %154 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %156 = llvm.add %147, %94 : i64
          %157 = llvm.add %156, %18 : i64
          %158 = llvm.getelementptr %42[%157] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %159 = llvm.load %158 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %160 = llvm.add %147, %100 : i64
          %161 = llvm.add %160, %18 : i64
          %162 = llvm.getelementptr %42[%161] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %163 = llvm.load %162 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %164 = llvm.sext %151 : vector<32xi8> to vector<32xi32>
          %165 = llvm.sext %155 : vector<32xi8> to vector<32xi32>
          %166 = llvm.sext %159 : vector<32xi8> to vector<32xi32>
          %167 = llvm.sext %163 : vector<32xi8> to vector<32xi32>
          %168 = llvm.sitofp %164 : vector<32xi32> to vector<32xf16>
          %169 = llvm.sitofp %165 : vector<32xi32> to vector<32xf16>
          %170 = llvm.sitofp %166 : vector<32xi32> to vector<32xf16>
          %171 = llvm.sitofp %167 : vector<32xi32> to vector<32xf16>
          %172 = llvm.fmul %168, %143 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %173 = llvm.fmul %169, %144 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %174 = llvm.fmul %170, %145 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %175 = llvm.fmul %171, %146 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %176 = llvm.fmul %86, %172 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %177 = llvm.fmul %92, %173 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %178 = llvm.fmul %98, %174 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %179 = llvm.fmul %104, %175 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %180 = llvm.fpext %176 : vector<32xf16> to vector<32xf32>
          %181 = llvm.fpext %177 : vector<32xf16> to vector<32xf32>
          %182 = llvm.fpext %178 : vector<32xf16> to vector<32xf32>
          %183 = llvm.fpext %179 : vector<32xf16> to vector<32xf32>
          %184 = llvm.shufflevector %180, %180 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %185 = llvm.shufflevector %184, %10 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %186 = llvm.shufflevector %181, %181 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %187 = llvm.shufflevector %186, %185 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %188 = llvm.shufflevector %182, %182 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %189 = llvm.shufflevector %188, %187 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %190 = llvm.shufflevector %183, %183 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %191 = llvm.shufflevector %190, %189 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf32> 
          %192 = llvm.extractelement %79[%1 : i64] : vector<1xf32>
          %193 = "llvm.intr.vector.reduce.fadd"(%192, %191) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<128xf32>) -> f32
          %194 = llvm.insertelement %193, %12[%1 : i64] : vector<1xf32>
          %195 = llvm.add %78, %16 : i64
          llvm.br ^bb5(%195, %194 : i64, vector<1xf32>)
        ^bb7:  // pred: ^bb5
          %196 = llvm.extractelement %79[%1 : i64] : vector<1xf32>
          %197 = llvm.fptrunc %196 : f32 to f16
          %198 = llvm.mul %74, %4 overflow<nsw, nuw> : i64
          %199 = llvm.add %198, %77 overflow<nsw, nuw> : i64
          %200 = llvm.getelementptr inbounds|nuw %55[%199] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %197, %200 : f16, !llvm.ptr
          %201 = llvm.add %75, %13 : i64
          llvm.br ^bb3(%201 : i64)
        ^bb8:  // pred: ^bb3
          %202 = llvm.add %72, %13 : i64
          llvm.br ^bb1(%202 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_17 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_17_elementwise_4_i64xf32 ordinal(0) layout(#pipeline_layout1) count(%arg0: !hal.device) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_17_elementwise_4_i64xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(32 : i64) : i64
          %3 = llvm.mlir.constant(64 : index) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(610304 : index) : i64
          %6 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %7 = llvm.extractvalue %6[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %8 = llvm.load %7 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%8, %3 : !llvm.ptr, i64)] : i1
          %9 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %10 = llvm.extractvalue %9[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %11 = llvm.getelementptr %10[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %12 = llvm.load %11 : !llvm.ptr -> !llvm.ptr
          %13 = llvm.mul %5, %1 : i64
          %14 = llvm.udiv %13, %2 : i64
          %15 = llvm.getelementptr %12[%14] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %4 ["align"(%15, %3 : !llvm.ptr, i64)] : i1
          %16 = llvm.load %8 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %17 = llvm.sitofp %16 : vector<4xi64> to vector<4xf32>
          llvm.store %17, %15 {alignment = 4 : i64} : vector<4xf32>, !llvm.ptr
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_18 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_18_batch_mmt4d_4x1x4x1x1x8x1_f32 ordinal(0) layout(#pipeline_layout13) count(%arg0: !hal.device) -> (index, index, index) {
        %c16 = arith.constant 16 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c16, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @iree_uk_mmt4d(!llvm.ptr, i64, i64, !llvm.ptr, i64, i64, !llvm.ptr, i64, i64, i64, i64, i64, i32, i32, i32, i32, !llvm.ptr) -> i32 attributes {hal.import.bitcode = true, hal.import.fields = ["processor_data"], llvm.bareptr = true}
        llvm.func @decode_bs4$async_dispatch_18_batch_mmt4d_4x1x4x1x1x8x1_f32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(52255 : i64) : i64
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(0 : i32) : i32
          %3 = llvm.mlir.constant(4096 : index) : i64
          %4 = llvm.mlir.constant(8 : index) : i64
          %5 = llvm.mlir.constant(152576 : index) : i64
          %6 = llvm.mlir.constant(-1 : index) : i64
          %7 = llvm.mlir.constant(32 : index) : i64
          %8 = llvm.mlir.constant(4 : index) : i64
          %9 = llvm.mlir.constant(1537 : i32) : i32
          %10 = llvm.mlir.constant(8 : i32) : i32
          %11 = llvm.mlir.constant(1 : i32) : i32
          %12 = llvm.mlir.constant(1 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> !llvm.ptr
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %18 = llvm.load %17 : !llvm.ptr -> !llvm.ptr
          %19 = llvm.getelementptr %15[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %20 = llvm.load %19 : !llvm.ptr -> !llvm.ptr
          %21 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %22 = llvm.extractvalue %21[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %23 = llvm.zext %22 : i32 to i64
          %24 = llvm.sdiv %23, %8 : i64
          %25 = llvm.mul %24, %8 : i64
          %26 = llvm.icmp "ne" %23, %25 : i64
          %27 = llvm.icmp "slt" %23, %13 : i64
          %28 = llvm.and %26, %27 : i1
          %29 = llvm.add %24, %6 : i64
          %30 = llvm.select %28, %29, %24 : i1, i64
          %31 = llvm.srem %23, %8 : i64
          %32 = llvm.icmp "slt" %31, %13 : i64
          %33 = llvm.add %31, %8 overflow<nsw> : i64
          %34 = llvm.select %32, %33, %31 : i1, i64
          %35 = llvm.add %30, %5 : i64
          %36 = llvm.mul %30, %7 overflow<nsw> : i64
          %37 = llvm.mul %34, %4 overflow<nsw> : i64
          %38 = llvm.add %36, %37 : i64
          %39 = llvm.add %38, %3 : i64
          %40 = llvm.getelementptr inbounds %arg0[4] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %41 = llvm.alloca %1 x i64 {alignment = 8 : i64} : (i64) -> !llvm.ptr
          %42 = llvm.load %40 : !llvm.ptr -> i64
          %43 = llvm.or %42, %0 : i64
          llvm.store %43, %41 : i64, !llvm.ptr
          %44 = llvm.getelementptr inbounds %40[1] : (!llvm.ptr) -> !llvm.ptr, i64
          %45 = llvm.load %44 : !llvm.ptr -> i64
          %46 = llvm.getelementptr inbounds %41[1] : (!llvm.ptr) -> !llvm.ptr, i64
          llvm.store %45, %46 : i64, !llvm.ptr
          %47 = llvm.getelementptr inbounds %40[2] : (!llvm.ptr) -> !llvm.ptr, i64
          %48 = llvm.load %47 : !llvm.ptr -> i64
          %49 = llvm.getelementptr inbounds %41[2] : (!llvm.ptr) -> !llvm.ptr, i64
          llvm.store %48, %49 : i64, !llvm.ptr
          %50 = llvm.getelementptr inbounds %40[3] : (!llvm.ptr) -> !llvm.ptr, i64
          %51 = llvm.load %50 : !llvm.ptr -> i64
          %52 = llvm.getelementptr inbounds %41[3] : (!llvm.ptr) -> !llvm.ptr, i64
          llvm.store %51, %52 : i64, !llvm.ptr
          %53 = llvm.getelementptr inbounds %40[4] : (!llvm.ptr) -> !llvm.ptr, i64
          %54 = llvm.load %53 : !llvm.ptr -> i64
          %55 = llvm.getelementptr inbounds %41[4] : (!llvm.ptr) -> !llvm.ptr, i64
          llvm.store %54, %55 : i64, !llvm.ptr
          %56 = llvm.getelementptr inbounds %40[5] : (!llvm.ptr) -> !llvm.ptr, i64
          %57 = llvm.load %56 : !llvm.ptr -> i64
          %58 = llvm.getelementptr inbounds %41[5] : (!llvm.ptr) -> !llvm.ptr, i64
          llvm.store %57, %58 : i64, !llvm.ptr
          %59 = llvm.getelementptr inbounds %40[6] : (!llvm.ptr) -> !llvm.ptr, i64
          %60 = llvm.load %59 : !llvm.ptr -> i64
          %61 = llvm.getelementptr inbounds %41[6] : (!llvm.ptr) -> !llvm.ptr, i64
          llvm.store %60, %61 : i64, !llvm.ptr
          %62 = llvm.getelementptr inbounds %40[7] : (!llvm.ptr) -> !llvm.ptr, i64
          %63 = llvm.load %62 : !llvm.ptr -> i64
          %64 = llvm.getelementptr inbounds %41[7] : (!llvm.ptr) -> !llvm.ptr, i64
          llvm.store %63, %64 : i64, !llvm.ptr
          %65 = llvm.call @iree_uk_mmt4d(%16, %35, %12, %18, %38, %7, %20, %39, %7, %12, %12, %12, %11, %10, %11, %9, %41) : (!llvm.ptr, i64, i64, !llvm.ptr, i64, i64, !llvm.ptr, i64, i64, i64, i64, i64, i32, i32, i32, i32, !llvm.ptr) -> i32
          llvm.return %2 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_19 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_19_unpack_f32 ordinal(0) layout(#pipeline_layout1) count(%arg0: !hal.device) -> (index, index, index) {
        %c16 = arith.constant 16 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c16, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_19_unpack_f32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : index) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(32 : index) : i64
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(32 : i64) : i64
          %6 = llvm.mlir.constant(-1 : index) : i64
          %7 = llvm.mlir.constant(8 : index) : i64
          %8 = llvm.mlir.constant(4 : index) : i64
          %9 = llvm.mlir.constant(0 : index) : i64
          %10 = llvm.mlir.constant(16384 : index) : i64
          %11 = llvm.mlir.constant(16896 : index) : i64
          %12 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %13 = llvm.extractvalue %12[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %14 = llvm.load %13 : !llvm.ptr -> !llvm.ptr
          %15 = llvm.mul %10, %4 : i64
          %16 = llvm.udiv %15, %5 : i64
          %17 = llvm.getelementptr %14[%16] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %2 ["align"(%17, %1 : !llvm.ptr, i64)] : i1
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.getelementptr %19[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %21 = llvm.load %20 : !llvm.ptr -> !llvm.ptr
          %22 = llvm.mul %11, %4 : i64
          %23 = llvm.udiv %22, %5 : i64
          %24 = llvm.getelementptr %21[%23] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %2 ["align"(%24, %1 : !llvm.ptr, i64)] : i1
          %25 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %26 = llvm.extractvalue %25[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %27 = llvm.zext %26 : i32 to i64
          %28 = llvm.sdiv %27, %8 : i64
          %29 = llvm.mul %28, %8 : i64
          %30 = llvm.icmp "ne" %27, %29 : i64
          %31 = llvm.icmp "slt" %27, %9 : i64
          %32 = llvm.and %30, %31 : i1
          %33 = llvm.add %28, %6 : i64
          %34 = llvm.select %32, %33, %28 : i1, i64
          %35 = llvm.srem %27, %8 : i64
          %36 = llvm.icmp "slt" %35, %9 : i64
          %37 = llvm.add %35, %8 overflow<nsw> : i64
          %38 = llvm.select %36, %37, %35 : i1, i64
          %39 = llvm.mul %38, %7 overflow<nsw> : i64
          %40 = llvm.icmp "slt" %39, %9 : i64
          %41 = llvm.sub %6, %39 : i64
          %42 = llvm.select %40, %41, %39 : i1, i64
          %43 = llvm.sdiv %42, %7 : i64
          %44 = llvm.sub %6, %43 : i64
          %45 = llvm.select %40, %44, %43 : i1, i64
          %46 = llvm.mul %34, %3 : i64
          %47 = llvm.mul %9, %3 : i64
          %48 = llvm.add %46, %47 : i64
          %49 = llvm.mul %45, %7 : i64
          %50 = llvm.add %48, %49 : i64
          %51 = llvm.mul %9, %7 : i64
          %52 = llvm.add %50, %51 : i64
          %53 = llvm.add %52, %9 : i64
          %54 = llvm.getelementptr %17[%53] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %55 = llvm.load %54 {alignment = 4 : i64} : !llvm.ptr -> vector<8xf32>
          %56 = llvm.add %46, %39 : i64
          %57 = llvm.add %56, %9 : i64
          %58 = llvm.getelementptr %24[%57] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.store %55, %58 {alignment = 4 : i64} : vector<8xf32>, !llvm.ptr
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_20 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_20_elementwise_128_f32xf16 ordinal(0) layout(#pipeline_layout1) count(%arg0: !hal.device) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_20_elementwise_128_f32xf16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(16 : i64) : i64
          %2 = llvm.mlir.constant(64 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(32 : i64) : i64
          %6 = llvm.mlir.constant(dense<2> : vector<8xi32>) : vector<8xi32>
          %7 = llvm.mlir.constant(dense<1> : vector<8xi32>) : vector<8xi32>
          %8 = llvm.mlir.constant(dense<0> : vector<8xi32>) : vector<8xi32>
          %9 = llvm.mlir.constant(dense<3> : vector<8xi32>) : vector<8xi32>
          %10 = llvm.mlir.constant(dense<-2.59630184E-7> : vector<8xf32>) : vector<8xf32>
          %11 = llvm.mlir.constant(dense<2.47562348E-5> : vector<8xf32>) : vector<8xf32>
          %12 = llvm.mlir.constant(dense<-0.00138883304> : vector<8xf32>) : vector<8xf32>
          %13 = llvm.mlir.constant(dense<0.0416666418> : vector<8xf32>) : vector<8xf32>
          %14 = llvm.mlir.constant(dense<-5.000000e-01> : vector<8xf32>) : vector<8xf32>
          %15 = llvm.mlir.constant(dense<-2.50293279E-8> : vector<8xf32>) : vector<8xf32>
          %16 = llvm.mlir.constant(dense<2.76001265E-6> : vector<8xf32>) : vector<8xf32>
          %17 = llvm.mlir.constant(dense<-1.98426045E-4> : vector<8xf32>) : vector<8xf32>
          %18 = llvm.mlir.constant(dense<0.00833334774> : vector<8xf32>) : vector<8xf32>
          %19 = llvm.mlir.constant(dense<-0.166666672> : vector<8xf32>) : vector<8xf32>
          %20 = llvm.mlir.constant(dense<-1.000000e+00> : vector<8xf32>) : vector<8xf32>
          %21 = llvm.mlir.constant(dense<1.000000e+00> : vector<8xf32>) : vector<8xf32>
          %22 = llvm.mlir.constant(dense<1.57079637> : vector<8xf32>) : vector<8xf32>
          %23 = llvm.mlir.constant(dense<0.636619746> : vector<8xf32>) : vector<8xf32>
          %24 = llvm.mlir.constant(8 : index) : i64
          %25 = llvm.mlir.constant(128 : index) : i64
          %26 = llvm.mlir.constant(0 : index) : i64
          %27 = llvm.mlir.constant(16896 : index) : i64
          %28 = llvm.mlir.constant(16384 : index) : i64
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %27, %4 : i64
          %33 = llvm.udiv %32, %5 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %3 ["align"(%34, %2 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.getelementptr %36[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %38 = llvm.load %37 : !llvm.ptr -> !llvm.ptr
          %39 = llvm.mul %28, %4 : i64
          %40 = llvm.udiv %39, %1 : i64
          %41 = llvm.getelementptr %38[%40] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%41, %2 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%26 : i64)
        ^bb1(%42: i64):  // 2 preds: ^bb0, ^bb2
          %43 = llvm.icmp "slt" %42, %25 : i64
          llvm.cond_br %43, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %44 = llvm.getelementptr %34[%42] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %45 = llvm.load %44 {alignment = 4 : i64} : !llvm.ptr -> vector<8xf32>
          %46 = llvm.fmul %45, %23 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %47 = llvm.intr.floor(%46) : (vector<8xf32>) -> vector<8xf32>
          %48 = llvm.fmul %47, %22 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %49 = llvm.fsub %45, %48 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %50 = llvm.fptosi %47 : vector<8xf32> to vector<8xi32>
          %51 = llvm.and %50, %9 : vector<8xi32>
          %52 = llvm.icmp "eq" %51, %8 : vector<8xi32>
          %53 = llvm.icmp "eq" %51, %7 : vector<8xi32>
          %54 = llvm.icmp "eq" %51, %6 : vector<8xi32>
          %55 = llvm.or %52, %54 : vector<8xi1>
          %56 = llvm.or %53, %54 : vector<8xi1>
          %57 = llvm.fmul %49, %49 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %58 = llvm.select %55, %21, %49 : vector<8xi1>, vector<8xf32>
          %59 = llvm.select %55, %14, %19 : vector<8xi1>, vector<8xf32>
          %60 = llvm.select %55, %13, %18 : vector<8xi1>, vector<8xf32>
          %61 = llvm.select %55, %12, %17 : vector<8xi1>, vector<8xf32>
          %62 = llvm.select %55, %11, %16 : vector<8xi1>, vector<8xf32>
          %63 = llvm.select %55, %10, %15 : vector<8xi1>, vector<8xf32>
          %64 = llvm.intr.fma(%57, %63, %62) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %65 = llvm.intr.fma(%57, %64, %61) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %66 = llvm.intr.fma(%57, %65, %60) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %67 = llvm.intr.fma(%57, %66, %59) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %68 = llvm.intr.fma(%57, %67, %21) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %69 = llvm.fmul %58, %68 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %70 = llvm.fmul %69, %20 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %71 = llvm.select %56, %70, %69 : vector<8xi1>, vector<8xf32>
          %72 = llvm.fptrunc %71 : vector<8xf32> to vector<8xf16>
          %73 = llvm.getelementptr %41[%42] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %72, %73 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %74 = llvm.add %42, %24 : i64
          llvm.br ^bb1(%74 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_21 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_21_elementwise_128_f32xf16 ordinal(0) layout(#pipeline_layout1) count(%arg0: !hal.device) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_21_elementwise_128_f32xf16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(16 : i64) : i64
          %2 = llvm.mlir.constant(64 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(32 : i64) : i64
          %6 = llvm.mlir.constant(dense<1> : vector<8xi32>) : vector<8xi32>
          %7 = llvm.mlir.constant(dense<3> : vector<8xi32>) : vector<8xi32>
          %8 = llvm.mlir.constant(dense<-2.59630184E-7> : vector<8xf32>) : vector<8xf32>
          %9 = llvm.mlir.constant(dense<2.47562348E-5> : vector<8xf32>) : vector<8xf32>
          %10 = llvm.mlir.constant(dense<-0.00138883304> : vector<8xf32>) : vector<8xf32>
          %11 = llvm.mlir.constant(dense<0.0416666418> : vector<8xf32>) : vector<8xf32>
          %12 = llvm.mlir.constant(dense<-5.000000e-01> : vector<8xf32>) : vector<8xf32>
          %13 = llvm.mlir.constant(dense<-2.50293279E-8> : vector<8xf32>) : vector<8xf32>
          %14 = llvm.mlir.constant(dense<2.76001265E-6> : vector<8xf32>) : vector<8xf32>
          %15 = llvm.mlir.constant(dense<-1.98426045E-4> : vector<8xf32>) : vector<8xf32>
          %16 = llvm.mlir.constant(dense<0.00833334774> : vector<8xf32>) : vector<8xf32>
          %17 = llvm.mlir.constant(dense<-0.166666672> : vector<8xf32>) : vector<8xf32>
          %18 = llvm.mlir.constant(dense<-1.000000e+00> : vector<8xf32>) : vector<8xf32>
          %19 = llvm.mlir.constant(dense<1.000000e+00> : vector<8xf32>) : vector<8xf32>
          %20 = llvm.mlir.constant(dense<1.57079637> : vector<8xf32>) : vector<8xf32>
          %21 = llvm.mlir.constant(dense<0.636619746> : vector<8xf32>) : vector<8xf32>
          %22 = llvm.mlir.constant(8 : index) : i64
          %23 = llvm.mlir.constant(128 : index) : i64
          %24 = llvm.mlir.constant(0 : index) : i64
          %25 = llvm.mlir.constant(16896 : index) : i64
          %26 = llvm.mlir.constant(16640 : index) : i64
          %27 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %28 = llvm.extractvalue %27[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          %30 = llvm.mul %25, %4 : i64
          %31 = llvm.udiv %30, %5 : i64
          %32 = llvm.getelementptr %29[%31] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          llvm.intr.assume %3 ["align"(%32, %2 : !llvm.ptr, i64)] : i1
          %33 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %34 = llvm.extractvalue %33[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %35 = llvm.getelementptr %34[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %36 = llvm.load %35 : !llvm.ptr -> !llvm.ptr
          %37 = llvm.mul %26, %4 : i64
          %38 = llvm.udiv %37, %1 : i64
          %39 = llvm.getelementptr %36[%38] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%39, %2 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%24 : i64)
        ^bb1(%40: i64):  // 2 preds: ^bb0, ^bb2
          %41 = llvm.icmp "slt" %40, %23 : i64
          llvm.cond_br %41, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %42 = llvm.getelementptr %32[%40] : (!llvm.ptr, i64) -> !llvm.ptr, f32
          %43 = llvm.load %42 {alignment = 4 : i64} : !llvm.ptr -> vector<8xf32>
          %44 = llvm.fmul %43, %21 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %45 = llvm.intr.floor(%44) : (vector<8xf32>) -> vector<8xf32>
          %46 = llvm.fmul %45, %20 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %47 = llvm.fsub %43, %46 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %48 = llvm.fptosi %45 : vector<8xf32> to vector<8xi32>
          %49 = llvm.and %48, %7 : vector<8xi32>
          %50 = llvm.icmp "eq" %49, %6 : vector<8xi32>
          %51 = llvm.icmp "eq" %49, %7 : vector<8xi32>
          %52 = llvm.or %50, %51 : vector<8xi1>
          %53 = llvm.icmp "sgt" %49, %6 : vector<8xi32>
          %54 = llvm.fmul %47, %47 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %55 = llvm.select %52, %19, %47 : vector<8xi1>, vector<8xf32>
          %56 = llvm.select %52, %12, %17 : vector<8xi1>, vector<8xf32>
          %57 = llvm.select %52, %11, %16 : vector<8xi1>, vector<8xf32>
          %58 = llvm.select %52, %10, %15 : vector<8xi1>, vector<8xf32>
          %59 = llvm.select %52, %9, %14 : vector<8xi1>, vector<8xf32>
          %60 = llvm.select %52, %8, %13 : vector<8xi1>, vector<8xf32>
          %61 = llvm.intr.fma(%54, %60, %59) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %62 = llvm.intr.fma(%54, %61, %58) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %63 = llvm.intr.fma(%54, %62, %57) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %64 = llvm.intr.fma(%54, %63, %56) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %65 = llvm.intr.fma(%54, %64, %19) : (vector<8xf32>, vector<8xf32>, vector<8xf32>) -> vector<8xf32>
          %66 = llvm.fmul %55, %65 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %67 = llvm.fmul %66, %18 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf32>
          %68 = llvm.select %53, %67, %66 : vector<8xi1>, vector<8xf32>
          %69 = llvm.fptrunc %68 : vector<8xf32> to vector<8xf16>
          %70 = llvm.getelementptr %39[%40] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %69, %70 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %71 = llvm.add %40, %22 : i64
          llvm.br ^bb1(%71 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_22 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_22_slow_memcpy ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_22_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2 : index) : i64
          %2 = llvm.mlir.constant(1024 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(2048 : index) : i64
          %5 = llvm.mlir.constant(64 : index) : i64
          %6 = llvm.mlir.constant(8 : i64) : i64
          %7 = llvm.mlir.constant(16 : i64) : i64
          %8 = llvm.mlir.poison : vector<8xf16>
          %9 = llvm.mlir.constant(8 : index) : i64
          %10 = llvm.mlir.constant(1 : index) : i64
          %11 = llvm.mlir.constant(32 : index) : i64
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.zext %16 : i32 to i64
          %20 = llvm.zext %18 : i32 to i64
          %21 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %22 = llvm.load %21 : !llvm.ptr -> !llvm.ptr
          %23 = llvm.mul %19, %6 : i64
          %24 = llvm.udiv %23, %7 : i64
          %25 = llvm.getelementptr %22[%24] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%25, %5 : !llvm.ptr, i64)] : i1
          %26 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %27 = llvm.extractvalue %26[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.getelementptr %27[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          %30 = llvm.mul %20, %6 : i64
          %31 = llvm.udiv %30, %7 : i64
          %32 = llvm.getelementptr %29[%31] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%32, %5 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%13 : i64)
        ^bb1(%33: i64):  // 2 preds: ^bb0, ^bb8
          %34 = llvm.icmp "slt" %33, %12 : i64
          llvm.cond_br %34, ^bb2(%13 : i64), ^bb9
        ^bb2(%35: i64):  // 2 preds: ^bb1, ^bb7
          %36 = llvm.icmp "slt" %35, %11 : i64
          llvm.cond_br %36, ^bb3(%13 : i64), ^bb8
        ^bb3(%37: i64):  // 2 preds: ^bb2, ^bb6
          %38 = llvm.icmp "slt" %37, %11 : i64
          llvm.cond_br %38, ^bb4(%13, %8 : i64, vector<8xf16>), ^bb7
        ^bb4(%39: i64, %40: vector<8xf16>):  // 2 preds: ^bb3, ^bb5
          %41 = llvm.icmp "slt" %39, %9 : i64
          llvm.cond_br %41, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %42 = llvm.mul %37, %1 overflow<nsw> : i64
          %43 = llvm.mul %39, %1 overflow<nsw> : i64
          %44 = llvm.add %42, %43 : i64
          %45 = llvm.mul %33, %4 overflow<nsw, nuw> : i64
          %46 = llvm.mul %13, %4 overflow<nsw, nuw> : i64
          %47 = llvm.add %45, %46 overflow<nsw, nuw> : i64
          %48 = llvm.mul %35, %5 overflow<nsw, nuw> : i64
          %49 = llvm.add %47, %48 overflow<nsw, nuw> : i64
          %50 = llvm.add %49, %44 overflow<nsw, nuw> : i64
          %51 = llvm.getelementptr inbounds|nuw %25[%50] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %52 = llvm.load %51 : !llvm.ptr -> f16
          %53 = llvm.insertelement %52, %40[%39 : i64] : vector<8xf16>
          %54 = llvm.add %39, %10 : i64
          llvm.br ^bb4(%54, %53 : i64, vector<8xf16>)
        ^bb6:  // pred: ^bb4
          %55 = llvm.mul %33, %2 : i64
          %56 = llvm.mul %35, %11 : i64
          %57 = llvm.add %55, %56 : i64
          %58 = llvm.add %57, %37 : i64
          %59 = llvm.getelementptr %32[%58] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %40, %59 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %60 = llvm.add %37, %9 : i64
          llvm.br ^bb3(%60 : i64)
        ^bb7:  // pred: ^bb3
          %61 = llvm.add %35, %10 : i64
          llvm.br ^bb2(%61 : i64)
        ^bb8:  // pred: ^bb2
          %62 = llvm.add %33, %10 : i64
          llvm.br ^bb1(%62 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_23 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_23_slow_memcpy ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_23_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2 : index) : i64
          %2 = llvm.mlir.constant(1024 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(2048 : index) : i64
          %5 = llvm.mlir.constant(64 : index) : i64
          %6 = llvm.mlir.constant(8 : i64) : i64
          %7 = llvm.mlir.constant(16 : i64) : i64
          %8 = llvm.mlir.poison : vector<8xf16>
          %9 = llvm.mlir.constant(8 : index) : i64
          %10 = llvm.mlir.constant(1 : index) : i64
          %11 = llvm.mlir.constant(32 : index) : i64
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.zext %16 : i32 to i64
          %20 = llvm.zext %18 : i32 to i64
          %21 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %22 = llvm.load %21 : !llvm.ptr -> !llvm.ptr
          %23 = llvm.mul %19, %6 : i64
          %24 = llvm.udiv %23, %7 : i64
          %25 = llvm.getelementptr %22[%24] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%25, %5 : !llvm.ptr, i64)] : i1
          %26 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %27 = llvm.extractvalue %26[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.getelementptr %27[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          %30 = llvm.mul %20, %6 : i64
          %31 = llvm.udiv %30, %7 : i64
          %32 = llvm.getelementptr %29[%31] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%32, %5 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%13 : i64)
        ^bb1(%33: i64):  // 2 preds: ^bb0, ^bb8
          %34 = llvm.icmp "slt" %33, %12 : i64
          llvm.cond_br %34, ^bb2(%13 : i64), ^bb9
        ^bb2(%35: i64):  // 2 preds: ^bb1, ^bb7
          %36 = llvm.icmp "slt" %35, %11 : i64
          llvm.cond_br %36, ^bb3(%13 : i64), ^bb8
        ^bb3(%37: i64):  // 2 preds: ^bb2, ^bb6
          %38 = llvm.icmp "slt" %37, %11 : i64
          llvm.cond_br %38, ^bb4(%13, %8 : i64, vector<8xf16>), ^bb7
        ^bb4(%39: i64, %40: vector<8xf16>):  // 2 preds: ^bb3, ^bb5
          %41 = llvm.icmp "slt" %39, %9 : i64
          llvm.cond_br %41, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %42 = llvm.mul %37, %1 overflow<nsw> : i64
          %43 = llvm.mul %39, %1 overflow<nsw> : i64
          %44 = llvm.add %42, %43 : i64
          %45 = llvm.add %44, %10 : i64
          %46 = llvm.mul %33, %4 overflow<nsw, nuw> : i64
          %47 = llvm.mul %13, %4 overflow<nsw, nuw> : i64
          %48 = llvm.add %46, %47 overflow<nsw, nuw> : i64
          %49 = llvm.mul %35, %5 overflow<nsw, nuw> : i64
          %50 = llvm.add %48, %49 overflow<nsw, nuw> : i64
          %51 = llvm.add %50, %45 overflow<nsw, nuw> : i64
          %52 = llvm.getelementptr inbounds|nuw %25[%51] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %53 = llvm.load %52 : !llvm.ptr -> f16
          %54 = llvm.insertelement %53, %40[%39 : i64] : vector<8xf16>
          %55 = llvm.add %39, %10 : i64
          llvm.br ^bb4(%55, %54 : i64, vector<8xf16>)
        ^bb6:  // pred: ^bb4
          %56 = llvm.mul %33, %2 : i64
          %57 = llvm.mul %35, %11 : i64
          %58 = llvm.add %56, %57 : i64
          %59 = llvm.add %58, %37 : i64
          %60 = llvm.getelementptr %32[%59] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %40, %60 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %61 = llvm.add %37, %9 : i64
          llvm.br ^bb3(%61 : i64)
        ^bb7:  // pred: ^bb3
          %62 = llvm.add %35, %10 : i64
          llvm.br ^bb2(%62 : i64)
        ^bb8:  // pred: ^bb2
          %63 = llvm.add %33, %10 : i64
          llvm.br ^bb1(%63 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_24 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device) -> (index, index, index) {
        %c2 = arith.constant 2 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c2, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<8xi1>
          %2 = llvm.mlir.constant(2048 : index) : i64
          %3 = llvm.mlir.constant(64 : index) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(1024 : index) : i64
          %6 = llvm.mlir.constant(8 : i64) : i64
          %7 = llvm.mlir.constant(16 : i64) : i64
          %8 = llvm.mlir.constant(8 : index) : i64
          %9 = llvm.mlir.constant(1 : index) : i64
          %10 = llvm.mlir.constant(32 : index) : i64
          %11 = llvm.mlir.constant(2 : index) : i64
          %12 = llvm.mlir.constant(16 : index) : i64
          %13 = llvm.mlir.constant(4 : index) : i64
          %14 = llvm.mlir.constant(0 : index) : i64
          %15 = llvm.mlir.constant(16384 : index) : i64
          %16 = llvm.mlir.constant(16640 : index) : i64
          %17 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %18 = llvm.extractvalue %17[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %19 = llvm.load %18 : !llvm.ptr -> i32
          %20 = llvm.getelementptr %18[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %21 = llvm.load %20 : !llvm.ptr -> i32
          %22 = llvm.getelementptr %18[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %23 = llvm.load %22 : !llvm.ptr -> i32
          %24 = llvm.zext %19 : i32 to i64
          %25 = llvm.zext %21 : i32 to i64
          %26 = llvm.zext %23 : i32 to i64
          %27 = llvm.extractvalue %17[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          %29 = llvm.mul %24, %6 : i64
          %30 = llvm.udiv %29, %7 : i64
          %31 = llvm.getelementptr %28[%30] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%31, %3 : !llvm.ptr, i64)] : i1
          %32 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %33 = llvm.extractvalue %32[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %15, %6 : i64
          %36 = llvm.udiv %35, %7 : i64
          %37 = llvm.getelementptr %34[%36] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%37, %3 : !llvm.ptr, i64)] : i1
          %38 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %39 = llvm.extractvalue %38[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %40 = llvm.load %39 : !llvm.ptr -> !llvm.ptr
          %41 = llvm.mul %25, %6 : i64
          %42 = llvm.udiv %41, %7 : i64
          %43 = llvm.getelementptr %40[%42] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%43, %3 : !llvm.ptr, i64)] : i1
          %44 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %45 = llvm.extractvalue %44[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %46 = llvm.load %45 : !llvm.ptr -> !llvm.ptr
          %47 = llvm.mul %16, %6 : i64
          %48 = llvm.udiv %47, %7 : i64
          %49 = llvm.getelementptr %46[%48] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%49, %3 : !llvm.ptr, i64)] : i1
          %50 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %51 = llvm.extractvalue %50[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %52 = llvm.getelementptr %51[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %53 = llvm.load %52 : !llvm.ptr -> !llvm.ptr
          %54 = llvm.mul %26, %6 : i64
          %55 = llvm.udiv %54, %7 : i64
          %56 = llvm.getelementptr %53[%55] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%56, %3 : !llvm.ptr, i64)] : i1
          %57 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %58 = llvm.extractvalue %57[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %59 = llvm.zext %58 : i32 to i64
          %60 = llvm.mul %59, %12 overflow<nsw> : i64
          llvm.br ^bb1(%14 : i64)
        ^bb1(%61: i64):  // 2 preds: ^bb0, ^bb10
          %62 = llvm.icmp "slt" %61, %13 : i64
          llvm.cond_br %62, ^bb2(%14 : i64), ^bb11
        ^bb2(%63: i64):  // 2 preds: ^bb1, ^bb9
          %64 = llvm.icmp "slt" %63, %12 : i64
          llvm.cond_br %64, ^bb3, ^bb10
        ^bb3:  // pred: ^bb2
          %65 = llvm.add %63, %60 : i64
          llvm.br ^bb4(%14 : i64)
        ^bb4(%66: i64):  // 2 preds: ^bb3, ^bb8
          %67 = llvm.icmp "slt" %66, %11 : i64
          llvm.cond_br %67, ^bb5, ^bb9
        ^bb5:  // pred: ^bb4
          %68 = llvm.icmp "eq" %66, %14 : i64
          llvm.br ^bb6(%14 : i64)
        ^bb6(%69: i64):  // 2 preds: ^bb5, ^bb7
          %70 = llvm.icmp "slt" %69, %10 : i64
          llvm.cond_br %70, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %71 = llvm.mul %61, %5 : i64
          %72 = llvm.mul %65, %10 : i64
          %73 = llvm.add %71, %72 : i64
          %74 = llvm.add %73, %69 : i64
          %75 = llvm.getelementptr %31[%74] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %76 = llvm.load %75 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %77 = llvm.mul %61, %10 : i64
          %78 = llvm.add %77, %69 : i64
          %79 = llvm.getelementptr %37[%78] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %80 = llvm.load %79 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %81 = llvm.getelementptr %43[%74] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %82 = llvm.load %81 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %83 = llvm.getelementptr %49[%78] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %84 = llvm.load %83 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %85 = llvm.fmul %76, %84 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %86 = llvm.fmul %82, %80 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %87 = llvm.fmul %82, %84 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %88 = llvm.fmul %76, %80 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %89 = llvm.fadd %86, %85 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %90 = llvm.fsub %88, %87 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %91 = llvm.insertelement %68, %1[%0 : i32] : vector<8xi1>
          %92 = llvm.shufflevector %91, %1 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi1> 
          %93 = llvm.select %92, %90, %89 : vector<8xi1>, vector<8xf16>
          %94 = llvm.mul %61, %2 : i64
          %95 = llvm.mul %65, %3 : i64
          %96 = llvm.add %94, %95 : i64
          %97 = llvm.mul %66, %10 : i64
          %98 = llvm.add %96, %97 : i64
          %99 = llvm.add %98, %69 : i64
          %100 = llvm.getelementptr %56[%99] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %93, %100 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %101 = llvm.add %69, %8 : i64
          llvm.br ^bb6(%101 : i64)
        ^bb8:  // pred: ^bb6
          %102 = llvm.add %66, %9 : i64
          llvm.br ^bb4(%102 : i64)
        ^bb9:  // pred: ^bb4
          %103 = llvm.add %63, %9 : i64
          llvm.br ^bb2(%103 : i64)
        ^bb10:  // pred: ^bb2
          %104 = llvm.add %61, %9 : i64
          llvm.br ^bb1(%104 : i64)
        ^bb11:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_25 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_25_slow_memcpy ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_25_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2 : index) : i64
          %2 = llvm.mlir.constant(128 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(256 : index) : i64
          %5 = llvm.mlir.constant(64 : index) : i64
          %6 = llvm.mlir.constant(8 : i64) : i64
          %7 = llvm.mlir.constant(16 : i64) : i64
          %8 = llvm.mlir.poison : vector<8xf16>
          %9 = llvm.mlir.constant(8 : index) : i64
          %10 = llvm.mlir.constant(1 : index) : i64
          %11 = llvm.mlir.constant(32 : index) : i64
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.zext %16 : i32 to i64
          %20 = llvm.zext %18 : i32 to i64
          %21 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %22 = llvm.load %21 : !llvm.ptr -> !llvm.ptr
          %23 = llvm.mul %19, %6 : i64
          %24 = llvm.udiv %23, %7 : i64
          %25 = llvm.getelementptr %22[%24] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%25, %5 : !llvm.ptr, i64)] : i1
          %26 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %27 = llvm.extractvalue %26[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.getelementptr %27[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          %30 = llvm.mul %20, %6 : i64
          %31 = llvm.udiv %30, %7 : i64
          %32 = llvm.getelementptr %29[%31] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%32, %5 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%13 : i64)
        ^bb1(%33: i64):  // 2 preds: ^bb0, ^bb8
          %34 = llvm.icmp "slt" %33, %12 : i64
          llvm.cond_br %34, ^bb2(%13 : i64), ^bb9
        ^bb2(%35: i64):  // 2 preds: ^bb1, ^bb7
          %36 = llvm.icmp "slt" %35, %12 : i64
          llvm.cond_br %36, ^bb3(%13 : i64), ^bb8
        ^bb3(%37: i64):  // 2 preds: ^bb2, ^bb6
          %38 = llvm.icmp "slt" %37, %11 : i64
          llvm.cond_br %38, ^bb4(%13, %8 : i64, vector<8xf16>), ^bb7
        ^bb4(%39: i64, %40: vector<8xf16>):  // 2 preds: ^bb3, ^bb5
          %41 = llvm.icmp "slt" %39, %9 : i64
          llvm.cond_br %41, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %42 = llvm.mul %37, %1 overflow<nsw> : i64
          %43 = llvm.mul %39, %1 overflow<nsw> : i64
          %44 = llvm.add %42, %43 : i64
          %45 = llvm.mul %33, %4 overflow<nsw, nuw> : i64
          %46 = llvm.mul %13, %4 overflow<nsw, nuw> : i64
          %47 = llvm.add %45, %46 overflow<nsw, nuw> : i64
          %48 = llvm.mul %35, %5 overflow<nsw, nuw> : i64
          %49 = llvm.add %47, %48 overflow<nsw, nuw> : i64
          %50 = llvm.add %49, %44 overflow<nsw, nuw> : i64
          %51 = llvm.getelementptr inbounds|nuw %25[%50] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %52 = llvm.load %51 : !llvm.ptr -> f16
          %53 = llvm.insertelement %52, %40[%39 : i64] : vector<8xf16>
          %54 = llvm.add %39, %10 : i64
          llvm.br ^bb4(%54, %53 : i64, vector<8xf16>)
        ^bb6:  // pred: ^bb4
          %55 = llvm.mul %33, %2 : i64
          %56 = llvm.mul %35, %11 : i64
          %57 = llvm.add %55, %56 : i64
          %58 = llvm.add %57, %37 : i64
          %59 = llvm.getelementptr %32[%58] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %40, %59 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %60 = llvm.add %37, %9 : i64
          llvm.br ^bb3(%60 : i64)
        ^bb7:  // pred: ^bb3
          %61 = llvm.add %35, %10 : i64
          llvm.br ^bb2(%61 : i64)
        ^bb8:  // pred: ^bb2
          %62 = llvm.add %33, %10 : i64
          llvm.br ^bb1(%62 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_26 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_26_slow_memcpy ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_26_slow_memcpy(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2 : index) : i64
          %2 = llvm.mlir.constant(128 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(256 : index) : i64
          %5 = llvm.mlir.constant(64 : index) : i64
          %6 = llvm.mlir.constant(8 : i64) : i64
          %7 = llvm.mlir.constant(16 : i64) : i64
          %8 = llvm.mlir.poison : vector<8xf16>
          %9 = llvm.mlir.constant(8 : index) : i64
          %10 = llvm.mlir.constant(1 : index) : i64
          %11 = llvm.mlir.constant(32 : index) : i64
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.zext %16 : i32 to i64
          %20 = llvm.zext %18 : i32 to i64
          %21 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %22 = llvm.load %21 : !llvm.ptr -> !llvm.ptr
          %23 = llvm.mul %19, %6 : i64
          %24 = llvm.udiv %23, %7 : i64
          %25 = llvm.getelementptr %22[%24] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%25, %5 : !llvm.ptr, i64)] : i1
          %26 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %27 = llvm.extractvalue %26[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.getelementptr %27[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          %30 = llvm.mul %20, %6 : i64
          %31 = llvm.udiv %30, %7 : i64
          %32 = llvm.getelementptr %29[%31] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%32, %5 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%13 : i64)
        ^bb1(%33: i64):  // 2 preds: ^bb0, ^bb8
          %34 = llvm.icmp "slt" %33, %12 : i64
          llvm.cond_br %34, ^bb2(%13 : i64), ^bb9
        ^bb2(%35: i64):  // 2 preds: ^bb1, ^bb7
          %36 = llvm.icmp "slt" %35, %12 : i64
          llvm.cond_br %36, ^bb3(%13 : i64), ^bb8
        ^bb3(%37: i64):  // 2 preds: ^bb2, ^bb6
          %38 = llvm.icmp "slt" %37, %11 : i64
          llvm.cond_br %38, ^bb4(%13, %8 : i64, vector<8xf16>), ^bb7
        ^bb4(%39: i64, %40: vector<8xf16>):  // 2 preds: ^bb3, ^bb5
          %41 = llvm.icmp "slt" %39, %9 : i64
          llvm.cond_br %41, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %42 = llvm.mul %37, %1 overflow<nsw> : i64
          %43 = llvm.mul %39, %1 overflow<nsw> : i64
          %44 = llvm.add %42, %43 : i64
          %45 = llvm.add %44, %10 : i64
          %46 = llvm.mul %33, %4 overflow<nsw, nuw> : i64
          %47 = llvm.mul %13, %4 overflow<nsw, nuw> : i64
          %48 = llvm.add %46, %47 overflow<nsw, nuw> : i64
          %49 = llvm.mul %35, %5 overflow<nsw, nuw> : i64
          %50 = llvm.add %48, %49 overflow<nsw, nuw> : i64
          %51 = llvm.add %50, %45 overflow<nsw, nuw> : i64
          %52 = llvm.getelementptr inbounds|nuw %25[%51] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %53 = llvm.load %52 : !llvm.ptr -> f16
          %54 = llvm.insertelement %53, %40[%39 : i64] : vector<8xf16>
          %55 = llvm.add %39, %10 : i64
          llvm.br ^bb4(%55, %54 : i64, vector<8xf16>)
        ^bb6:  // pred: ^bb4
          %56 = llvm.mul %33, %2 : i64
          %57 = llvm.mul %35, %11 : i64
          %58 = llvm.add %56, %57 : i64
          %59 = llvm.add %58, %37 : i64
          %60 = llvm.getelementptr %32[%59] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %40, %60 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %61 = llvm.add %37, %9 : i64
          llvm.br ^bb3(%61 : i64)
        ^bb7:  // pred: ^bb3
          %62 = llvm.add %35, %10 : i64
          llvm.br ^bb2(%62 : i64)
        ^bb8:  // pred: ^bb2
          %63 = llvm.add %33, %10 : i64
          llvm.br ^bb1(%63 : i64)
        ^bb9:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_27 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16 ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<8xi1>
          %2 = llvm.mlir.constant(256 : index) : i64
          %3 = llvm.mlir.constant(64 : index) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(128 : index) : i64
          %6 = llvm.mlir.constant(8 : i64) : i64
          %7 = llvm.mlir.constant(16 : i64) : i64
          %8 = llvm.mlir.constant(8 : index) : i64
          %9 = llvm.mlir.constant(1 : index) : i64
          %10 = llvm.mlir.constant(32 : index) : i64
          %11 = llvm.mlir.constant(2 : index) : i64
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.mlir.constant(16384 : index) : i64
          %15 = llvm.mlir.constant(16640 : index) : i64
          %16 = llvm.mlir.constant(16896 : index) : i64
          %17 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %18 = llvm.extractvalue %17[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %19 = llvm.load %18 : !llvm.ptr -> i32
          %20 = llvm.getelementptr %18[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %21 = llvm.load %20 : !llvm.ptr -> i32
          %22 = llvm.zext %19 : i32 to i64
          %23 = llvm.zext %21 : i32 to i64
          %24 = llvm.extractvalue %17[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> !llvm.ptr
          %26 = llvm.mul %22, %6 : i64
          %27 = llvm.udiv %26, %7 : i64
          %28 = llvm.getelementptr %25[%27] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%28, %3 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %14, %6 : i64
          %33 = llvm.udiv %32, %7 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%34, %3 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %23, %6 : i64
          %39 = llvm.udiv %38, %7 : i64
          %40 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%40, %3 : !llvm.ptr, i64)] : i1
          %41 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %42 = llvm.extractvalue %41[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %43 = llvm.load %42 : !llvm.ptr -> !llvm.ptr
          %44 = llvm.mul %15, %6 : i64
          %45 = llvm.udiv %44, %7 : i64
          %46 = llvm.getelementptr %43[%45] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %3 : !llvm.ptr, i64)] : i1
          %47 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %48 = llvm.extractvalue %47[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %49 = llvm.getelementptr %48[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %50 = llvm.load %49 : !llvm.ptr -> !llvm.ptr
          %51 = llvm.mul %16, %6 : i64
          %52 = llvm.udiv %51, %7 : i64
          %53 = llvm.getelementptr %50[%52] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%53, %3 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%13 : i64)
        ^bb1(%54: i64):  // 2 preds: ^bb0, ^bb9
          %55 = llvm.icmp "slt" %54, %12 : i64
          llvm.cond_br %55, ^bb2(%13 : i64), ^bb10
        ^bb2(%56: i64):  // 2 preds: ^bb1, ^bb8
          %57 = llvm.icmp "slt" %56, %12 : i64
          llvm.cond_br %57, ^bb3(%13 : i64), ^bb9
        ^bb3(%58: i64):  // 2 preds: ^bb2, ^bb7
          %59 = llvm.icmp "slt" %58, %11 : i64
          llvm.cond_br %59, ^bb4, ^bb8
        ^bb4:  // pred: ^bb3
          %60 = llvm.icmp "eq" %58, %13 : i64
          llvm.br ^bb5(%13 : i64)
        ^bb5(%61: i64):  // 2 preds: ^bb4, ^bb6
          %62 = llvm.icmp "slt" %61, %10 : i64
          llvm.cond_br %62, ^bb6, ^bb7
        ^bb6:  // pred: ^bb5
          %63 = llvm.mul %54, %5 : i64
          %64 = llvm.mul %56, %10 : i64
          %65 = llvm.add %63, %64 : i64
          %66 = llvm.add %65, %61 : i64
          %67 = llvm.getelementptr %28[%66] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %68 = llvm.load %67 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %69 = llvm.mul %54, %10 : i64
          %70 = llvm.add %69, %61 : i64
          %71 = llvm.getelementptr %34[%70] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %72 = llvm.load %71 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %73 = llvm.getelementptr %40[%66] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %74 = llvm.load %73 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %75 = llvm.getelementptr %46[%70] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %76 = llvm.load %75 {alignment = 2 : i64} : !llvm.ptr -> vector<8xf16>
          %77 = llvm.fmul %68, %76 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %78 = llvm.fmul %74, %72 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %79 = llvm.fmul %74, %76 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %80 = llvm.fmul %68, %72 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %81 = llvm.fadd %78, %77 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %82 = llvm.fsub %80, %79 {fastmathFlags = #llvm.fastmath<contract>} : vector<8xf16>
          %83 = llvm.insertelement %60, %1[%0 : i32] : vector<8xi1>
          %84 = llvm.shufflevector %83, %1 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi1> 
          %85 = llvm.select %84, %82, %81 : vector<8xi1>, vector<8xf16>
          %86 = llvm.mul %54, %2 : i64
          %87 = llvm.mul %56, %3 : i64
          %88 = llvm.add %86, %87 : i64
          %89 = llvm.mul %58, %10 : i64
          %90 = llvm.add %88, %89 : i64
          %91 = llvm.add %90, %61 : i64
          %92 = llvm.getelementptr %53[%91] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %85, %92 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %93 = llvm.add %61, %8 : i64
          llvm.br ^bb5(%93 : i64)
        ^bb7:  // pred: ^bb5
          %94 = llvm.add %58, %9 : i64
          llvm.br ^bb3(%94 : i64)
        ^bb8:  // pred: ^bb3
          %95 = llvm.add %56, %9 : i64
          llvm.br ^bb2(%95 : i64)
        ^bb9:  // pred: ^bb2
          %96 = llvm.add %54, %9 : i64
          llvm.br ^bb1(%96 : i64)
        ^bb10:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_28 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_28_elementwise_4_i64 ordinal(0) layout(#pipeline_layout14) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_28_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(64 : i64) : i64
          %3 = llvm.mlir.constant(64 : index) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(dense<3.200000e+01> : vector<4xf32>) : vector<4xf32>
          %6 = llvm.mlir.constant(18944 : index) : i64
          %7 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %8 = llvm.extractvalue %7[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %9 = llvm.load %8 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%9, %3 : !llvm.ptr, i64)] : i1
          %10 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %11 = llvm.extractvalue %10[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %12 = llvm.getelementptr %11[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %13 = llvm.load %12 : !llvm.ptr -> !llvm.ptr
          %14 = llvm.mul %6, %1 : i64
          %15 = llvm.udiv %14, %2 : i64
          %16 = llvm.getelementptr %13[%15] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %4 ["align"(%16, %3 : !llvm.ptr, i64)] : i1
          %17 = llvm.load %9 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %18 = llvm.sitofp %17 : vector<4xi64> to vector<4xf32>
          %19 = llvm.fdiv %18, %5 : vector<4xf32>
          %20 = llvm.intr.floor(%19) : (vector<4xf32>) -> vector<4xf32>
          %21 = llvm.fptosi %20 : vector<4xf32> to vector<4xi64>
          llvm.store %21, %16 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_29 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_29_elementwise_4_i64 ordinal(0) layout(#pipeline_layout1) count(%arg0: !hal.device) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_29_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(64 : i64) : i64
          %3 = llvm.mlir.constant(64 : index) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %6 = llvm.mlir.constant(dense<32> : vector<4xi64>) : vector<4xi64>
          %7 = llvm.mlir.constant(19008 : index) : i64
          %8 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %9 = llvm.extractvalue %8[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %10 = llvm.load %9 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%10, %3 : !llvm.ptr, i64)] : i1
          %11 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %12 = llvm.extractvalue %11[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %13 = llvm.getelementptr %12[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %14 = llvm.load %13 : !llvm.ptr -> !llvm.ptr
          %15 = llvm.mul %7, %1 : i64
          %16 = llvm.udiv %15, %2 : i64
          %17 = llvm.getelementptr %14[%16] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %4 ["align"(%17, %3 : !llvm.ptr, i64)] : i1
          %18 = llvm.load %10 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %19 = llvm.srem %18, %6 : vector<4xi64>
          %20 = llvm.icmp "ne" %19, %5 : vector<4xi64>
          %21 = llvm.icmp "slt" %19, %5 : vector<4xi64>
          %22 = llvm.and %20, %21 : vector<4xi1>
          %23 = llvm.add %19, %6 : vector<4xi64>
          %24 = llvm.select %22, %23, %19 : vector<4xi1>, vector<4xi64>
          llvm.store %24, %17 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_30 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_30_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_30_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<44> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.mlir.constant(18944 : index) : i64
          %15 = llvm.mlir.constant(19072 : index) : i64
          %16 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %17 = llvm.extractvalue %16[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.zext %18 : i32 to i64
          %20 = llvm.extractvalue %16[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %21 = llvm.getelementptr %20[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %22 = llvm.load %21 : !llvm.ptr -> !llvm.ptr
          %23 = llvm.mul %14, %9 : i64
          %24 = llvm.udiv %23, %10 : i64
          %25 = llvm.getelementptr %22[%24] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%25, %7 : !llvm.ptr, i64)] : i1
          %26 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %27 = llvm.extractvalue %26[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.getelementptr %27[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          %30 = llvm.mul %15, %9 : i64
          %31 = llvm.udiv %30, %10 : i64
          %32 = llvm.getelementptr %29[%31] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%32, %7 : !llvm.ptr, i64)] : i1
          %33 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %34 = llvm.extractvalue %33[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %35 = llvm.load %34 : !llvm.ptr -> !llvm.ptr
          %36 = llvm.mul %19, %6 : i64
          llvm.intr.assume %8 ["align"(%35, %7 : !llvm.ptr, i64)] : i1
          %37 = llvm.load %25 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %38 = llvm.insertelement %19, %4[%3 : i32] : vector<4xi64>
          %39 = llvm.shufflevector %38, %4 [0, 0, 0, 0] : vector<4xi64> 
          %40 = llvm.mul %39, %5 : vector<4xi64>
          %41 = llvm.add %37, %40 : vector<4xi64>
          %42 = llvm.extractelement %41[%2 : i64] : vector<4xi64>
          %43 = llvm.mul %36, %13 : i64
          %44 = llvm.add %43, %42 : i64
          %45 = llvm.getelementptr %35[%44] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %46 = llvm.load %45 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %47 = llvm.extractelement %46[%2 : i64] : vector<1xi64>
          %48 = llvm.insertelement %47, %12[%2 : i64] : vector<4xi64>
          %49 = llvm.extractelement %41[%6 : i64] : vector<4xi64>
          %50 = llvm.add %43, %49 : i64
          %51 = llvm.getelementptr %35[%50] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %52 = llvm.load %51 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %53 = llvm.extractelement %52[%2 : i64] : vector<1xi64>
          %54 = llvm.insertelement %53, %48[%6 : i64] : vector<4xi64>
          %55 = llvm.extractelement %41[%1 : i64] : vector<4xi64>
          %56 = llvm.add %43, %55 : i64
          %57 = llvm.getelementptr %35[%56] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %58 = llvm.load %57 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %59 = llvm.extractelement %58[%2 : i64] : vector<1xi64>
          %60 = llvm.insertelement %59, %54[%1 : i64] : vector<4xi64>
          %61 = llvm.extractelement %41[%0 : i64] : vector<4xi64>
          %62 = llvm.add %43, %61 : i64
          %63 = llvm.getelementptr %35[%62] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %64 = llvm.load %63 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %65 = llvm.extractelement %64[%2 : i64] : vector<1xi64>
          %66 = llvm.insertelement %65, %60[%0 : i64] : vector<4xi64>
          %67 = llvm.mul %66, %11 : vector<4xi64>
          llvm.store %67, %32 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_31 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64 ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi64>
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %4 = llvm.mlir.constant(64 : index) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(8 : i64) : i64
          %7 = llvm.mlir.constant(64 : i64) : i64
          %8 = llvm.mlir.constant(dense<32> : vector<4xi64>) : vector<4xi64>
          %9 = llvm.mlir.constant(dense<4> : vector<1xi64>) : vector<1xi64>
          %10 = llvm.mlir.constant(1 : index) : i64
          %11 = llvm.mlir.constant(4 : index) : i64
          %12 = llvm.mlir.constant(0 : index) : i64
          %13 = llvm.mlir.constant(19008 : index) : i64
          %14 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %15 = llvm.extractvalue %14[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %16 = llvm.load %15 : !llvm.ptr -> i32
          %17 = llvm.getelementptr %15[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.zext %16 : i32 to i64
          %20 = llvm.zext %18 : i32 to i64
          %21 = llvm.extractvalue %14[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %22 = llvm.load %21 : !llvm.ptr -> !llvm.ptr
          %23 = llvm.mul %19, %6 : i64
          %24 = llvm.udiv %23, %7 : i64
          %25 = llvm.getelementptr %22[%24] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %5 ["align"(%25, %4 : !llvm.ptr, i64)] : i1
          %26 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %27 = llvm.extractvalue %26[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          %29 = llvm.mul %13, %6 : i64
          %30 = llvm.udiv %29, %7 : i64
          %31 = llvm.getelementptr %28[%30] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %5 ["align"(%31, %4 : !llvm.ptr, i64)] : i1
          %32 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %33 = llvm.extractvalue %32[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %34 = llvm.getelementptr %33[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %35 = llvm.load %34 : !llvm.ptr -> !llvm.ptr
          %36 = llvm.mul %20, %6 : i64
          %37 = llvm.udiv %36, %7 : i64
          %38 = llvm.getelementptr %35[%37] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %5 ["align"(%38, %4 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%12 : i64)
        ^bb1(%39: i64):  // 2 preds: ^bb0, ^bb2
          %40 = llvm.icmp "slt" %39, %11 : i64
          llvm.cond_br %40, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %41 = llvm.getelementptr %25[%39] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %42 = llvm.load %41 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %43 = llvm.getelementptr %31[%39] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %44 = llvm.load %43 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %45 = llvm.mul %42, %9 : vector<1xi64>
          %46 = llvm.extractelement %45[%2 : i64] : vector<1xi64>
          %47 = llvm.insertelement %46, %1[%0 : i32] : vector<4xi64>
          %48 = llvm.shufflevector %47, %1 [0, 0, 0, 0] : vector<4xi64> 
          %49 = llvm.add %48, %3 : vector<4xi64>
          %50 = llvm.mul %49, %8 : vector<4xi64>
          %51 = llvm.extractelement %44[%2 : i64] : vector<1xi64>
          %52 = llvm.insertelement %51, %1[%0 : i32] : vector<4xi64>
          %53 = llvm.shufflevector %52, %1 [0, 0, 0, 0] : vector<4xi64> 
          %54 = llvm.add %50, %53 : vector<4xi64>
          %55 = llvm.mul %39, %11 : i64
          %56 = llvm.add %55, %12 : i64
          %57 = llvm.getelementptr %38[%56] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.store %54, %57 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          %58 = llvm.add %39, %10 : i64
          llvm.br ^bb1(%58 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_32 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c16 = arith.constant 16 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c16, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(64 : i64) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(256 : index) : i64
          %4 = llvm.mlir.constant(64 : index) : i64
          %5 = llvm.mlir.constant(8 : i64) : i64
          %6 = llvm.mlir.constant(16 : i64) : i64
          %7 = llvm.mlir.constant(-1 : index) : i64
          %8 = llvm.mlir.constant(32 : index) : i64
          %9 = llvm.mlir.constant(2 : index) : i64
          %10 = llvm.mlir.constant(1 : index) : i64
          %11 = llvm.mlir.constant(4 : index) : i64
          %12 = llvm.mlir.constant(0 : index) : i64
          %13 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %14 = llvm.extractvalue %13[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %15 = llvm.load %14 : !llvm.ptr -> i32
          %16 = llvm.getelementptr %14[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %17 = llvm.load %16 : !llvm.ptr -> i32
          %18 = llvm.zext %15 : i32 to i64
          %19 = llvm.zext %17 : i32 to i64
          %20 = llvm.extractvalue %13[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %21 = llvm.load %20 : !llvm.ptr -> !llvm.ptr
          %22 = llvm.mul %18, %5 : i64
          %23 = llvm.udiv %22, %6 : i64
          %24 = llvm.getelementptr %21[%23] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %2 ["align"(%24, %4 : !llvm.ptr, i64)] : i1
          %25 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %26 = llvm.extractvalue %25[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %27 = llvm.load %26 : !llvm.ptr -> !llvm.ptr
          %28 = llvm.mul %19, %5 : i64
          %29 = llvm.udiv %28, %1 : i64
          %30 = llvm.getelementptr %27[%29] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %2 ["align"(%30, %4 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%34, %4 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %36 = llvm.extractvalue %35[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %37 = llvm.zext %36 : i32 to i64
          %38 = llvm.sdiv %37, %11 : i64
          %39 = llvm.mul %38, %11 : i64
          %40 = llvm.icmp "ne" %37, %39 : i64
          %41 = llvm.icmp "slt" %37, %12 : i64
          %42 = llvm.and %40, %41 : i1
          %43 = llvm.add %38, %7 : i64
          %44 = llvm.select %42, %43, %38 : i1, i64
          %45 = llvm.srem %37, %11 : i64
          %46 = llvm.icmp "slt" %45, %12 : i64
          %47 = llvm.add %45, %11 overflow<nsw> : i64
          %48 = llvm.select %46, %47, %45 : i1, i64
          llvm.br ^bb1(%12 : i64)
        ^bb1(%49: i64):  // 2 preds: ^bb0, ^bb4
          %50 = llvm.icmp "slt" %49, %9 : i64
          llvm.cond_br %50, ^bb2(%12 : i64), ^bb5
        ^bb2(%51: i64):  // 2 preds: ^bb1, ^bb3
          %52 = llvm.icmp "slt" %51, %8 : i64
          llvm.cond_br %52, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %53 = llvm.mul %44, %3 overflow<nsw, nuw> : i64
          %54 = llvm.mul %48, %4 overflow<nsw, nuw> : i64
          %55 = llvm.add %53, %54 overflow<nsw, nuw> : i64
          %56 = llvm.mul %49, %8 overflow<nsw, nuw> : i64
          %57 = llvm.add %55, %56 overflow<nsw, nuw> : i64
          %58 = llvm.add %57, %51 overflow<nsw, nuw> : i64
          %59 = llvm.add %58, %12 overflow<nsw, nuw> : i64
          %60 = llvm.getelementptr inbounds|nuw %24[%59] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %61 = llvm.load %60 : !llvm.ptr -> f16
          %62 = llvm.mul %44, %11 overflow<nsw, nuw> : i64
          %63 = llvm.add %62, %48 overflow<nsw, nuw> : i64
          %64 = llvm.getelementptr inbounds|nuw %30[%63] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %65 = llvm.load %64 : !llvm.ptr -> i64
          %66 = llvm.mul %65, %4 overflow<nsw, nuw> : i64
          %67 = llvm.add %66, %56 overflow<nsw, nuw> : i64
          %68 = llvm.add %67, %51 overflow<nsw, nuw> : i64
          %69 = llvm.add %68, %12 overflow<nsw, nuw> : i64
          %70 = llvm.getelementptr inbounds|nuw %34[%69] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %61, %70 : f16, !llvm.ptr
          %71 = llvm.add %51, %10 : i64
          llvm.br ^bb2(%71 : i64)
        ^bb4:  // pred: ^bb2
          %72 = llvm.add %49, %10 : i64
          llvm.br ^bb1(%72 : i64)
        ^bb5:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_33 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64 ordinal(0) layout(#pipeline_layout10) count(%arg0: !hal.device) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.poison : vector<4xi64>
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %4 = llvm.mlir.constant(64 : index) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(8 : i64) : i64
          %7 = llvm.mlir.constant(64 : i64) : i64
          %8 = llvm.mlir.constant(dense<32> : vector<4xi64>) : vector<4xi64>
          %9 = llvm.mlir.constant(dense<4> : vector<1xi64>) : vector<1xi64>
          %10 = llvm.mlir.constant(dense<1> : vector<1xi64>) : vector<1xi64>
          %11 = llvm.mlir.constant(1 : index) : i64
          %12 = llvm.mlir.constant(4 : index) : i64
          %13 = llvm.mlir.constant(0 : index) : i64
          %14 = llvm.mlir.constant(19008 : index) : i64
          %15 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %16 = llvm.extractvalue %15[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %17 = llvm.load %16 : !llvm.ptr -> i32
          %18 = llvm.getelementptr %16[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %19 = llvm.load %18 : !llvm.ptr -> i32
          %20 = llvm.zext %17 : i32 to i64
          %21 = llvm.zext %19 : i32 to i64
          %22 = llvm.extractvalue %15[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.load %22 : !llvm.ptr -> !llvm.ptr
          %24 = llvm.mul %20, %6 : i64
          %25 = llvm.udiv %24, %7 : i64
          %26 = llvm.getelementptr %23[%25] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %5 ["align"(%26, %4 : !llvm.ptr, i64)] : i1
          %27 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %28 = llvm.extractvalue %27[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          %30 = llvm.mul %14, %6 : i64
          %31 = llvm.udiv %30, %7 : i64
          %32 = llvm.getelementptr %29[%31] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %5 ["align"(%32, %4 : !llvm.ptr, i64)] : i1
          %33 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %34 = llvm.extractvalue %33[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %35 = llvm.getelementptr %34[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %36 = llvm.load %35 : !llvm.ptr -> !llvm.ptr
          %37 = llvm.mul %21, %6 : i64
          %38 = llvm.udiv %37, %7 : i64
          %39 = llvm.getelementptr %36[%38] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %5 ["align"(%39, %4 : !llvm.ptr, i64)] : i1
          llvm.br ^bb1(%13 : i64)
        ^bb1(%40: i64):  // 2 preds: ^bb0, ^bb2
          %41 = llvm.icmp "slt" %40, %12 : i64
          llvm.cond_br %41, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %42 = llvm.getelementptr %26[%40] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %43 = llvm.load %42 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %44 = llvm.getelementptr %32[%40] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %45 = llvm.load %44 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %46 = llvm.add %43, %10 : vector<1xi64>
          %47 = llvm.mul %46, %9 : vector<1xi64>
          %48 = llvm.extractelement %47[%2 : i64] : vector<1xi64>
          %49 = llvm.insertelement %48, %1[%0 : i32] : vector<4xi64>
          %50 = llvm.shufflevector %49, %1 [0, 0, 0, 0] : vector<4xi64> 
          %51 = llvm.add %50, %3 : vector<4xi64>
          %52 = llvm.mul %51, %8 : vector<4xi64>
          %53 = llvm.extractelement %45[%2 : i64] : vector<1xi64>
          %54 = llvm.insertelement %53, %1[%0 : i32] : vector<4xi64>
          %55 = llvm.shufflevector %54, %1 [0, 0, 0, 0] : vector<4xi64> 
          %56 = llvm.add %52, %55 : vector<4xi64>
          %57 = llvm.mul %40, %12 : i64
          %58 = llvm.add %57, %13 : i64
          %59 = llvm.getelementptr %39[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.store %56, %59 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          %60 = llvm.add %40, %11 : i64
          llvm.br ^bb1(%60 : i64)
        ^bb3:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_35 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_35_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_35_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(-64 : index) : i64
          %11 = llvm.mlir.constant(8 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(4 : index) : i64
          %14 = llvm.mlir.constant(1 : index) : i64
          %15 = llvm.mlir.constant(64 : index) : i64
          %16 = llvm.mlir.constant(200704000 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(256 : index) : i64
          %19 = llvm.mlir.constant(8192 : index) : i64
          %20 = llvm.alloca %19 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.zext %24 : i32 to i64
          %26 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %27 = llvm.load %26 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%27, %15 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %25, %4 : i64
          llvm.intr.assume %5 ["align"(%31, %15 : !llvm.ptr, i64)] : i1
          %33 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %34 = llvm.extractvalue %33[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %35 = llvm.getelementptr %34[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %36 = llvm.load %35 : !llvm.ptr -> !llvm.ptr
          %37 = llvm.mul %16, %2 : i64
          %38 = llvm.udiv %37, %3 : i64
          %39 = llvm.mul %25, %1 : i64
          %40 = llvm.mul %39, %11 : i64
          %41 = llvm.mul %40, %13 : i64
          %42 = llvm.getelementptr %36[%38] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%42, %15 : !llvm.ptr, i64)] : i1
          %43 = llvm.icmp "sle" %25, %17 : i64
          %44 = llvm.sub %17, %25 : i64
          %45 = llvm.sub %25, %14 : i64
          %46 = llvm.select %43, %44, %45 : i1, i64
          %47 = llvm.sdiv %46, %15 : i64
          %48 = llvm.sub %17, %47 : i64
          %49 = llvm.add %47, %14 : i64
          %50 = llvm.select %43, %48, %49 : i1, i64
          %51 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %52 = llvm.extractvalue %51[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %53 = llvm.zext %52 : i32 to i64
          %54 = llvm.mul %50, %13 overflow<nsw, nuw> : i64
          %55 = llvm.sdiv %53, %54 : i64
          %56 = llvm.mul %55, %54 : i64
          %57 = llvm.icmp "ne" %53, %56 : i64
          %58 = llvm.icmp "slt" %53, %17 : i64
          %59 = llvm.icmp "slt" %54, %17 : i64
          %60 = llvm.icmp "ne" %58, %59 : i1
          %61 = llvm.and %57, %60 : i1
          %62 = llvm.add %55, %9 : i64
          %63 = llvm.select %61, %62, %55 : i1, i64
          %64 = llvm.srem %53, %54 : i64
          %65 = llvm.icmp "slt" %64, %17 : i64
          %66 = llvm.add %64, %54 overflow<nsw> : i64
          %67 = llvm.select %65, %66, %64 : i1, i64
          %68 = llvm.sdiv %67, %13 : i64
          %69 = llvm.srem %53, %13 : i64
          %70 = llvm.icmp "slt" %69, %17 : i64
          %71 = llvm.add %69, %13 overflow<nsw> : i64
          %72 = llvm.select %70, %71, %69 : i1, i64
          %73 = llvm.mul %68, %15 overflow<nsw> : i64
          %74 = llvm.mul %68, %10 overflow<nsw> : i64
          %75 = llvm.add %74, %25 : i64
          %76 = llvm.icmp "slt" %75, %15 : i64
          %77 = llvm.select %76, %75, %15 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%78: i64):  // 2 preds: ^bb0, ^bb19
          %79 = llvm.icmp "slt" %78, %77 : i64
          llvm.cond_br %79, ^bb2(%17 : i64), ^bb20
        ^bb2(%80: i64):  // 2 preds: ^bb1, ^bb18
          %81 = llvm.icmp "slt" %80, %15 : i64
          llvm.cond_br %81, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %82 = llvm.sub %77, %78 : i64
          %83 = llvm.icmp "slt" %82, %12 : i64
          %84 = llvm.select %83, %82, %12 : i1, i64
          %85 = llvm.add %78, %73 : i64
          llvm.br ^bb4(%17 : i64)
        ^bb4(%86: i64):  // 2 preds: ^bb3, ^bb9
          %87 = llvm.icmp "slt" %86, %84 : i64
          llvm.cond_br %87, ^bb5(%17 : i64), ^bb10(%17 : i64)
        ^bb5(%88: i64):  // 2 preds: ^bb4, ^bb8
          %89 = llvm.icmp "slt" %88, %12 : i64
          llvm.cond_br %89, ^bb6(%17 : i64), ^bb9
        ^bb6(%90: i64):  // 2 preds: ^bb5, ^bb7
          %91 = llvm.icmp "slt" %90, %11 : i64
          llvm.cond_br %91, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %92 = llvm.add %85, %86 : i64
          %93 = llvm.mul %63, %32 overflow<nsw, nuw> : i64
          %94 = llvm.add %93, %92 overflow<nsw, nuw> : i64
          %95 = llvm.getelementptr inbounds|nuw %31[%94] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %96 = llvm.load %95 : !llvm.ptr -> i64
          %97 = llvm.add %80, %90 : i64
          %98 = llvm.mul %96, %6 overflow<nsw, nuw> : i64
          %99 = llvm.mul %17, %7 overflow<nsw, nuw> : i64
          %100 = llvm.add %98, %99 overflow<nsw, nuw> : i64
          %101 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %102 = llvm.add %100, %101 overflow<nsw, nuw> : i64
          %103 = llvm.mul %72, %8 overflow<nsw, nuw> : i64
          %104 = llvm.add %102, %103 overflow<nsw, nuw> : i64
          %105 = llvm.mul %88, %15 overflow<nsw, nuw> : i64
          %106 = llvm.add %104, %105 overflow<nsw, nuw> : i64
          %107 = llvm.add %106, %97 overflow<nsw, nuw> : i64
          %108 = llvm.getelementptr inbounds|nuw %27[%107] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %109 = llvm.load %108 : !llvm.ptr -> f16
          %110 = llvm.mul %86, %18 overflow<nsw, nuw> : i64
          %111 = llvm.add %101, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %17, %18 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.mul %88, %11 overflow<nsw, nuw> : i64
          %115 = llvm.add %113, %114 overflow<nsw, nuw> : i64
          %116 = llvm.add %115, %90 overflow<nsw, nuw> : i64
          %117 = llvm.getelementptr inbounds|nuw %20[%116] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %109, %117 : f16, !llvm.ptr
          %118 = llvm.add %90, %14 : i64
          llvm.br ^bb6(%118 : i64)
        ^bb8:  // pred: ^bb6
          %119 = llvm.add %88, %14 : i64
          llvm.br ^bb5(%119 : i64)
        ^bb9:  // pred: ^bb5
          %120 = llvm.add %86, %14 : i64
          llvm.br ^bb4(%120 : i64)
        ^bb10(%121: i64):  // 2 preds: ^bb4, ^bb17
          %122 = llvm.icmp "slt" %121, %11 : i64
          llvm.cond_br %122, ^bb11(%17 : i64), ^bb18
        ^bb11(%123: i64):  // 2 preds: ^bb10, ^bb16
          %124 = llvm.icmp "slt" %123, %84 : i64
          llvm.cond_br %124, ^bb12(%17 : i64), ^bb17
        ^bb12(%125: i64):  // 2 preds: ^bb11, ^bb15
          %126 = llvm.icmp "slt" %125, %12 : i64
          llvm.cond_br %126, ^bb13(%17 : i64), ^bb16
        ^bb13(%127: i64):  // 2 preds: ^bb12, ^bb14
          %128 = llvm.icmp "slt" %127, %11 : i64
          llvm.cond_br %128, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %129 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %130 = llvm.mul %123, %18 overflow<nsw, nuw> : i64
          %131 = llvm.add %129, %130 overflow<nsw, nuw> : i64
          %132 = llvm.mul %17, %18 overflow<nsw, nuw> : i64
          %133 = llvm.add %131, %132 overflow<nsw, nuw> : i64
          %134 = llvm.mul %125, %11 overflow<nsw, nuw> : i64
          %135 = llvm.add %133, %134 overflow<nsw, nuw> : i64
          %136 = llvm.add %135, %127 overflow<nsw, nuw> : i64
          %137 = llvm.getelementptr inbounds|nuw %20[%136] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %138 = llvm.load %137 : !llvm.ptr -> f16
          %139 = llvm.add %85, %123 : i64
          %140 = llvm.add %80, %127 : i64
          %141 = llvm.mul %63, %41 overflow<nsw, nuw> : i64
          %142 = llvm.mul %72, %40 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.mul %121, %39 overflow<nsw, nuw> : i64
          %145 = llvm.add %143, %144 overflow<nsw, nuw> : i64
          %146 = llvm.mul %139, %8 overflow<nsw, nuw> : i64
          %147 = llvm.add %145, %146 overflow<nsw, nuw> : i64
          %148 = llvm.mul %125, %15 overflow<nsw, nuw> : i64
          %149 = llvm.add %147, %148 overflow<nsw, nuw> : i64
          %150 = llvm.add %149, %140 overflow<nsw, nuw> : i64
          %151 = llvm.getelementptr inbounds|nuw %42[%150] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %138, %151 : f16, !llvm.ptr
          %152 = llvm.add %127, %14 : i64
          llvm.br ^bb13(%152 : i64)
        ^bb15:  // pred: ^bb13
          %153 = llvm.add %125, %14 : i64
          llvm.br ^bb12(%153 : i64)
        ^bb16:  // pred: ^bb12
          %154 = llvm.add %123, %14 : i64
          llvm.br ^bb11(%154 : i64)
        ^bb17:  // pred: ^bb11
          %155 = llvm.add %121, %14 : i64
          llvm.br ^bb10(%155 : i64)
        ^bb18:  // pred: ^bb10
          %156 = llvm.add %80, %11 : i64
          llvm.br ^bb2(%156 : i64)
        ^bb19:  // pred: ^bb2
          %157 = llvm.add %78, %12 : i64
          llvm.br ^bb1(%157 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_36 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_36_elementwise_broadcast_4xD_i64xf16 ordinal(0) layout(#pipeline_layout3) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg1, %c0 : index
        %1 = arith.subi %c0, %arg1 : index
        %2 = arith.subi %arg1, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c4 = arith.constant 4 : index
        %8 = arith.muli %7, %c4 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_36_elementwise_broadcast_4xD_i64xf16(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.poison : vector<7xi32>
          %1 = llvm.mlir.poison : vector<7xi64>
          %2 = llvm.mlir.constant(dense<[0, 1, 2, 3, 4, 5, 6]> : vector<7xindex>) : vector<7xi64>
          %3 = llvm.mlir.constant(0 : i64) : i64
          %4 = llvm.mlir.constant(0 : i32) : i32
          %5 = llvm.mlir.poison : vector<8xi64>
          %6 = llvm.mlir.constant(dense<[0, 1, 2, 3, 4, 5, 6, 7]> : vector<8xindex>) : vector<8xi64>
          %7 = llvm.mlir.constant(2 : index) : i64
          %8 = llvm.mlir.constant(1 : i64) : i64
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(16 : i64) : i64
          %11 = llvm.mlir.constant(true) : i1
          %12 = llvm.mlir.constant(-64 : index) : i64
          %13 = llvm.mlir.constant(-1 : index) : i64
          %14 = llvm.mlir.constant(1 : index) : i64
          %15 = llvm.mlir.constant(64 : index) : i64
          %16 = llvm.mlir.constant(dense<[0, 1, 2, 3, 4, 5, 6]> : vector<7xi32>) : vector<7xi32>
          %17 = llvm.mlir.constant(dense<0.000000e+00> : vector<7xf16>) : vector<7xf16>
          %18 = llvm.mlir.constant(dense<0xFC00> : vector<7xf16>) : vector<7xf16>
          %19 = llvm.mlir.constant(dense<0.000000e+00> : vector<8xf16>) : vector<8xf16>
          %20 = llvm.mlir.constant(dense<0xFC00> : vector<8xf16>) : vector<8xf16>
          %21 = llvm.mlir.constant(8 : index) : i64
          %22 = llvm.mlir.constant(0 : index) : i64
          %23 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %24 = llvm.extractvalue %23[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.getelementptr %24[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %27 = llvm.load %26 : !llvm.ptr -> i32
          %28 = llvm.getelementptr %24[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %29 = llvm.load %28 : !llvm.ptr -> i32
          %30 = llvm.zext %25 : i32 to i64
          %31 = llvm.zext %27 : i32 to i64
          %32 = llvm.zext %29 : i32 to i64
          %33 = llvm.extractvalue %23[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %11 ["align"(%34, %15 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.getelementptr %36[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %38 = llvm.load %37 : !llvm.ptr -> !llvm.ptr
          %39 = llvm.mul %30, %9 : i64
          %40 = llvm.udiv %39, %10 : i64
          %41 = llvm.mul %31, %8 : i64
          %42 = llvm.getelementptr %38[%40] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %11 ["align"(%42, %7 : !llvm.ptr, i64)] : i1
          %43 = llvm.icmp "sle" %31, %22 : i64
          %44 = llvm.sub %22, %31 : i64
          %45 = llvm.sub %31, %14 : i64
          %46 = llvm.select %43, %44, %45 : i1, i64
          %47 = llvm.sdiv %46, %15 : i64
          %48 = llvm.sub %22, %47 : i64
          %49 = llvm.add %47, %14 : i64
          %50 = llvm.select %43, %48, %49 : i1, i64
          %51 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %52 = llvm.extractvalue %51[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %53 = llvm.zext %52 : i32 to i64
          %54 = llvm.sdiv %53, %50 : i64
          %55 = llvm.mul %54, %50 : i64
          %56 = llvm.icmp "ne" %53, %55 : i64
          %57 = llvm.icmp "slt" %53, %22 : i64
          %58 = llvm.icmp "slt" %50, %22 : i64
          %59 = llvm.icmp "ne" %57, %58 : i1
          %60 = llvm.and %56, %59 : i1
          %61 = llvm.add %54, %13 : i64
          %62 = llvm.select %60, %61, %54 : i1, i64
          %63 = llvm.srem %53, %50 : i64
          %64 = llvm.icmp "slt" %63, %22 : i64
          %65 = llvm.add %63, %50 overflow<nsw> : i64
          %66 = llvm.select %64, %65, %63 : i1, i64
          %67 = llvm.mul %66, %15 overflow<nsw> : i64
          %68 = llvm.mul %66, %12 overflow<nsw> : i64
          %69 = llvm.add %68, %31 : i64
          %70 = llvm.icmp "slt" %69, %15 : i64
          %71 = llvm.select %70, %69, %15 : i1, i64
          %72 = llvm.icmp "slt" %71, %22 : i64
          %73 = llvm.sub %13, %71 : i64
          %74 = llvm.select %72, %73, %71 : i1, i64
          %75 = llvm.sdiv %74, %21 : i64
          %76 = llvm.sub %13, %75 : i64
          %77 = llvm.select %72, %76, %75 : i1, i64
          %78 = llvm.mul %77, %21 overflow<nsw> : i64
          %79 = llvm.getelementptr %34[%62] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %80 = llvm.load %79 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %81 = llvm.insertelement %32, %5[%4 : i32] : vector<8xi64>
          %82 = llvm.shufflevector %81, %5 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi64> 
          llvm.br ^bb1(%22 : i64)
        ^bb1(%83: i64):  // 2 preds: ^bb0, ^bb2
          %84 = llvm.icmp "slt" %83, %78 : i64
          llvm.cond_br %84, ^bb2, ^bb3
        ^bb2:  // pred: ^bb1
          %85 = llvm.add %67, %83 : i64
          %86 = llvm.insertelement %85, %5[%4 : i32] : vector<8xi64>
          %87 = llvm.shufflevector %86, %5 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi64> 
          %88 = llvm.add %87, %6 : vector<8xi64>
          %89 = llvm.srem %88, %82 : vector<8xi64>
          %90 = llvm.extractelement %80[%3 : i64] : vector<1xi64>
          %91 = llvm.insertelement %90, %5[%4 : i32] : vector<8xi64>
          %92 = llvm.shufflevector %91, %5 [0, 0, 0, 0, 0, 0, 0, 0] : vector<8xi64> 
          %93 = llvm.icmp "sge" %89, %92 : vector<8xi64>
          %94 = llvm.select %93, %20, %19 : vector<8xi1>, vector<8xf16>
          %95 = llvm.mul %62, %41 : i64
          %96 = llvm.add %95, %85 : i64
          %97 = llvm.getelementptr %42[%96] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %94, %97 {alignment = 2 : i64} : vector<8xf16>, !llvm.ptr
          %98 = llvm.add %83, %21 : i64
          llvm.br ^bb1(%98 : i64)
        ^bb3:  // pred: ^bb1
          %99 = llvm.insertelement %32, %1[%4 : i32] : vector<7xi64>
          %100 = llvm.shufflevector %99, %1 [0, 0, 0, 0, 0, 0, 0] : vector<7xi64> 
          llvm.br ^bb4(%78 : i64)
        ^bb4(%101: i64):  // 2 preds: ^bb3, ^bb5
          %102 = llvm.icmp "slt" %101, %71 : i64
          llvm.cond_br %102, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %103 = llvm.sub %71, %101 : i64
          %104 = llvm.add %67, %101 : i64
          %105 = llvm.insertelement %104, %1[%4 : i32] : vector<7xi64>
          %106 = llvm.shufflevector %105, %1 [0, 0, 0, 0, 0, 0, 0] : vector<7xi64> 
          %107 = llvm.add %106, %2 : vector<7xi64>
          %108 = llvm.srem %107, %100 : vector<7xi64>
          %109 = llvm.extractelement %80[%3 : i64] : vector<1xi64>
          %110 = llvm.insertelement %109, %1[%4 : i32] : vector<7xi64>
          %111 = llvm.shufflevector %110, %1 [0, 0, 0, 0, 0, 0, 0] : vector<7xi64> 
          %112 = llvm.icmp "sge" %108, %111 : vector<7xi64>
          %113 = llvm.select %112, %18, %17 : vector<7xi1>, vector<7xf16>
          %114 = llvm.trunc %103 : i64 to i32
          %115 = llvm.insertelement %114, %0[%4 : i32] : vector<7xi32>
          %116 = llvm.shufflevector %115, %0 [0, 0, 0, 0, 0, 0, 0] : vector<7xi32> 
          %117 = llvm.icmp "sgt" %116, %16 : vector<7xi32>
          %118 = llvm.mul %62, %41 : i64
          %119 = llvm.add %118, %104 : i64
          %120 = llvm.getelementptr %42[%119] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.masked.store %113, %120, %117 {alignment = 2 : i32} : vector<7xf16>, vector<7xi1> into !llvm.ptr
          %121 = llvm.add %101, %21 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb6:  // pred: ^bb4
          llvm.return %4 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_37 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_37_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_37_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(-64 : index) : i64
          %11 = llvm.mlir.constant(32 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(4 : index) : i64
          %14 = llvm.mlir.constant(1 : index) : i64
          %15 = llvm.mlir.constant(64 : index) : i64
          %16 = llvm.mlir.constant(0 : index) : i64
          %17 = llvm.mlir.constant(32 : i64) : i64
          %18 = llvm.mlir.constant(256 : index) : i64
          %19 = llvm.mlir.constant(16384 : index) : i64
          %20 = llvm.alloca %19 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.load %22 : !llvm.ptr -> i32
          %24 = llvm.getelementptr %22[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %23 : i32 to i64
          %27 = llvm.zext %25 : i32 to i64
          %28 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%29, %15 : !llvm.ptr, i64)] : i1
          %30 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %31 = llvm.extractvalue %30[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %32 = llvm.getelementptr %31[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %33 = llvm.load %32 : !llvm.ptr -> !llvm.ptr
          %34 = llvm.mul %27, %3 : i64
          llvm.intr.assume %4 ["align"(%33, %15 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.getelementptr %36[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %38 = llvm.load %37 : !llvm.ptr -> !llvm.ptr
          %39 = llvm.mul %26, %1 : i64
          %40 = llvm.udiv %39, %2 : i64
          %41 = llvm.mul %27, %17 : i64
          %42 = llvm.mul %41, %15 : i64
          %43 = llvm.mul %42, %12 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.getelementptr %38[%40] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%45, %8 : !llvm.ptr, i64)] : i1
          %46 = llvm.icmp "sle" %27, %16 : i64
          %47 = llvm.sub %16, %27 : i64
          %48 = llvm.sub %27, %14 : i64
          %49 = llvm.select %46, %47, %48 : i1, i64
          %50 = llvm.sdiv %49, %15 : i64
          %51 = llvm.sub %16, %50 : i64
          %52 = llvm.add %50, %14 : i64
          %53 = llvm.select %46, %51, %52 : i1, i64
          %54 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %55 = llvm.extractvalue %54[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %56 = llvm.zext %55 : i32 to i64
          %57 = llvm.mul %53, %13 overflow<nsw, nuw> : i64
          %58 = llvm.sdiv %56, %57 : i64
          %59 = llvm.mul %58, %57 : i64
          %60 = llvm.icmp "ne" %56, %59 : i64
          %61 = llvm.icmp "slt" %56, %16 : i64
          %62 = llvm.icmp "slt" %57, %16 : i64
          %63 = llvm.icmp "ne" %61, %62 : i1
          %64 = llvm.and %60, %63 : i1
          %65 = llvm.add %58, %9 : i64
          %66 = llvm.select %64, %65, %58 : i1, i64
          %67 = llvm.srem %56, %57 : i64
          %68 = llvm.icmp "slt" %67, %16 : i64
          %69 = llvm.add %67, %57 overflow<nsw> : i64
          %70 = llvm.select %68, %69, %67 : i1, i64
          %71 = llvm.sdiv %70, %13 : i64
          %72 = llvm.srem %56, %13 : i64
          %73 = llvm.icmp "slt" %72, %16 : i64
          %74 = llvm.add %72, %13 overflow<nsw> : i64
          %75 = llvm.select %73, %74, %72 : i1, i64
          %76 = llvm.mul %71, %15 overflow<nsw> : i64
          %77 = llvm.mul %71, %10 overflow<nsw> : i64
          %78 = llvm.add %77, %27 : i64
          %79 = llvm.icmp "slt" %78, %15 : i64
          %80 = llvm.select %79, %78, %15 : i1, i64
          llvm.br ^bb1(%16 : i64)
        ^bb1(%81: i64):  // 2 preds: ^bb0, ^bb21
          %82 = llvm.icmp "slt" %81, %15 : i64
          llvm.cond_br %82, ^bb2(%16 : i64), ^bb22
        ^bb2(%83: i64):  // 2 preds: ^bb1, ^bb20
          %84 = llvm.icmp "slt" %83, %80 : i64
          llvm.cond_br %84, ^bb3(%16 : i64), ^bb21
        ^bb3(%85: i64):  // 2 preds: ^bb2, ^bb19
          %86 = llvm.icmp "slt" %85, %11 : i64
          llvm.cond_br %86, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %87 = llvm.sub %80, %83 : i64
          %88 = llvm.icmp "slt" %87, %15 : i64
          %89 = llvm.select %88, %87, %15 : i1, i64
          %90 = llvm.add %83, %76 : i64
          llvm.br ^bb5(%16 : i64)
        ^bb5(%91: i64):  // 2 preds: ^bb4, ^bb10
          %92 = llvm.icmp "slt" %91, %89 : i64
          llvm.cond_br %92, ^bb6(%16 : i64), ^bb11(%16 : i64)
        ^bb6(%93: i64):  // 2 preds: ^bb5, ^bb9
          %94 = llvm.icmp "slt" %93, %12 : i64
          llvm.cond_br %94, ^bb7(%16 : i64), ^bb10
        ^bb7(%95: i64):  // 2 preds: ^bb6, ^bb8
          %96 = llvm.icmp "slt" %95, %11 : i64
          llvm.cond_br %96, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %97 = llvm.add %90, %91 : i64
          %98 = llvm.mul %66, %34 overflow<nsw, nuw> : i64
          %99 = llvm.add %98, %97 overflow<nsw, nuw> : i64
          %100 = llvm.getelementptr inbounds|nuw %33[%99] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %101 = llvm.load %100 : !llvm.ptr -> i64
          %102 = llvm.add %85, %93 : i64
          %103 = llvm.add %81, %95 : i64
          %104 = llvm.mul %101, %5 overflow<nsw, nuw> : i64
          %105 = llvm.mul %16, %19 overflow<nsw, nuw> : i64
          %106 = llvm.add %104, %105 overflow<nsw, nuw> : i64
          %107 = llvm.mul %14, %6 overflow<nsw, nuw> : i64
          %108 = llvm.add %106, %107 overflow<nsw, nuw> : i64
          %109 = llvm.mul %75, %7 overflow<nsw, nuw> : i64
          %110 = llvm.add %108, %109 overflow<nsw, nuw> : i64
          %111 = llvm.mul %102, %15 overflow<nsw, nuw> : i64
          %112 = llvm.add %110, %111 overflow<nsw, nuw> : i64
          %113 = llvm.add %112, %103 overflow<nsw, nuw> : i64
          %114 = llvm.getelementptr inbounds|nuw %29[%113] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %115 = llvm.load %114 : !llvm.ptr -> f16
          %116 = llvm.mul %91, %18 overflow<nsw, nuw> : i64
          %117 = llvm.add %105, %116 overflow<nsw, nuw> : i64
          %118 = llvm.mul %16, %18 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %93, %11 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.add %121, %95 overflow<nsw, nuw> : i64
          %123 = llvm.getelementptr inbounds|nuw %20[%122] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %115, %123 : f16, !llvm.ptr
          %124 = llvm.add %95, %14 : i64
          llvm.br ^bb7(%124 : i64)
        ^bb9:  // pred: ^bb7
          %125 = llvm.add %93, %14 : i64
          llvm.br ^bb6(%125 : i64)
        ^bb10:  // pred: ^bb6
          %126 = llvm.add %91, %14 : i64
          llvm.br ^bb5(%126 : i64)
        ^bb11(%127: i64):  // 2 preds: ^bb5, ^bb18
          %128 = llvm.icmp "slt" %127, %12 : i64
          llvm.cond_br %128, ^bb12(%16 : i64), ^bb19
        ^bb12(%129: i64):  // 2 preds: ^bb11, ^bb17
          %130 = llvm.icmp "slt" %129, %11 : i64
          llvm.cond_br %130, ^bb13(%16 : i64), ^bb18
        ^bb13(%131: i64):  // 2 preds: ^bb12, ^bb16
          %132 = llvm.icmp "slt" %131, %89 : i64
          llvm.cond_br %132, ^bb14(%16 : i64), ^bb17
        ^bb14(%133: i64):  // 2 preds: ^bb13, ^bb15
          %134 = llvm.icmp "slt" %133, %12 : i64
          llvm.cond_br %134, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %135 = llvm.mul %16, %19 overflow<nsw, nuw> : i64
          %136 = llvm.mul %131, %18 overflow<nsw, nuw> : i64
          %137 = llvm.add %135, %136 overflow<nsw, nuw> : i64
          %138 = llvm.mul %16, %18 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %133, %11 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.add %141, %129 overflow<nsw, nuw> : i64
          %143 = llvm.getelementptr inbounds|nuw %20[%142] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %144 = llvm.load %143 : !llvm.ptr -> f16
          %145 = llvm.add %81, %129 : i64
          %146 = llvm.add %90, %131 : i64
          %147 = llvm.add %85, %133 : i64
          %148 = llvm.mul %66, %44 overflow<nsw, nuw> : i64
          %149 = llvm.mul %75, %43 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.mul %127, %42 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %145, %41 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %146, %11 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.add %156, %147 overflow<nsw, nuw> : i64
          %158 = llvm.getelementptr inbounds|nuw %45[%157] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %144, %158 : f16, !llvm.ptr
          %159 = llvm.add %133, %14 : i64
          llvm.br ^bb14(%159 : i64)
        ^bb16:  // pred: ^bb14
          %160 = llvm.add %131, %14 : i64
          llvm.br ^bb13(%160 : i64)
        ^bb17:  // pred: ^bb13
          %161 = llvm.add %129, %14 : i64
          llvm.br ^bb12(%161 : i64)
        ^bb18:  // pred: ^bb12
          %162 = llvm.add %127, %14 : i64
          llvm.br ^bb11(%162 : i64)
        ^bb19:  // pred: ^bb11
          %163 = llvm.add %85, %12 : i64
          llvm.br ^bb3(%163 : i64)
        ^bb20:  // pred: ^bb3
          %164 = llvm.add %83, %15 : i64
          llvm.br ^bb2(%164 : i64)
        ^bb21:  // pred: ^bb2
          %165 = llvm.add %81, %11 : i64
          llvm.br ^bb1(%165 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_38 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store ordinal(0) layout(#pipeline_layout8) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c128 = arith.constant 128 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c128, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(15 : index) : i64
          %1 = llvm.mlir.constant(14 : index) : i64
          %2 = llvm.mlir.constant(13 : index) : i64
          %3 = llvm.mlir.constant(12 : index) : i64
          %4 = llvm.mlir.constant(11 : index) : i64
          %5 = llvm.mlir.constant(10 : index) : i64
          %6 = llvm.mlir.constant(9 : index) : i64
          %7 = llvm.mlir.constant(8 : index) : i64
          %8 = llvm.mlir.constant(7 : index) : i64
          %9 = llvm.mlir.constant(6 : index) : i64
          %10 = llvm.mlir.constant(5 : index) : i64
          %11 = llvm.mlir.constant(4 : index) : i64
          %12 = llvm.mlir.constant(3 : index) : i64
          %13 = llvm.mlir.poison : vector<16xf32>
          %14 = llvm.mlir.constant(2 : i32) : i32
          %15 = llvm.mlir.constant(dense<-1.401300e-45> : vector<2xf32>) : vector<2xf32>
          %16 = llvm.mlir.constant(63 : i64) : i64
          %17 = llvm.mlir.constant(62 : i64) : i64
          %18 = llvm.mlir.constant(61 : i64) : i64
          %19 = llvm.mlir.constant(60 : i64) : i64
          %20 = llvm.mlir.constant(59 : i64) : i64
          %21 = llvm.mlir.constant(58 : i64) : i64
          %22 = llvm.mlir.constant(57 : i64) : i64
          %23 = llvm.mlir.constant(56 : i64) : i64
          %24 = llvm.mlir.constant(55 : i64) : i64
          %25 = llvm.mlir.constant(54 : i64) : i64
          %26 = llvm.mlir.constant(53 : i64) : i64
          %27 = llvm.mlir.constant(52 : i64) : i64
          %28 = llvm.mlir.constant(51 : i64) : i64
          %29 = llvm.mlir.constant(50 : i64) : i64
          %30 = llvm.mlir.constant(49 : i64) : i64
          %31 = llvm.mlir.constant(48 : i64) : i64
          %32 = llvm.mlir.constant(47 : i64) : i64
          %33 = llvm.mlir.constant(46 : i64) : i64
          %34 = llvm.mlir.constant(45 : i64) : i64
          %35 = llvm.mlir.constant(44 : i64) : i64
          %36 = llvm.mlir.constant(43 : i64) : i64
          %37 = llvm.mlir.constant(42 : i64) : i64
          %38 = llvm.mlir.constant(41 : i64) : i64
          %39 = llvm.mlir.constant(40 : i64) : i64
          %40 = llvm.mlir.constant(39 : i64) : i64
          %41 = llvm.mlir.constant(38 : i64) : i64
          %42 = llvm.mlir.constant(37 : i64) : i64
          %43 = llvm.mlir.constant(36 : i64) : i64
          %44 = llvm.mlir.constant(35 : i64) : i64
          %45 = llvm.mlir.constant(34 : i64) : i64
          %46 = llvm.mlir.constant(33 : i64) : i64
          %47 = llvm.mlir.constant(32 : i64) : i64
          %48 = llvm.mlir.constant(31 : i64) : i64
          %49 = llvm.mlir.constant(30 : i64) : i64
          %50 = llvm.mlir.constant(29 : i64) : i64
          %51 = llvm.mlir.constant(28 : i64) : i64
          %52 = llvm.mlir.constant(27 : i64) : i64
          %53 = llvm.mlir.constant(26 : i64) : i64
          %54 = llvm.mlir.constant(25 : i64) : i64
          %55 = llvm.mlir.constant(24 : i64) : i64
          %56 = llvm.mlir.constant(23 : i64) : i64
          %57 = llvm.mlir.constant(22 : i64) : i64
          %58 = llvm.mlir.constant(21 : i64) : i64
          %59 = llvm.mlir.constant(20 : i64) : i64
          %60 = llvm.mlir.constant(19 : i64) : i64
          %61 = llvm.mlir.constant(18 : i64) : i64
          %62 = llvm.mlir.constant(17 : i64) : i64
          %63 = llvm.mlir.constant(15 : i64) : i64
          %64 = llvm.mlir.constant(14 : i64) : i64
          %65 = llvm.mlir.constant(13 : i64) : i64
          %66 = llvm.mlir.constant(12 : i64) : i64
          %67 = llvm.mlir.constant(11 : i64) : i64
          %68 = llvm.mlir.constant(10 : i64) : i64
          %69 = llvm.mlir.constant(9 : i64) : i64
          %70 = llvm.mlir.constant(7 : i64) : i64
          %71 = llvm.mlir.constant(6 : i64) : i64
          %72 = llvm.mlir.constant(5 : i64) : i64
          %73 = llvm.mlir.constant(4 : i64) : i64
          %74 = llvm.mlir.constant(3 : i64) : i64
          %75 = llvm.mlir.constant(2 : i64) : i64
          %76 = llvm.mlir.poison : vector<2xf32>
          %77 = llvm.mlir.constant(0 : i32) : i32
          %78 = llvm.mlir.poison : vector<2xi32>
          %79 = llvm.mlir.constant(0 : i64) : i64
          %80 = llvm.mlir.constant(1 : i64) : i64
          %81 = llvm.mlir.constant(64 : i64) : i64
          %82 = llvm.mlir.constant(true) : i1
          %83 = llvm.mlir.constant(8 : i64) : i64
          %84 = llvm.mlir.constant(16 : i64) : i64
          %85 = llvm.mlir.constant(dense<false> : vector<16xi1>) : vector<16xi1>
          %86 = llvm.mlir.constant(dense<true> : vector<16xi1>) : vector<16xi1>
          %87 = llvm.mlir.constant(1 : index) : i64
          %88 = llvm.mlir.constant(dense<false> : vector<64xi1>) : vector<64xi1>
          %89 = llvm.mlir.constant(dense<true> : vector<64xi1>) : vector<64xi1>
          %90 = llvm.mlir.constant(dense<127> : vector<2xi32>) : vector<2xi32>
          %91 = llvm.mlir.constant(dense<23> : vector<2xi32>) : vector<2xi32>
          %92 = llvm.mlir.constant(dense<1.270000e+02> : vector<2xf32>) : vector<2xf32>
          %93 = llvm.mlir.constant(dense<-1.270000e+02> : vector<2xf32>) : vector<2xf32>
          %94 = llvm.mlir.constant(dense<8.880000e+01> : vector<2xf32>) : vector<2xf32>
          %95 = llvm.mlir.constant(dense<-8.780000e+01> : vector<2xf32>) : vector<2xf32>
          %96 = llvm.mlir.constant(dense<0.166666657> : vector<2xf32>) : vector<2xf32>
          %97 = llvm.mlir.constant(dense<0.0416657962> : vector<2xf32>) : vector<2xf32>
          %98 = llvm.mlir.constant(dense<0.00833345205> : vector<2xf32>) : vector<2xf32>
          %99 = llvm.mlir.constant(dense<0.00139819994> : vector<2xf32>) : vector<2xf32>
          %100 = llvm.mlir.constant(dense<1.98756912E-4> : vector<2xf32>) : vector<2xf32>
          %101 = llvm.mlir.constant(dense<2.12194442E-4> : vector<2xf32>) : vector<2xf32>
          %102 = llvm.mlir.constant(dense<-0.693359375> : vector<2xf32>) : vector<2xf32>
          %103 = llvm.mlir.constant(dense<1.000000e+00> : vector<2xf32>) : vector<2xf32>
          %104 = llvm.mlir.constant(dense<5.000000e-01> : vector<2xf32>) : vector<2xf32>
          %105 = llvm.mlir.constant(dense<0.693147182> : vector<2xf32>) : vector<2xf32>
          %106 = llvm.mlir.constant(dense<127> : vector<1xi32>) : vector<1xi32>
          %107 = llvm.mlir.constant(dense<23> : vector<1xi32>) : vector<1xi32>
          %108 = llvm.mlir.constant(dense<1.270000e+02> : vector<1xf32>) : vector<1xf32>
          %109 = llvm.mlir.constant(dense<-1.270000e+02> : vector<1xf32>) : vector<1xf32>
          %110 = llvm.mlir.constant(dense<8.880000e+01> : vector<1xf32>) : vector<1xf32>
          %111 = llvm.mlir.constant(dense<-8.780000e+01> : vector<1xf32>) : vector<1xf32>
          %112 = llvm.mlir.constant(dense<0.166666657> : vector<1xf32>) : vector<1xf32>
          %113 = llvm.mlir.constant(dense<0.0416657962> : vector<1xf32>) : vector<1xf32>
          %114 = llvm.mlir.constant(dense<0.00833345205> : vector<1xf32>) : vector<1xf32>
          %115 = llvm.mlir.constant(dense<0.00139819994> : vector<1xf32>) : vector<1xf32>
          %116 = llvm.mlir.constant(dense<1.98756912E-4> : vector<1xf32>) : vector<1xf32>
          %117 = llvm.mlir.constant(dense<2.12194442E-4> : vector<1xf32>) : vector<1xf32>
          %118 = llvm.mlir.constant(dense<-0.693359375> : vector<1xf32>) : vector<1xf32>
          %119 = llvm.mlir.constant(dense<1.44269502> : vector<1xf32>) : vector<1xf32>
          %120 = llvm.mlir.constant(dense<5.000000e-01> : vector<1xf32>) : vector<1xf32>
          %121 = llvm.mlir.constant(dense<0.693147182> : vector<1xf32>) : vector<1xf32>
          %122 = llvm.mlir.poison : vector<32xf32>
          %123 = llvm.mlir.poison : vector<128xf32>
          %124 = llvm.mlir.poison : vector<2xf16>
          %125 = llvm.mlir.constant(dense<[0, 1]> : vector<2xi32>) : vector<2xi32>
          %126 = llvm.mlir.poison : vector<64xf16>
          %127 = llvm.mlir.constant(dense<1.44269502> : vector<2xf32>) : vector<2xf32>
          %128 = llvm.mlir.constant(dense<0.000000e+00> : vector<2xf32>) : vector<2xf32>
          %129 = llvm.mlir.constant(dense<0.000000e+00> : vector<16xf32>) : vector<16xf32>
          %130 = llvm.mlir.constant(dense<1.802980e-01> : vector<64xf16>) : vector<64xf16>
          %131 = llvm.mlir.constant(dense<1.000000e+00> : vector<1xf32>) : vector<1xf32>
          %132 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %133 = llvm.mlir.constant(dense<-3.40282347E+38> : vector<1xf32>) : vector<1xf32>
          %134 = llvm.mlir.constant(16 : index) : i64
          %135 = llvm.mlir.constant(64 : index) : i64
          %136 = llvm.mlir.constant(2 : index) : i64
          %137 = llvm.mlir.constant(0 : index) : i64
          %138 = llvm.mlir.constant(200704000 : index) : i64
          %139 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %140 = llvm.extractvalue %139[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %141 = llvm.load %140 : !llvm.ptr -> i32
          %142 = llvm.getelementptr %140[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %143 = llvm.load %142 : !llvm.ptr -> i32
          %144 = llvm.getelementptr %140[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %145 = llvm.load %144 : !llvm.ptr -> i32
          %146 = llvm.getelementptr %140[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %147 = llvm.load %146 : !llvm.ptr -> i32
          %148 = llvm.getelementptr %140[4] : (!llvm.ptr) -> !llvm.ptr, i32
          %149 = llvm.load %148 : !llvm.ptr -> i32
          %150 = llvm.getelementptr %140[5] : (!llvm.ptr) -> !llvm.ptr, i32
          %151 = llvm.load %150 : !llvm.ptr -> i32
          %152 = llvm.zext %141 : i32 to i64
          %153 = llvm.zext %143 : i32 to i64
          %154 = llvm.zext %145 : i32 to i64
          %155 = llvm.zext %147 : i32 to i64
          %156 = llvm.zext %149 : i32 to i64
          %157 = llvm.zext %151 : i32 to i64
          %158 = llvm.extractvalue %139[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %159 = llvm.load %158 : !llvm.ptr -> !llvm.ptr
          %160 = llvm.mul %152, %83 : i64
          %161 = llvm.udiv %160, %84 : i64
          %162 = llvm.getelementptr %159[%161] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %82 ["align"(%162, %135 : !llvm.ptr, i64)] : i1
          %163 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %164 = llvm.extractvalue %163[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %165 = llvm.getelementptr %164[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %166 = llvm.load %165 : !llvm.ptr -> !llvm.ptr
          %167 = llvm.mul %155, %83 : i64
          %168 = llvm.udiv %167, %84 : i64
          %169 = llvm.getelementptr %166[%168] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %82 ["align"(%169, %135 : !llvm.ptr, i64)] : i1
          %170 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %171 = llvm.extractvalue %170[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %172 = llvm.load %171 : !llvm.ptr -> !llvm.ptr
          %173 = llvm.mul %138, %83 : i64
          %174 = llvm.udiv %173, %84 : i64
          %175 = llvm.mul %156, %81 : i64
          %176 = llvm.getelementptr %172[%174] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %82 ["align"(%176, %135 : !llvm.ptr, i64)] : i1
          %177 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %178 = llvm.extractvalue %177[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %179 = llvm.load %178 : !llvm.ptr -> !llvm.ptr
          %180 = llvm.mul %153, %83 : i64
          %181 = llvm.udiv %180, %84 : i64
          %182 = llvm.mul %156, %80 : i64
          %183 = llvm.mul %182, %135 : i64
          %184 = llvm.getelementptr %179[%181] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %82 ["align"(%184, %136 : !llvm.ptr, i64)] : i1
          %185 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %186 = llvm.extractvalue %185[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %187 = llvm.load %186 : !llvm.ptr -> !llvm.ptr
          %188 = llvm.mul %154, %83 : i64
          %189 = llvm.udiv %188, %84 : i64
          %190 = llvm.mul %157, %80 : i64
          %191 = llvm.getelementptr %187[%189] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %82 ["align"(%191, %136 : !llvm.ptr, i64)] : i1
          %192 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %193 = llvm.extractvalue %192[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %194 = llvm.zext %193 : i32 to i64
          %195 = llvm.mul %194, %135 : i64
          %196 = llvm.add %195, %137 : i64
          %197 = llvm.getelementptr %162[%196] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %198 = llvm.load %197 {alignment = 2 : i64} : !llvm.ptr -> vector<64xf16>
          %199 = llvm.fmul %198, %130 {fastmathFlags = #llvm.fastmath<contract>} : vector<64xf16>
          %200 = llvm.fpext %199 : vector<64xf16> to vector<64xf32>
          llvm.br ^bb1(%137 : i64)
        ^bb1(%201: i64):  // 2 preds: ^bb0, ^bb4
          %202 = llvm.icmp "slt" %201, %135 : i64
          llvm.cond_br %202, ^bb2(%137, %129, %133, %132 : i64, vector<16xf32>, vector<1xf32>, vector<1xf32>), ^bb5
        ^bb2(%203: i64, %204: vector<16xf32>, %205: vector<1xf32>, %206: vector<1xf32>):  // 2 preds: ^bb1, ^bb3
          %207 = llvm.icmp "slt" %203, %156 : i64
          llvm.cond_br %207, ^bb3, ^bb4
        ^bb3:  // pred: ^bb2
          %208 = llvm.sub %156, %203 : i64
          %209 = llvm.icmp "slt" %208, %136 : i64
          %210 = llvm.select %209, %208, %136 : i1, i64
          %211 = llvm.icmp "sgt" %210, %137 : i64
          %212 = llvm.select %211, %89, %88 : i1, vector<64xi1>
          %213 = llvm.icmp "sgt" %210, %87 : i64
          %214 = llvm.select %213, %89, %88 : i1, vector<64xi1>
          %215 = llvm.mul %194, %175 : i64
          %216 = llvm.mul %203, %135 : i64
          %217 = llvm.add %215, %216 : i64
          %218 = llvm.add %217, %137 : i64
          %219 = llvm.getelementptr %176[%218] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %220 = llvm.intr.masked.load %219, %212, %126 {alignment = 2 : i32} : (!llvm.ptr, vector<64xi1>, vector<64xf16>) -> vector<64xf16>
          %221 = llvm.add %203, %87 : i64
          %222 = llvm.mul %221, %135 : i64
          %223 = llvm.add %215, %222 : i64
          %224 = llvm.add %223, %137 : i64
          %225 = llvm.getelementptr %176[%224] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %226 = llvm.intr.masked.load %225, %214, %126 {alignment = 2 : i32} : (!llvm.ptr, vector<64xi1>, vector<64xf16>) -> vector<64xf16>
          %227 = llvm.fpext %220 : vector<64xf16> to vector<64xf32>
          %228 = llvm.fpext %226 : vector<64xf16> to vector<64xf32>
          %229 = llvm.shufflevector %227, %227 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<64xf32> 
          %230 = llvm.shufflevector %229, %123 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %231 = llvm.shufflevector %228, %228 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<64xf32> 
          %232 = llvm.shufflevector %231, %230 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf32> 
          %233 = llvm.shufflevector %232, %232 [0, 64, 1, 65, 2, 66, 3, 67, 4, 68, 5, 69, 6, 70, 7, 71, 8, 72, 9, 73, 10, 74, 11, 75, 12, 76, 13, 77, 14, 78, 15, 79, 16, 80, 17, 81, 18, 82, 19, 83, 20, 84, 21, 85, 22, 86, 23, 87, 24, 88, 25, 89, 26, 90, 27, 91, 28, 92, 29, 93, 30, 94, 31, 95, 32, 96, 33, 97, 34, 98, 35, 99, 36, 100, 37, 101, 38, 102, 39, 103, 40, 104, 41, 105, 42, 106, 43, 107, 44, 108, 45, 109, 46, 110, 47, 111, 48, 112, 49, 113, 50, 114, 51, 115, 52, 116, 53, 117, 54, 118, 55, 119, 56, 120, 57, 121, 58, 122, 59, 123, 60, 124, 61, 125, 62, 126, 63, 127] : vector<128xf32> 
          %234 = llvm.shufflevector %233, %233 [0, 1] : vector<128xf32> 
          %235 = llvm.shufflevector %233, %233 [2, 3] : vector<128xf32> 
          %236 = llvm.shufflevector %233, %233 [4, 5] : vector<128xf32> 
          %237 = llvm.shufflevector %233, %233 [6, 7] : vector<128xf32> 
          %238 = llvm.shufflevector %233, %233 [8, 9] : vector<128xf32> 
          %239 = llvm.shufflevector %233, %233 [10, 11] : vector<128xf32> 
          %240 = llvm.shufflevector %233, %233 [12, 13] : vector<128xf32> 
          %241 = llvm.shufflevector %233, %233 [14, 15] : vector<128xf32> 
          %242 = llvm.shufflevector %233, %233 [16, 17] : vector<128xf32> 
          %243 = llvm.shufflevector %233, %233 [18, 19] : vector<128xf32> 
          %244 = llvm.shufflevector %233, %233 [20, 21] : vector<128xf32> 
          %245 = llvm.shufflevector %233, %233 [22, 23] : vector<128xf32> 
          %246 = llvm.shufflevector %233, %233 [24, 25] : vector<128xf32> 
          %247 = llvm.shufflevector %233, %233 [26, 27] : vector<128xf32> 
          %248 = llvm.shufflevector %233, %233 [28, 29] : vector<128xf32> 
          %249 = llvm.shufflevector %233, %233 [30, 31] : vector<128xf32> 
          %250 = llvm.shufflevector %233, %233 [32, 33] : vector<128xf32> 
          %251 = llvm.shufflevector %233, %233 [34, 35] : vector<128xf32> 
          %252 = llvm.shufflevector %233, %233 [36, 37] : vector<128xf32> 
          %253 = llvm.shufflevector %233, %233 [38, 39] : vector<128xf32> 
          %254 = llvm.shufflevector %233, %233 [40, 41] : vector<128xf32> 
          %255 = llvm.shufflevector %233, %233 [42, 43] : vector<128xf32> 
          %256 = llvm.shufflevector %233, %233 [44, 45] : vector<128xf32> 
          %257 = llvm.shufflevector %233, %233 [46, 47] : vector<128xf32> 
          %258 = llvm.shufflevector %233, %233 [48, 49] : vector<128xf32> 
          %259 = llvm.shufflevector %233, %233 [50, 51] : vector<128xf32> 
          %260 = llvm.shufflevector %233, %233 [52, 53] : vector<128xf32> 
          %261 = llvm.shufflevector %233, %233 [54, 55] : vector<128xf32> 
          %262 = llvm.shufflevector %233, %233 [56, 57] : vector<128xf32> 
          %263 = llvm.shufflevector %233, %233 [58, 59] : vector<128xf32> 
          %264 = llvm.shufflevector %233, %233 [60, 61] : vector<128xf32> 
          %265 = llvm.shufflevector %233, %233 [62, 63] : vector<128xf32> 
          %266 = llvm.shufflevector %233, %233 [64, 65] : vector<128xf32> 
          %267 = llvm.shufflevector %233, %233 [66, 67] : vector<128xf32> 
          %268 = llvm.shufflevector %233, %233 [68, 69] : vector<128xf32> 
          %269 = llvm.shufflevector %233, %233 [70, 71] : vector<128xf32> 
          %270 = llvm.shufflevector %233, %233 [72, 73] : vector<128xf32> 
          %271 = llvm.shufflevector %233, %233 [74, 75] : vector<128xf32> 
          %272 = llvm.shufflevector %233, %233 [76, 77] : vector<128xf32> 
          %273 = llvm.shufflevector %233, %233 [78, 79] : vector<128xf32> 
          %274 = llvm.shufflevector %233, %233 [80, 81] : vector<128xf32> 
          %275 = llvm.shufflevector %233, %233 [82, 83] : vector<128xf32> 
          %276 = llvm.shufflevector %233, %233 [84, 85] : vector<128xf32> 
          %277 = llvm.shufflevector %233, %233 [86, 87] : vector<128xf32> 
          %278 = llvm.shufflevector %233, %233 [88, 89] : vector<128xf32> 
          %279 = llvm.shufflevector %233, %233 [90, 91] : vector<128xf32> 
          %280 = llvm.shufflevector %233, %233 [92, 93] : vector<128xf32> 
          %281 = llvm.shufflevector %233, %233 [94, 95] : vector<128xf32> 
          %282 = llvm.shufflevector %233, %233 [96, 97] : vector<128xf32> 
          %283 = llvm.shufflevector %233, %233 [98, 99] : vector<128xf32> 
          %284 = llvm.shufflevector %233, %233 [100, 101] : vector<128xf32> 
          %285 = llvm.shufflevector %233, %233 [102, 103] : vector<128xf32> 
          %286 = llvm.shufflevector %233, %233 [104, 105] : vector<128xf32> 
          %287 = llvm.shufflevector %233, %233 [106, 107] : vector<128xf32> 
          %288 = llvm.shufflevector %233, %233 [108, 109] : vector<128xf32> 
          %289 = llvm.shufflevector %233, %233 [110, 111] : vector<128xf32> 
          %290 = llvm.shufflevector %233, %233 [112, 113] : vector<128xf32> 
          %291 = llvm.shufflevector %233, %233 [114, 115] : vector<128xf32> 
          %292 = llvm.shufflevector %233, %233 [116, 117] : vector<128xf32> 
          %293 = llvm.shufflevector %233, %233 [118, 119] : vector<128xf32> 
          %294 = llvm.shufflevector %233, %233 [120, 121] : vector<128xf32> 
          %295 = llvm.shufflevector %233, %233 [122, 123] : vector<128xf32> 
          %296 = llvm.shufflevector %233, %233 [124, 125] : vector<128xf32> 
          %297 = llvm.shufflevector %233, %233 [126, 127] : vector<128xf32> 
          %298 = llvm.extractelement %200[%79 : i64] : vector<64xf32>
          %299 = llvm.trunc %210 : i64 to i32
          %300 = llvm.insertelement %299, %78[%77 : i32] : vector<2xi32>
          %301 = llvm.shufflevector %300, %78 [0, 0] : vector<2xi32> 
          %302 = llvm.icmp "sgt" %301, %125 : vector<2xi32>
          %303 = llvm.insertelement %298, %76[%77 : i32] : vector<2xf32>
          %304 = llvm.shufflevector %303, %76 [0, 0] : vector<2xf32> 
          %305 = llvm.intr.fmuladd(%234, %304, %128) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %306 = llvm.select %302, %305, %128 : vector<2xi1>, vector<2xf32>
          %307 = llvm.extractelement %200[%80 : i64] : vector<64xf32>
          %308 = llvm.insertelement %307, %76[%77 : i32] : vector<2xf32>
          %309 = llvm.shufflevector %308, %76 [0, 0] : vector<2xf32> 
          %310 = llvm.intr.fmuladd(%235, %309, %306) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %311 = llvm.select %302, %310, %128 : vector<2xi1>, vector<2xf32>
          %312 = llvm.extractelement %200[%75 : i64] : vector<64xf32>
          %313 = llvm.insertelement %312, %76[%77 : i32] : vector<2xf32>
          %314 = llvm.shufflevector %313, %76 [0, 0] : vector<2xf32> 
          %315 = llvm.intr.fmuladd(%236, %314, %311) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %316 = llvm.select %302, %315, %128 : vector<2xi1>, vector<2xf32>
          %317 = llvm.extractelement %200[%74 : i64] : vector<64xf32>
          %318 = llvm.insertelement %317, %76[%77 : i32] : vector<2xf32>
          %319 = llvm.shufflevector %318, %76 [0, 0] : vector<2xf32> 
          %320 = llvm.intr.fmuladd(%237, %319, %316) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %321 = llvm.select %302, %320, %128 : vector<2xi1>, vector<2xf32>
          %322 = llvm.extractelement %200[%73 : i64] : vector<64xf32>
          %323 = llvm.insertelement %322, %76[%77 : i32] : vector<2xf32>
          %324 = llvm.shufflevector %323, %76 [0, 0] : vector<2xf32> 
          %325 = llvm.intr.fmuladd(%238, %324, %321) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %326 = llvm.select %302, %325, %128 : vector<2xi1>, vector<2xf32>
          %327 = llvm.extractelement %200[%72 : i64] : vector<64xf32>
          %328 = llvm.insertelement %327, %76[%77 : i32] : vector<2xf32>
          %329 = llvm.shufflevector %328, %76 [0, 0] : vector<2xf32> 
          %330 = llvm.intr.fmuladd(%239, %329, %326) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %331 = llvm.select %302, %330, %128 : vector<2xi1>, vector<2xf32>
          %332 = llvm.extractelement %200[%71 : i64] : vector<64xf32>
          %333 = llvm.insertelement %332, %76[%77 : i32] : vector<2xf32>
          %334 = llvm.shufflevector %333, %76 [0, 0] : vector<2xf32> 
          %335 = llvm.intr.fmuladd(%240, %334, %331) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %336 = llvm.select %302, %335, %128 : vector<2xi1>, vector<2xf32>
          %337 = llvm.extractelement %200[%70 : i64] : vector<64xf32>
          %338 = llvm.insertelement %337, %76[%77 : i32] : vector<2xf32>
          %339 = llvm.shufflevector %338, %76 [0, 0] : vector<2xf32> 
          %340 = llvm.intr.fmuladd(%241, %339, %336) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %341 = llvm.select %302, %340, %128 : vector<2xi1>, vector<2xf32>
          %342 = llvm.extractelement %200[%83 : i64] : vector<64xf32>
          %343 = llvm.insertelement %342, %76[%77 : i32] : vector<2xf32>
          %344 = llvm.shufflevector %343, %76 [0, 0] : vector<2xf32> 
          %345 = llvm.intr.fmuladd(%242, %344, %341) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %346 = llvm.select %302, %345, %128 : vector<2xi1>, vector<2xf32>
          %347 = llvm.extractelement %200[%69 : i64] : vector<64xf32>
          %348 = llvm.insertelement %347, %76[%77 : i32] : vector<2xf32>
          %349 = llvm.shufflevector %348, %76 [0, 0] : vector<2xf32> 
          %350 = llvm.intr.fmuladd(%243, %349, %346) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %351 = llvm.select %302, %350, %128 : vector<2xi1>, vector<2xf32>
          %352 = llvm.extractelement %200[%68 : i64] : vector<64xf32>
          %353 = llvm.insertelement %352, %76[%77 : i32] : vector<2xf32>
          %354 = llvm.shufflevector %353, %76 [0, 0] : vector<2xf32> 
          %355 = llvm.intr.fmuladd(%244, %354, %351) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %356 = llvm.select %302, %355, %128 : vector<2xi1>, vector<2xf32>
          %357 = llvm.extractelement %200[%67 : i64] : vector<64xf32>
          %358 = llvm.insertelement %357, %76[%77 : i32] : vector<2xf32>
          %359 = llvm.shufflevector %358, %76 [0, 0] : vector<2xf32> 
          %360 = llvm.intr.fmuladd(%245, %359, %356) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %361 = llvm.select %302, %360, %128 : vector<2xi1>, vector<2xf32>
          %362 = llvm.extractelement %200[%66 : i64] : vector<64xf32>
          %363 = llvm.insertelement %362, %76[%77 : i32] : vector<2xf32>
          %364 = llvm.shufflevector %363, %76 [0, 0] : vector<2xf32> 
          %365 = llvm.intr.fmuladd(%246, %364, %361) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %366 = llvm.select %302, %365, %128 : vector<2xi1>, vector<2xf32>
          %367 = llvm.extractelement %200[%65 : i64] : vector<64xf32>
          %368 = llvm.insertelement %367, %76[%77 : i32] : vector<2xf32>
          %369 = llvm.shufflevector %368, %76 [0, 0] : vector<2xf32> 
          %370 = llvm.intr.fmuladd(%247, %369, %366) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %371 = llvm.select %302, %370, %128 : vector<2xi1>, vector<2xf32>
          %372 = llvm.extractelement %200[%64 : i64] : vector<64xf32>
          %373 = llvm.insertelement %372, %76[%77 : i32] : vector<2xf32>
          %374 = llvm.shufflevector %373, %76 [0, 0] : vector<2xf32> 
          %375 = llvm.intr.fmuladd(%248, %374, %371) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %376 = llvm.select %302, %375, %128 : vector<2xi1>, vector<2xf32>
          %377 = llvm.extractelement %200[%63 : i64] : vector<64xf32>
          %378 = llvm.insertelement %377, %76[%77 : i32] : vector<2xf32>
          %379 = llvm.shufflevector %378, %76 [0, 0] : vector<2xf32> 
          %380 = llvm.intr.fmuladd(%249, %379, %376) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %381 = llvm.select %302, %380, %128 : vector<2xi1>, vector<2xf32>
          %382 = llvm.extractelement %200[%84 : i64] : vector<64xf32>
          %383 = llvm.insertelement %382, %76[%77 : i32] : vector<2xf32>
          %384 = llvm.shufflevector %383, %76 [0, 0] : vector<2xf32> 
          %385 = llvm.intr.fmuladd(%250, %384, %381) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %386 = llvm.select %302, %385, %128 : vector<2xi1>, vector<2xf32>
          %387 = llvm.extractelement %200[%62 : i64] : vector<64xf32>
          %388 = llvm.insertelement %387, %76[%77 : i32] : vector<2xf32>
          %389 = llvm.shufflevector %388, %76 [0, 0] : vector<2xf32> 
          %390 = llvm.intr.fmuladd(%251, %389, %386) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %391 = llvm.select %302, %390, %128 : vector<2xi1>, vector<2xf32>
          %392 = llvm.extractelement %200[%61 : i64] : vector<64xf32>
          %393 = llvm.insertelement %392, %76[%77 : i32] : vector<2xf32>
          %394 = llvm.shufflevector %393, %76 [0, 0] : vector<2xf32> 
          %395 = llvm.intr.fmuladd(%252, %394, %391) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %396 = llvm.select %302, %395, %128 : vector<2xi1>, vector<2xf32>
          %397 = llvm.extractelement %200[%60 : i64] : vector<64xf32>
          %398 = llvm.insertelement %397, %76[%77 : i32] : vector<2xf32>
          %399 = llvm.shufflevector %398, %76 [0, 0] : vector<2xf32> 
          %400 = llvm.intr.fmuladd(%253, %399, %396) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %401 = llvm.select %302, %400, %128 : vector<2xi1>, vector<2xf32>
          %402 = llvm.extractelement %200[%59 : i64] : vector<64xf32>
          %403 = llvm.insertelement %402, %76[%77 : i32] : vector<2xf32>
          %404 = llvm.shufflevector %403, %76 [0, 0] : vector<2xf32> 
          %405 = llvm.intr.fmuladd(%254, %404, %401) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %406 = llvm.select %302, %405, %128 : vector<2xi1>, vector<2xf32>
          %407 = llvm.extractelement %200[%58 : i64] : vector<64xf32>
          %408 = llvm.insertelement %407, %76[%77 : i32] : vector<2xf32>
          %409 = llvm.shufflevector %408, %76 [0, 0] : vector<2xf32> 
          %410 = llvm.intr.fmuladd(%255, %409, %406) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %411 = llvm.select %302, %410, %128 : vector<2xi1>, vector<2xf32>
          %412 = llvm.extractelement %200[%57 : i64] : vector<64xf32>
          %413 = llvm.insertelement %412, %76[%77 : i32] : vector<2xf32>
          %414 = llvm.shufflevector %413, %76 [0, 0] : vector<2xf32> 
          %415 = llvm.intr.fmuladd(%256, %414, %411) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %416 = llvm.select %302, %415, %128 : vector<2xi1>, vector<2xf32>
          %417 = llvm.extractelement %200[%56 : i64] : vector<64xf32>
          %418 = llvm.insertelement %417, %76[%77 : i32] : vector<2xf32>
          %419 = llvm.shufflevector %418, %76 [0, 0] : vector<2xf32> 
          %420 = llvm.intr.fmuladd(%257, %419, %416) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %421 = llvm.select %302, %420, %128 : vector<2xi1>, vector<2xf32>
          %422 = llvm.extractelement %200[%55 : i64] : vector<64xf32>
          %423 = llvm.insertelement %422, %76[%77 : i32] : vector<2xf32>
          %424 = llvm.shufflevector %423, %76 [0, 0] : vector<2xf32> 
          %425 = llvm.intr.fmuladd(%258, %424, %421) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %426 = llvm.select %302, %425, %128 : vector<2xi1>, vector<2xf32>
          %427 = llvm.extractelement %200[%54 : i64] : vector<64xf32>
          %428 = llvm.insertelement %427, %76[%77 : i32] : vector<2xf32>
          %429 = llvm.shufflevector %428, %76 [0, 0] : vector<2xf32> 
          %430 = llvm.intr.fmuladd(%259, %429, %426) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %431 = llvm.select %302, %430, %128 : vector<2xi1>, vector<2xf32>
          %432 = llvm.extractelement %200[%53 : i64] : vector<64xf32>
          %433 = llvm.insertelement %432, %76[%77 : i32] : vector<2xf32>
          %434 = llvm.shufflevector %433, %76 [0, 0] : vector<2xf32> 
          %435 = llvm.intr.fmuladd(%260, %434, %431) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %436 = llvm.select %302, %435, %128 : vector<2xi1>, vector<2xf32>
          %437 = llvm.extractelement %200[%52 : i64] : vector<64xf32>
          %438 = llvm.insertelement %437, %76[%77 : i32] : vector<2xf32>
          %439 = llvm.shufflevector %438, %76 [0, 0] : vector<2xf32> 
          %440 = llvm.intr.fmuladd(%261, %439, %436) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %441 = llvm.select %302, %440, %128 : vector<2xi1>, vector<2xf32>
          %442 = llvm.extractelement %200[%51 : i64] : vector<64xf32>
          %443 = llvm.insertelement %442, %76[%77 : i32] : vector<2xf32>
          %444 = llvm.shufflevector %443, %76 [0, 0] : vector<2xf32> 
          %445 = llvm.intr.fmuladd(%262, %444, %441) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %446 = llvm.select %302, %445, %128 : vector<2xi1>, vector<2xf32>
          %447 = llvm.extractelement %200[%50 : i64] : vector<64xf32>
          %448 = llvm.insertelement %447, %76[%77 : i32] : vector<2xf32>
          %449 = llvm.shufflevector %448, %76 [0, 0] : vector<2xf32> 
          %450 = llvm.intr.fmuladd(%263, %449, %446) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %451 = llvm.select %302, %450, %128 : vector<2xi1>, vector<2xf32>
          %452 = llvm.extractelement %200[%49 : i64] : vector<64xf32>
          %453 = llvm.insertelement %452, %76[%77 : i32] : vector<2xf32>
          %454 = llvm.shufflevector %453, %76 [0, 0] : vector<2xf32> 
          %455 = llvm.intr.fmuladd(%264, %454, %451) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %456 = llvm.select %302, %455, %128 : vector<2xi1>, vector<2xf32>
          %457 = llvm.extractelement %200[%48 : i64] : vector<64xf32>
          %458 = llvm.insertelement %457, %76[%77 : i32] : vector<2xf32>
          %459 = llvm.shufflevector %458, %76 [0, 0] : vector<2xf32> 
          %460 = llvm.intr.fmuladd(%265, %459, %456) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %461 = llvm.select %302, %460, %128 : vector<2xi1>, vector<2xf32>
          %462 = llvm.extractelement %200[%47 : i64] : vector<64xf32>
          %463 = llvm.insertelement %462, %76[%77 : i32] : vector<2xf32>
          %464 = llvm.shufflevector %463, %76 [0, 0] : vector<2xf32> 
          %465 = llvm.intr.fmuladd(%266, %464, %461) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %466 = llvm.select %302, %465, %128 : vector<2xi1>, vector<2xf32>
          %467 = llvm.extractelement %200[%46 : i64] : vector<64xf32>
          %468 = llvm.insertelement %467, %76[%77 : i32] : vector<2xf32>
          %469 = llvm.shufflevector %468, %76 [0, 0] : vector<2xf32> 
          %470 = llvm.intr.fmuladd(%267, %469, %466) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %471 = llvm.select %302, %470, %128 : vector<2xi1>, vector<2xf32>
          %472 = llvm.extractelement %200[%45 : i64] : vector<64xf32>
          %473 = llvm.insertelement %472, %76[%77 : i32] : vector<2xf32>
          %474 = llvm.shufflevector %473, %76 [0, 0] : vector<2xf32> 
          %475 = llvm.intr.fmuladd(%268, %474, %471) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %476 = llvm.select %302, %475, %128 : vector<2xi1>, vector<2xf32>
          %477 = llvm.extractelement %200[%44 : i64] : vector<64xf32>
          %478 = llvm.insertelement %477, %76[%77 : i32] : vector<2xf32>
          %479 = llvm.shufflevector %478, %76 [0, 0] : vector<2xf32> 
          %480 = llvm.intr.fmuladd(%269, %479, %476) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %481 = llvm.select %302, %480, %128 : vector<2xi1>, vector<2xf32>
          %482 = llvm.extractelement %200[%43 : i64] : vector<64xf32>
          %483 = llvm.insertelement %482, %76[%77 : i32] : vector<2xf32>
          %484 = llvm.shufflevector %483, %76 [0, 0] : vector<2xf32> 
          %485 = llvm.intr.fmuladd(%270, %484, %481) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %486 = llvm.select %302, %485, %128 : vector<2xi1>, vector<2xf32>
          %487 = llvm.extractelement %200[%42 : i64] : vector<64xf32>
          %488 = llvm.insertelement %487, %76[%77 : i32] : vector<2xf32>
          %489 = llvm.shufflevector %488, %76 [0, 0] : vector<2xf32> 
          %490 = llvm.intr.fmuladd(%271, %489, %486) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %491 = llvm.select %302, %490, %128 : vector<2xi1>, vector<2xf32>
          %492 = llvm.extractelement %200[%41 : i64] : vector<64xf32>
          %493 = llvm.insertelement %492, %76[%77 : i32] : vector<2xf32>
          %494 = llvm.shufflevector %493, %76 [0, 0] : vector<2xf32> 
          %495 = llvm.intr.fmuladd(%272, %494, %491) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %496 = llvm.select %302, %495, %128 : vector<2xi1>, vector<2xf32>
          %497 = llvm.extractelement %200[%40 : i64] : vector<64xf32>
          %498 = llvm.insertelement %497, %76[%77 : i32] : vector<2xf32>
          %499 = llvm.shufflevector %498, %76 [0, 0] : vector<2xf32> 
          %500 = llvm.intr.fmuladd(%273, %499, %496) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %501 = llvm.select %302, %500, %128 : vector<2xi1>, vector<2xf32>
          %502 = llvm.extractelement %200[%39 : i64] : vector<64xf32>
          %503 = llvm.insertelement %502, %76[%77 : i32] : vector<2xf32>
          %504 = llvm.shufflevector %503, %76 [0, 0] : vector<2xf32> 
          %505 = llvm.intr.fmuladd(%274, %504, %501) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %506 = llvm.select %302, %505, %128 : vector<2xi1>, vector<2xf32>
          %507 = llvm.extractelement %200[%38 : i64] : vector<64xf32>
          %508 = llvm.insertelement %507, %76[%77 : i32] : vector<2xf32>
          %509 = llvm.shufflevector %508, %76 [0, 0] : vector<2xf32> 
          %510 = llvm.intr.fmuladd(%275, %509, %506) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %511 = llvm.select %302, %510, %128 : vector<2xi1>, vector<2xf32>
          %512 = llvm.extractelement %200[%37 : i64] : vector<64xf32>
          %513 = llvm.insertelement %512, %76[%77 : i32] : vector<2xf32>
          %514 = llvm.shufflevector %513, %76 [0, 0] : vector<2xf32> 
          %515 = llvm.intr.fmuladd(%276, %514, %511) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %516 = llvm.select %302, %515, %128 : vector<2xi1>, vector<2xf32>
          %517 = llvm.extractelement %200[%36 : i64] : vector<64xf32>
          %518 = llvm.insertelement %517, %76[%77 : i32] : vector<2xf32>
          %519 = llvm.shufflevector %518, %76 [0, 0] : vector<2xf32> 
          %520 = llvm.intr.fmuladd(%277, %519, %516) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %521 = llvm.select %302, %520, %128 : vector<2xi1>, vector<2xf32>
          %522 = llvm.extractelement %200[%35 : i64] : vector<64xf32>
          %523 = llvm.insertelement %522, %76[%77 : i32] : vector<2xf32>
          %524 = llvm.shufflevector %523, %76 [0, 0] : vector<2xf32> 
          %525 = llvm.intr.fmuladd(%278, %524, %521) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %526 = llvm.select %302, %525, %128 : vector<2xi1>, vector<2xf32>
          %527 = llvm.extractelement %200[%34 : i64] : vector<64xf32>
          %528 = llvm.insertelement %527, %76[%77 : i32] : vector<2xf32>
          %529 = llvm.shufflevector %528, %76 [0, 0] : vector<2xf32> 
          %530 = llvm.intr.fmuladd(%279, %529, %526) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %531 = llvm.select %302, %530, %128 : vector<2xi1>, vector<2xf32>
          %532 = llvm.extractelement %200[%33 : i64] : vector<64xf32>
          %533 = llvm.insertelement %532, %76[%77 : i32] : vector<2xf32>
          %534 = llvm.shufflevector %533, %76 [0, 0] : vector<2xf32> 
          %535 = llvm.intr.fmuladd(%280, %534, %531) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %536 = llvm.select %302, %535, %128 : vector<2xi1>, vector<2xf32>
          %537 = llvm.extractelement %200[%32 : i64] : vector<64xf32>
          %538 = llvm.insertelement %537, %76[%77 : i32] : vector<2xf32>
          %539 = llvm.shufflevector %538, %76 [0, 0] : vector<2xf32> 
          %540 = llvm.intr.fmuladd(%281, %539, %536) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %541 = llvm.select %302, %540, %128 : vector<2xi1>, vector<2xf32>
          %542 = llvm.extractelement %200[%31 : i64] : vector<64xf32>
          %543 = llvm.insertelement %542, %76[%77 : i32] : vector<2xf32>
          %544 = llvm.shufflevector %543, %76 [0, 0] : vector<2xf32> 
          %545 = llvm.intr.fmuladd(%282, %544, %541) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %546 = llvm.select %302, %545, %128 : vector<2xi1>, vector<2xf32>
          %547 = llvm.extractelement %200[%30 : i64] : vector<64xf32>
          %548 = llvm.insertelement %547, %76[%77 : i32] : vector<2xf32>
          %549 = llvm.shufflevector %548, %76 [0, 0] : vector<2xf32> 
          %550 = llvm.intr.fmuladd(%283, %549, %546) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %551 = llvm.select %302, %550, %128 : vector<2xi1>, vector<2xf32>
          %552 = llvm.extractelement %200[%29 : i64] : vector<64xf32>
          %553 = llvm.insertelement %552, %76[%77 : i32] : vector<2xf32>
          %554 = llvm.shufflevector %553, %76 [0, 0] : vector<2xf32> 
          %555 = llvm.intr.fmuladd(%284, %554, %551) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %556 = llvm.select %302, %555, %128 : vector<2xi1>, vector<2xf32>
          %557 = llvm.extractelement %200[%28 : i64] : vector<64xf32>
          %558 = llvm.insertelement %557, %76[%77 : i32] : vector<2xf32>
          %559 = llvm.shufflevector %558, %76 [0, 0] : vector<2xf32> 
          %560 = llvm.intr.fmuladd(%285, %559, %556) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %561 = llvm.select %302, %560, %128 : vector<2xi1>, vector<2xf32>
          %562 = llvm.extractelement %200[%27 : i64] : vector<64xf32>
          %563 = llvm.insertelement %562, %76[%77 : i32] : vector<2xf32>
          %564 = llvm.shufflevector %563, %76 [0, 0] : vector<2xf32> 
          %565 = llvm.intr.fmuladd(%286, %564, %561) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %566 = llvm.select %302, %565, %128 : vector<2xi1>, vector<2xf32>
          %567 = llvm.extractelement %200[%26 : i64] : vector<64xf32>
          %568 = llvm.insertelement %567, %76[%77 : i32] : vector<2xf32>
          %569 = llvm.shufflevector %568, %76 [0, 0] : vector<2xf32> 
          %570 = llvm.intr.fmuladd(%287, %569, %566) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %571 = llvm.select %302, %570, %128 : vector<2xi1>, vector<2xf32>
          %572 = llvm.extractelement %200[%25 : i64] : vector<64xf32>
          %573 = llvm.insertelement %572, %76[%77 : i32] : vector<2xf32>
          %574 = llvm.shufflevector %573, %76 [0, 0] : vector<2xf32> 
          %575 = llvm.intr.fmuladd(%288, %574, %571) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %576 = llvm.select %302, %575, %128 : vector<2xi1>, vector<2xf32>
          %577 = llvm.extractelement %200[%24 : i64] : vector<64xf32>
          %578 = llvm.insertelement %577, %76[%77 : i32] : vector<2xf32>
          %579 = llvm.shufflevector %578, %76 [0, 0] : vector<2xf32> 
          %580 = llvm.intr.fmuladd(%289, %579, %576) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %581 = llvm.select %302, %580, %128 : vector<2xi1>, vector<2xf32>
          %582 = llvm.extractelement %200[%23 : i64] : vector<64xf32>
          %583 = llvm.insertelement %582, %76[%77 : i32] : vector<2xf32>
          %584 = llvm.shufflevector %583, %76 [0, 0] : vector<2xf32> 
          %585 = llvm.intr.fmuladd(%290, %584, %581) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %586 = llvm.select %302, %585, %128 : vector<2xi1>, vector<2xf32>
          %587 = llvm.extractelement %200[%22 : i64] : vector<64xf32>
          %588 = llvm.insertelement %587, %76[%77 : i32] : vector<2xf32>
          %589 = llvm.shufflevector %588, %76 [0, 0] : vector<2xf32> 
          %590 = llvm.intr.fmuladd(%291, %589, %586) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %591 = llvm.select %302, %590, %128 : vector<2xi1>, vector<2xf32>
          %592 = llvm.extractelement %200[%21 : i64] : vector<64xf32>
          %593 = llvm.insertelement %592, %76[%77 : i32] : vector<2xf32>
          %594 = llvm.shufflevector %593, %76 [0, 0] : vector<2xf32> 
          %595 = llvm.intr.fmuladd(%292, %594, %591) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %596 = llvm.select %302, %595, %128 : vector<2xi1>, vector<2xf32>
          %597 = llvm.extractelement %200[%20 : i64] : vector<64xf32>
          %598 = llvm.insertelement %597, %76[%77 : i32] : vector<2xf32>
          %599 = llvm.shufflevector %598, %76 [0, 0] : vector<2xf32> 
          %600 = llvm.intr.fmuladd(%293, %599, %596) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %601 = llvm.select %302, %600, %128 : vector<2xi1>, vector<2xf32>
          %602 = llvm.extractelement %200[%19 : i64] : vector<64xf32>
          %603 = llvm.insertelement %602, %76[%77 : i32] : vector<2xf32>
          %604 = llvm.shufflevector %603, %76 [0, 0] : vector<2xf32> 
          %605 = llvm.intr.fmuladd(%294, %604, %601) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %606 = llvm.select %302, %605, %128 : vector<2xi1>, vector<2xf32>
          %607 = llvm.extractelement %200[%18 : i64] : vector<64xf32>
          %608 = llvm.insertelement %607, %76[%77 : i32] : vector<2xf32>
          %609 = llvm.shufflevector %608, %76 [0, 0] : vector<2xf32> 
          %610 = llvm.intr.fmuladd(%295, %609, %606) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %611 = llvm.select %302, %610, %128 : vector<2xi1>, vector<2xf32>
          %612 = llvm.extractelement %200[%17 : i64] : vector<64xf32>
          %613 = llvm.insertelement %612, %76[%77 : i32] : vector<2xf32>
          %614 = llvm.shufflevector %613, %76 [0, 0] : vector<2xf32> 
          %615 = llvm.intr.fmuladd(%296, %614, %611) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %616 = llvm.select %302, %615, %128 : vector<2xi1>, vector<2xf32>
          %617 = llvm.extractelement %200[%16 : i64] : vector<64xf32>
          %618 = llvm.insertelement %617, %76[%77 : i32] : vector<2xf32>
          %619 = llvm.shufflevector %618, %76 [0, 0] : vector<2xf32> 
          %620 = llvm.intr.fmuladd(%297, %619, %616) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %621 = llvm.select %302, %620, %128 : vector<2xi1>, vector<2xf32>
          %622 = llvm.mul %194, %190 : i64
          %623 = llvm.add %622, %203 : i64
          %624 = llvm.getelementptr %191[%623] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %625 = llvm.intr.masked.load %624, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %626 = llvm.fpext %625 : vector<2xf16> to vector<2xf32>
          %627 = llvm.fmul %626, %127 {fastmathFlags = #llvm.fastmath<contract>} : vector<2xf32>
          %628 = llvm.fadd %621, %627 {fastmathFlags = #llvm.fastmath<contract>} : vector<2xf32>
          %629 = llvm.extractelement %205[%79 : i64] : vector<1xf32>
          %630 = llvm.select %302, %628, %15 : vector<2xi1>, vector<2xf32>
          %631 = llvm.intr.vector.reduce.fmaximum(%630) : (vector<2xf32>) -> f32
          %632 = llvm.intr.maximum(%631, %629) : (f32, f32) -> f32
          %633 = llvm.insertelement %632, %132[%79 : i64] : vector<1xf32>
          %634 = llvm.fsub %205, %633 {fastmathFlags = #llvm.fastmath<contract>} : vector<1xf32>
          %635 = llvm.fmul %634, %121 {fastmathFlags = #llvm.fastmath<contract>} : vector<1xf32>
          %636 = llvm.fcmp "uge" %635, %111 : vector<1xf32>
          %637 = llvm.select %636, %635, %111 : vector<1xi1>, vector<1xf32>
          %638 = llvm.fcmp "ule" %637, %110 : vector<1xf32>
          %639 = llvm.select %638, %637, %110 : vector<1xi1>, vector<1xf32>
          %640 = llvm.intr.fma(%639, %119, %120) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %641 = llvm.intr.floor(%640) : (vector<1xf32>) -> vector<1xf32>
          %642 = llvm.fcmp "uge" %641, %109 : vector<1xf32>
          %643 = llvm.select %642, %641, %109 : vector<1xi1>, vector<1xf32>
          %644 = llvm.fcmp "ule" %643, %108 : vector<1xf32>
          %645 = llvm.select %644, %643, %108 : vector<1xi1>, vector<1xf32>
          %646 = llvm.intr.fma(%118, %645, %639) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %647 = llvm.intr.fma(%117, %645, %646) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %648 = llvm.intr.fma(%647, %116, %115) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %649 = llvm.intr.fma(%648, %647, %114) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %650 = llvm.intr.fma(%649, %647, %113) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %651 = llvm.intr.fma(%650, %647, %112) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %652 = llvm.intr.fma(%651, %647, %120) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %653 = llvm.fmul %647, %647 {fastmathFlags = #llvm.fastmath<contract>} : vector<1xf32>
          %654 = llvm.intr.fma(%652, %653, %647) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %655 = llvm.fadd %654, %131 {fastmathFlags = #llvm.fastmath<contract>} : vector<1xf32>
          %656 = llvm.fptosi %645 : vector<1xf32> to vector<1xi32>
          %657 = llvm.add %656, %106 : vector<1xi32>
          %658 = llvm.shl %657, %107 : vector<1xi32>
          %659 = llvm.bitcast %658 : vector<1xi32> to vector<1xf32>
          %660 = llvm.fmul %655, %659 {fastmathFlags = #llvm.fastmath<contract>} : vector<1xf32>
          %661 = llvm.extractelement %660[%79 : i64] : vector<1xf32>
          %662 = llvm.extractelement %206[%79 : i64] : vector<1xf32>
          %663 = llvm.fmul %661, %662 {fastmathFlags = #llvm.fastmath<contract>} : f32
          %664 = llvm.insertelement %632, %76[%77 : i32] : vector<2xf32>
          %665 = llvm.shufflevector %664, %76 [0, 0] : vector<2xf32> 
          %666 = llvm.fsub %628, %665 {fastmathFlags = #llvm.fastmath<contract>} : vector<2xf32>
          %667 = llvm.fmul %666, %105 {fastmathFlags = #llvm.fastmath<contract>} : vector<2xf32>
          %668 = llvm.fcmp "uge" %667, %95 : vector<2xf32>
          %669 = llvm.select %668, %667, %95 : vector<2xi1>, vector<2xf32>
          %670 = llvm.fcmp "ule" %669, %94 : vector<2xf32>
          %671 = llvm.select %670, %669, %94 : vector<2xi1>, vector<2xf32>
          %672 = llvm.intr.fma(%671, %127, %104) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %673 = llvm.intr.floor(%672) : (vector<2xf32>) -> vector<2xf32>
          %674 = llvm.fcmp "uge" %673, %93 : vector<2xf32>
          %675 = llvm.select %674, %673, %93 : vector<2xi1>, vector<2xf32>
          %676 = llvm.fcmp "ule" %675, %92 : vector<2xf32>
          %677 = llvm.select %676, %675, %92 : vector<2xi1>, vector<2xf32>
          %678 = llvm.intr.fma(%102, %677, %671) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %679 = llvm.intr.fma(%101, %677, %678) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %680 = llvm.intr.fma(%679, %100, %99) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %681 = llvm.intr.fma(%680, %679, %98) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %682 = llvm.intr.fma(%681, %679, %97) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %683 = llvm.intr.fma(%682, %679, %96) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %684 = llvm.intr.fma(%683, %679, %104) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %685 = llvm.fmul %679, %679 {fastmathFlags = #llvm.fastmath<contract>} : vector<2xf32>
          %686 = llvm.intr.fma(%684, %685, %679) : (vector<2xf32>, vector<2xf32>, vector<2xf32>) -> vector<2xf32>
          %687 = llvm.fadd %686, %103 {fastmathFlags = #llvm.fastmath<contract>} : vector<2xf32>
          %688 = llvm.fptosi %677 : vector<2xf32> to vector<2xi32>
          %689 = llvm.add %688, %90 : vector<2xi32>
          %690 = llvm.shl %689, %91 : vector<2xi32>
          %691 = llvm.bitcast %690 : vector<2xi32> to vector<2xf32>
          %692 = llvm.fmul %687, %691 {fastmathFlags = #llvm.fastmath<contract>} : vector<2xf32>
          %693 = "llvm.intr.vp.reduce.fadd"(%663, %692, %302, %14) : (f32, vector<2xf32>, vector<2xi1>, i32) -> f32
          %694 = llvm.insertelement %693, %132[%79 : i64] : vector<1xf32>
          %695 = llvm.fptrunc %692 : vector<2xf32> to vector<2xf16>
          %696 = llvm.insertelement %661, %13[%77 : i32] : vector<16xf32>
          %697 = llvm.shufflevector %696, %13 [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<16xf32> 
          %698 = llvm.fmul %697, %204 {fastmathFlags = #llvm.fastmath<contract>} : vector<16xf32>
          %699 = llvm.mul %194, %183 : i64
          %700 = llvm.mul %201, %182 : i64
          %701 = llvm.add %699, %700 : i64
          %702 = llvm.add %701, %203 : i64
          %703 = llvm.getelementptr %184[%702] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %704 = llvm.intr.masked.load %703, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %705 = llvm.add %201, %87 : i64
          %706 = llvm.mul %705, %182 : i64
          %707 = llvm.add %699, %706 : i64
          %708 = llvm.add %707, %203 : i64
          %709 = llvm.getelementptr %184[%708] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %710 = llvm.intr.masked.load %709, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %711 = llvm.add %201, %136 : i64
          %712 = llvm.mul %711, %182 : i64
          %713 = llvm.add %699, %712 : i64
          %714 = llvm.add %713, %203 : i64
          %715 = llvm.getelementptr %184[%714] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %716 = llvm.intr.masked.load %715, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %717 = llvm.add %201, %12 : i64
          %718 = llvm.mul %717, %182 : i64
          %719 = llvm.add %699, %718 : i64
          %720 = llvm.add %719, %203 : i64
          %721 = llvm.getelementptr %184[%720] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %722 = llvm.intr.masked.load %721, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %723 = llvm.add %201, %11 : i64
          %724 = llvm.mul %723, %182 : i64
          %725 = llvm.add %699, %724 : i64
          %726 = llvm.add %725, %203 : i64
          %727 = llvm.getelementptr %184[%726] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %728 = llvm.intr.masked.load %727, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %729 = llvm.add %201, %10 : i64
          %730 = llvm.mul %729, %182 : i64
          %731 = llvm.add %699, %730 : i64
          %732 = llvm.add %731, %203 : i64
          %733 = llvm.getelementptr %184[%732] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %734 = llvm.intr.masked.load %733, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %735 = llvm.add %201, %9 : i64
          %736 = llvm.mul %735, %182 : i64
          %737 = llvm.add %699, %736 : i64
          %738 = llvm.add %737, %203 : i64
          %739 = llvm.getelementptr %184[%738] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %740 = llvm.intr.masked.load %739, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %741 = llvm.add %201, %8 : i64
          %742 = llvm.mul %741, %182 : i64
          %743 = llvm.add %699, %742 : i64
          %744 = llvm.add %743, %203 : i64
          %745 = llvm.getelementptr %184[%744] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %746 = llvm.intr.masked.load %745, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %747 = llvm.add %201, %7 : i64
          %748 = llvm.mul %747, %182 : i64
          %749 = llvm.add %699, %748 : i64
          %750 = llvm.add %749, %203 : i64
          %751 = llvm.getelementptr %184[%750] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %752 = llvm.intr.masked.load %751, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %753 = llvm.add %201, %6 : i64
          %754 = llvm.mul %753, %182 : i64
          %755 = llvm.add %699, %754 : i64
          %756 = llvm.add %755, %203 : i64
          %757 = llvm.getelementptr %184[%756] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %758 = llvm.intr.masked.load %757, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %759 = llvm.add %201, %5 : i64
          %760 = llvm.mul %759, %182 : i64
          %761 = llvm.add %699, %760 : i64
          %762 = llvm.add %761, %203 : i64
          %763 = llvm.getelementptr %184[%762] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %764 = llvm.intr.masked.load %763, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %765 = llvm.add %201, %4 : i64
          %766 = llvm.mul %765, %182 : i64
          %767 = llvm.add %699, %766 : i64
          %768 = llvm.add %767, %203 : i64
          %769 = llvm.getelementptr %184[%768] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %770 = llvm.intr.masked.load %769, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %771 = llvm.add %201, %3 : i64
          %772 = llvm.mul %771, %182 : i64
          %773 = llvm.add %699, %772 : i64
          %774 = llvm.add %773, %203 : i64
          %775 = llvm.getelementptr %184[%774] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %776 = llvm.intr.masked.load %775, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %777 = llvm.add %201, %2 : i64
          %778 = llvm.mul %777, %182 : i64
          %779 = llvm.add %699, %778 : i64
          %780 = llvm.add %779, %203 : i64
          %781 = llvm.getelementptr %184[%780] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %782 = llvm.intr.masked.load %781, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %783 = llvm.add %201, %1 : i64
          %784 = llvm.mul %783, %182 : i64
          %785 = llvm.add %699, %784 : i64
          %786 = llvm.add %785, %203 : i64
          %787 = llvm.getelementptr %184[%786] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %788 = llvm.intr.masked.load %787, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %789 = llvm.add %201, %0 : i64
          %790 = llvm.mul %789, %182 : i64
          %791 = llvm.add %699, %790 : i64
          %792 = llvm.add %791, %203 : i64
          %793 = llvm.getelementptr %184[%792] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %794 = llvm.intr.masked.load %793, %302, %124 {alignment = 2 : i32} : (!llvm.ptr, vector<2xi1>, vector<2xf16>) -> vector<2xf16>
          %795 = llvm.fpext %695 : vector<2xf16> to vector<2xf32>
          %796 = llvm.fpext %704 : vector<2xf16> to vector<2xf32>
          %797 = llvm.fpext %710 : vector<2xf16> to vector<2xf32>
          %798 = llvm.fpext %716 : vector<2xf16> to vector<2xf32>
          %799 = llvm.fpext %722 : vector<2xf16> to vector<2xf32>
          %800 = llvm.fpext %728 : vector<2xf16> to vector<2xf32>
          %801 = llvm.fpext %734 : vector<2xf16> to vector<2xf32>
          %802 = llvm.fpext %740 : vector<2xf16> to vector<2xf32>
          %803 = llvm.fpext %746 : vector<2xf16> to vector<2xf32>
          %804 = llvm.fpext %752 : vector<2xf16> to vector<2xf32>
          %805 = llvm.fpext %758 : vector<2xf16> to vector<2xf32>
          %806 = llvm.fpext %764 : vector<2xf16> to vector<2xf32>
          %807 = llvm.fpext %770 : vector<2xf16> to vector<2xf32>
          %808 = llvm.fpext %776 : vector<2xf16> to vector<2xf32>
          %809 = llvm.fpext %782 : vector<2xf16> to vector<2xf32>
          %810 = llvm.fpext %788 : vector<2xf16> to vector<2xf32>
          %811 = llvm.fpext %794 : vector<2xf16> to vector<2xf32>
          %812 = llvm.shufflevector %796, %796 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %813 = llvm.shufflevector %812, %122 [0, 1, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<32xf32> 
          %814 = llvm.shufflevector %797, %797 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %815 = llvm.shufflevector %814, %813 [32, 33, 0, 1, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<32xf32> 
          %816 = llvm.shufflevector %798, %798 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %817 = llvm.shufflevector %816, %815 [32, 33, 34, 35, 0, 1, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<32xf32> 
          %818 = llvm.shufflevector %799, %799 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %819 = llvm.shufflevector %818, %817 [32, 33, 34, 35, 36, 37, 0, 1, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<32xf32> 
          %820 = llvm.shufflevector %800, %800 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %821 = llvm.shufflevector %820, %819 [32, 33, 34, 35, 36, 37, 38, 39, 0, 1, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<32xf32> 
          %822 = llvm.shufflevector %801, %801 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %823 = llvm.shufflevector %822, %821 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 0, 1, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<32xf32> 
          %824 = llvm.shufflevector %802, %802 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %825 = llvm.shufflevector %824, %823 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 0, 1, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<32xf32> 
          %826 = llvm.shufflevector %803, %803 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %827 = llvm.shufflevector %826, %825 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 0, 1, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<32xf32> 
          %828 = llvm.shufflevector %804, %804 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %829 = llvm.shufflevector %828, %827 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 0, 1, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<32xf32> 
          %830 = llvm.shufflevector %805, %805 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %831 = llvm.shufflevector %830, %829 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 0, 1, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<32xf32> 
          %832 = llvm.shufflevector %806, %806 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %833 = llvm.shufflevector %832, %831 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 0, 1, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<32xf32> 
          %834 = llvm.shufflevector %807, %807 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %835 = llvm.shufflevector %834, %833 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 0, 1, 56, 57, 58, 59, 60, 61, 62, 63] : vector<32xf32> 
          %836 = llvm.shufflevector %808, %808 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %837 = llvm.shufflevector %836, %835 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 0, 1, 58, 59, 60, 61, 62, 63] : vector<32xf32> 
          %838 = llvm.shufflevector %809, %809 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %839 = llvm.shufflevector %838, %837 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 0, 1, 60, 61, 62, 63] : vector<32xf32> 
          %840 = llvm.shufflevector %810, %810 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %841 = llvm.shufflevector %840, %839 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 0, 1, 62, 63] : vector<32xf32> 
          %842 = llvm.shufflevector %811, %811 [0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<2xf32> 
          %843 = llvm.shufflevector %842, %841 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 0, 1] : vector<32xf32> 
          %844 = llvm.shufflevector %843, %843 [0, 2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24, 26, 28, 30, 1, 3, 5, 7, 9, 11, 13, 15, 17, 19, 21, 23, 25, 27, 29, 31] : vector<32xf32> 
          %845 = llvm.shufflevector %844, %844 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15] : vector<32xf32> 
          %846 = llvm.shufflevector %844, %844 [16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<32xf32> 
          %847 = llvm.select %211, %86, %85 : i1, vector<16xi1>
          %848 = llvm.select %213, %86, %85 : i1, vector<16xi1>
          %849 = llvm.extractelement %795[%79 : i64] : vector<2xf32>
          %850 = llvm.insertelement %849, %13[%77 : i32] : vector<16xf32>
          %851 = llvm.shufflevector %850, %13 [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<16xf32> 
          %852 = llvm.intr.fmuladd(%845, %851, %698) : (vector<16xf32>, vector<16xf32>, vector<16xf32>) -> vector<16xf32>
          %853 = llvm.select %847, %852, %698 : vector<16xi1>, vector<16xf32>
          %854 = llvm.extractelement %795[%80 : i64] : vector<2xf32>
          %855 = llvm.insertelement %854, %13[%77 : i32] : vector<16xf32>
          %856 = llvm.shufflevector %855, %13 [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<16xf32> 
          %857 = llvm.intr.fmuladd(%846, %856, %853) : (vector<16xf32>, vector<16xf32>, vector<16xf32>) -> vector<16xf32>
          %858 = llvm.select %848, %857, %853 : vector<16xi1>, vector<16xf32>
          %859 = llvm.add %203, %136 : i64
          llvm.br ^bb2(%859, %858, %633, %694 : i64, vector<16xf32>, vector<1xf32>, vector<1xf32>)
        ^bb4:  // pred: ^bb2
          %860 = llvm.fdiv %131, %206 : vector<1xf32>
          %861 = llvm.extractelement %860[%79 : i64] : vector<1xf32>
          %862 = llvm.insertelement %861, %13[%77 : i32] : vector<16xf32>
          %863 = llvm.shufflevector %862, %13 [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<16xf32> 
          %864 = llvm.fmul %863, %204 {fastmathFlags = #llvm.fastmath<contract>} : vector<16xf32>
          %865 = llvm.fptrunc %864 : vector<16xf32> to vector<16xf16>
          %866 = llvm.add %195, %201 : i64
          %867 = llvm.getelementptr %169[%866] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %865, %867 {alignment = 2 : i64} : vector<16xf16>, !llvm.ptr
          %868 = llvm.add %201, %134 : i64
          llvm.br ^bb1(%868 : i64)
        ^bb5:  // pred: ^bb1
          llvm.return %77 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_41 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c64, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(0 : i64) : i64
          %2 = llvm.mlir.constant(true) : i1
          %3 = llvm.mlir.constant(2048 : index) : i64
          %4 = llvm.mlir.constant(8 : i64) : i64
          %5 = llvm.mlir.constant(16 : i64) : i64
          %6 = llvm.mlir.constant(3 : index) : i64
          %7 = llvm.mlir.constant(2 : index) : i64
          %8 = llvm.mlir.poison : vector<128xf32>
          %9 = llvm.mlir.poison : vector<128xf16>
          %10 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %11 = llvm.mlir.constant(1 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(4 : index) : i64
          %14 = llvm.mlir.constant(64 : index) : i64
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %17 = llvm.extractvalue %16[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %18 = llvm.load %17 : !llvm.ptr -> i32
          %19 = llvm.getelementptr %17[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.getelementptr %17[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %17[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.zext %18 : i32 to i64
          %26 = llvm.zext %20 : i32 to i64
          %27 = llvm.zext %22 : i32 to i64
          %28 = llvm.zext %24 : i32 to i64
          %29 = llvm.extractvalue %16[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          %31 = llvm.mul %25, %4 : i64
          %32 = llvm.udiv %31, %5 : i64
          %33 = llvm.getelementptr %30[%32] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %2 ["align"(%33, %14 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.load %35 : !llvm.ptr -> !llvm.ptr
          %37 = llvm.mul %26, %4 : i64
          %38 = llvm.udiv %37, %4 : i64
          %39 = llvm.getelementptr %36[%38] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          llvm.intr.assume %2 ["align"(%39, %14 : !llvm.ptr, i64)] : i1
          %40 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %41 = llvm.extractvalue %40[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %42 = llvm.load %41 : !llvm.ptr -> !llvm.ptr
          %43 = llvm.mul %27, %4 : i64
          %44 = llvm.udiv %43, %5 : i64
          %45 = llvm.getelementptr %42[%44] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %2 ["align"(%45, %14 : !llvm.ptr, i64)] : i1
          %46 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %47 = llvm.extractvalue %46[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %48 = llvm.load %47 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %2 ["align"(%48, %14 : !llvm.ptr, i64)] : i1
          %49 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %50 = llvm.extractvalue %49[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %51 = llvm.getelementptr %50[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %52 = llvm.load %51 : !llvm.ptr -> !llvm.ptr
          %53 = llvm.mul %28, %4 : i64
          %54 = llvm.udiv %53, %5 : i64
          %55 = llvm.getelementptr %52[%54] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %2 ["align"(%55, %14 : !llvm.ptr, i64)] : i1
          %56 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %57 = llvm.extractvalue %56[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %58 = llvm.zext %57 : i32 to i64
          %59 = llvm.mul %58, %12 overflow<nsw> : i64
          llvm.br ^bb1(%15 : i64)
        ^bb1(%60: i64):  // 2 preds: ^bb0, ^bb7
          %61 = llvm.icmp "slt" %60, %13 : i64
          llvm.cond_br %61, ^bb2(%15 : i64), ^bb8
        ^bb2(%62: i64):  // 2 preds: ^bb1, ^bb6
          %63 = llvm.icmp "slt" %62, %12 : i64
          llvm.cond_br %63, ^bb3, ^bb7
        ^bb3:  // pred: ^bb2
          %64 = llvm.add %62, %59 : i64
          llvm.br ^bb4(%15, %10 : i64, vector<1xf32>)
        ^bb4(%65: i64, %66: vector<1xf32>):  // 2 preds: ^bb3, ^bb5
          %67 = llvm.icmp "slt" %65, %14 : i64
          llvm.cond_br %67, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %68 = llvm.mul %60, %3 : i64
          %69 = llvm.mul %65, %12 : i64
          %70 = llvm.add %68, %69 : i64
          %71 = llvm.add %70, %15 : i64
          %72 = llvm.getelementptr %45[%71] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %73 = llvm.load %72 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %74 = llvm.add %65, %11 : i64
          %75 = llvm.mul %74, %12 : i64
          %76 = llvm.add %68, %75 : i64
          %77 = llvm.add %76, %15 : i64
          %78 = llvm.getelementptr %45[%77] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %79 = llvm.load %78 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %80 = llvm.add %65, %7 : i64
          %81 = llvm.mul %80, %12 : i64
          %82 = llvm.add %68, %81 : i64
          %83 = llvm.add %82, %15 : i64
          %84 = llvm.getelementptr %45[%83] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %85 = llvm.load %84 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %86 = llvm.add %65, %6 : i64
          %87 = llvm.mul %86, %12 : i64
          %88 = llvm.add %68, %87 : i64
          %89 = llvm.add %88, %15 : i64
          %90 = llvm.getelementptr %45[%89] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %91 = llvm.load %90 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %92 = llvm.mul %64, %14 : i64
          %93 = llvm.add %92, %65 : i64
          %94 = llvm.getelementptr %33[%93] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %95 = llvm.load %94 {alignment = 2 : i64} : !llvm.ptr -> vector<4xf16>
          %96 = llvm.shufflevector %95, %95 [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<4xf16> 
          %97 = llvm.shufflevector %96, %9 [0, 1, 2, 3, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %98 = llvm.shufflevector %96, %97 [128, 129, 130, 131, 0, 1, 2, 3, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %99 = llvm.shufflevector %96, %98 [128, 129, 130, 131, 132, 133, 134, 135, 0, 1, 2, 3, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %100 = llvm.shufflevector %96, %99 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 0, 1, 2, 3, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %101 = llvm.shufflevector %96, %100 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 0, 1, 2, 3, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %102 = llvm.shufflevector %96, %101 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 0, 1, 2, 3, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %103 = llvm.shufflevector %96, %102 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 0, 1, 2, 3, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %104 = llvm.shufflevector %96, %103 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 0, 1, 2, 3, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %105 = llvm.shufflevector %96, %104 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %106 = llvm.shufflevector %96, %105 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 0, 1, 2, 3, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %107 = llvm.shufflevector %96, %106 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 0, 1, 2, 3, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %108 = llvm.shufflevector %96, %107 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 0, 1, 2, 3, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %109 = llvm.shufflevector %96, %108 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 0, 1, 2, 3, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %110 = llvm.shufflevector %96, %109 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 0, 1, 2, 3, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %111 = llvm.shufflevector %96, %110 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 0, 1, 2, 3, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %112 = llvm.shufflevector %96, %111 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 0, 1, 2, 3, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %113 = llvm.shufflevector %96, %112 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %114 = llvm.shufflevector %96, %113 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 0, 1, 2, 3, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %115 = llvm.shufflevector %96, %114 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 0, 1, 2, 3, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %116 = llvm.shufflevector %96, %115 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 0, 1, 2, 3, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %117 = llvm.shufflevector %96, %116 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 0, 1, 2, 3, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %118 = llvm.shufflevector %96, %117 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 0, 1, 2, 3, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %119 = llvm.shufflevector %96, %118 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 0, 1, 2, 3, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %120 = llvm.shufflevector %96, %119 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 0, 1, 2, 3, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %121 = llvm.shufflevector %96, %120 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %122 = llvm.shufflevector %96, %121 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 0, 1, 2, 3, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %123 = llvm.shufflevector %96, %122 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 0, 1, 2, 3, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %124 = llvm.shufflevector %96, %123 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 0, 1, 2, 3, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %125 = llvm.shufflevector %96, %124 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 0, 1, 2, 3, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %126 = llvm.shufflevector %96, %125 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 0, 1, 2, 3, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %127 = llvm.shufflevector %96, %126 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 0, 1, 2, 3, 252, 253, 254, 255] : vector<128xf16> 
          %128 = llvm.shufflevector %96, %127 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 0, 1, 2, 3] : vector<128xf16> 
          %129 = llvm.shufflevector %128, %128 [0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64, 68, 72, 76, 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, 124, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, 122, 126, 3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63, 67, 71, 75, 79, 83, 87, 91, 95, 99, 103, 107, 111, 115, 119, 123, 127] : vector<128xf16> 
          %130 = llvm.shufflevector %129, %129 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf16> 
          %131 = llvm.shufflevector %129, %129 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf16> 
          %132 = llvm.shufflevector %129, %129 [64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] : vector<128xf16> 
          %133 = llvm.shufflevector %129, %129 [96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127] : vector<128xf16> 
          %134 = llvm.mul %64, %3 : i64
          %135 = llvm.add %134, %69 : i64
          %136 = llvm.add %135, %15 : i64
          %137 = llvm.getelementptr %39[%136] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %138 = llvm.load %137 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %139 = llvm.add %134, %75 : i64
          %140 = llvm.add %139, %15 : i64
          %141 = llvm.getelementptr %39[%140] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %142 = llvm.load %141 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %143 = llvm.add %134, %81 : i64
          %144 = llvm.add %143, %15 : i64
          %145 = llvm.getelementptr %39[%144] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %146 = llvm.load %145 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %147 = llvm.add %134, %87 : i64
          %148 = llvm.add %147, %15 : i64
          %149 = llvm.getelementptr %39[%148] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %150 = llvm.load %149 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %151 = llvm.sext %138 : vector<32xi8> to vector<32xi32>
          %152 = llvm.sext %142 : vector<32xi8> to vector<32xi32>
          %153 = llvm.sext %146 : vector<32xi8> to vector<32xi32>
          %154 = llvm.sext %150 : vector<32xi8> to vector<32xi32>
          %155 = llvm.sitofp %151 : vector<32xi32> to vector<32xf16>
          %156 = llvm.sitofp %152 : vector<32xi32> to vector<32xf16>
          %157 = llvm.sitofp %153 : vector<32xi32> to vector<32xf16>
          %158 = llvm.sitofp %154 : vector<32xi32> to vector<32xf16>
          %159 = llvm.fmul %155, %130 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %160 = llvm.fmul %156, %131 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %161 = llvm.fmul %157, %132 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %162 = llvm.fmul %158, %133 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %163 = llvm.fmul %73, %159 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %164 = llvm.fmul %79, %160 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %165 = llvm.fmul %85, %161 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %166 = llvm.fmul %91, %162 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %167 = llvm.fpext %163 : vector<32xf16> to vector<32xf32>
          %168 = llvm.fpext %164 : vector<32xf16> to vector<32xf32>
          %169 = llvm.fpext %165 : vector<32xf16> to vector<32xf32>
          %170 = llvm.fpext %166 : vector<32xf16> to vector<32xf32>
          %171 = llvm.shufflevector %167, %167 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %172 = llvm.shufflevector %171, %8 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %173 = llvm.shufflevector %168, %168 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %174 = llvm.shufflevector %173, %172 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %175 = llvm.shufflevector %169, %169 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %176 = llvm.shufflevector %175, %174 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %177 = llvm.shufflevector %170, %170 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %178 = llvm.shufflevector %177, %176 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf32> 
          %179 = llvm.extractelement %66[%1 : i64] : vector<1xf32>
          %180 = "llvm.intr.vector.reduce.fadd"(%179, %178) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<128xf32>) -> f32
          %181 = llvm.insertelement %180, %10[%1 : i64] : vector<1xf32>
          %182 = llvm.add %65, %13 : i64
          llvm.br ^bb4(%182, %181 : i64, vector<1xf32>)
        ^bb6:  // pred: ^bb4
          %183 = llvm.mul %60, %3 : i64
          %184 = llvm.add %183, %64 : i64
          %185 = llvm.getelementptr %48[%184] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %186 = llvm.load %185 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %187 = llvm.extractelement %66[%1 : i64] : vector<1xf32>
          %188 = llvm.fptrunc %187 : f32 to f16
          %189 = llvm.extractelement %186[%1 : i64] : vector<1xf16>
          %190 = llvm.fadd %189, %188 {fastmathFlags = #llvm.fastmath<contract>} : f16
          %191 = llvm.mul %60, %3 overflow<nsw, nuw> : i64
          %192 = llvm.add %191, %64 overflow<nsw, nuw> : i64
          %193 = llvm.getelementptr inbounds|nuw %55[%192] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %190, %193 : f16, !llvm.ptr
          %194 = llvm.add %62, %11 : i64
          llvm.br ^bb2(%194 : i64)
        ^bb7:  // pred: ^bb2
          %195 = llvm.add %60, %11 : i64
          llvm.br ^bb1(%195 : i64)
        ^bb8:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_50 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device) -> (index, index, index) {
        %c176 = arith.constant 176 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c176, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(0 : i64) : i64
          %2 = llvm.mlir.constant(2048 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(5632 : index) : i64
          %5 = llvm.mlir.constant(8 : i64) : i64
          %6 = llvm.mlir.constant(16 : i64) : i64
          %7 = llvm.mlir.constant(3 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.poison : vector<128xf32>
          %10 = llvm.mlir.poison : vector<128xf16>
          %11 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %12 = llvm.mlir.constant(1 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(64 : index) : i64
          %16 = llvm.mlir.constant(0 : index) : i64
          %17 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %18 = llvm.extractvalue %17[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %19 = llvm.load %18 : !llvm.ptr -> i32
          %20 = llvm.getelementptr %18[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %21 = llvm.load %20 : !llvm.ptr -> i32
          %22 = llvm.getelementptr %18[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %23 = llvm.load %22 : !llvm.ptr -> i32
          %24 = llvm.getelementptr %18[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %19 : i32 to i64
          %27 = llvm.zext %21 : i32 to i64
          %28 = llvm.zext %23 : i32 to i64
          %29 = llvm.zext %25 : i32 to i64
          %30 = llvm.extractvalue %17[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %26, %5 : i64
          %33 = llvm.udiv %32, %6 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%34, %15 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %27, %5 : i64
          %39 = llvm.udiv %38, %5 : i64
          %40 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          llvm.intr.assume %3 ["align"(%40, %15 : !llvm.ptr, i64)] : i1
          %41 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %42 = llvm.extractvalue %41[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %43 = llvm.load %42 : !llvm.ptr -> !llvm.ptr
          %44 = llvm.mul %28, %5 : i64
          %45 = llvm.udiv %44, %6 : i64
          %46 = llvm.getelementptr %43[%45] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%46, %15 : !llvm.ptr, i64)] : i1
          %47 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %48 = llvm.extractvalue %47[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %49 = llvm.getelementptr %48[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %50 = llvm.load %49 : !llvm.ptr -> !llvm.ptr
          %51 = llvm.mul %29, %5 : i64
          %52 = llvm.udiv %51, %6 : i64
          %53 = llvm.getelementptr %50[%52] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%53, %15 : !llvm.ptr, i64)] : i1
          %54 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %55 = llvm.extractvalue %54[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %56 = llvm.zext %55 : i32 to i64
          %57 = llvm.mul %56, %13 overflow<nsw> : i64
          llvm.br ^bb1(%16 : i64)
        ^bb1(%58: i64):  // 2 preds: ^bb0, ^bb7
          %59 = llvm.icmp "slt" %58, %14 : i64
          llvm.cond_br %59, ^bb2(%16 : i64), ^bb8
        ^bb2(%60: i64):  // 2 preds: ^bb1, ^bb6
          %61 = llvm.icmp "slt" %60, %13 : i64
          llvm.cond_br %61, ^bb3, ^bb7
        ^bb3:  // pred: ^bb2
          %62 = llvm.add %60, %57 : i64
          llvm.br ^bb4(%16, %11 : i64, vector<1xf32>)
        ^bb4(%63: i64, %64: vector<1xf32>):  // 2 preds: ^bb3, ^bb5
          %65 = llvm.icmp "slt" %63, %15 : i64
          llvm.cond_br %65, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %66 = llvm.mul %58, %2 : i64
          %67 = llvm.mul %63, %13 : i64
          %68 = llvm.add %66, %67 : i64
          %69 = llvm.add %68, %16 : i64
          %70 = llvm.getelementptr %46[%69] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %71 = llvm.load %70 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %72 = llvm.add %63, %12 : i64
          %73 = llvm.mul %72, %13 : i64
          %74 = llvm.add %66, %73 : i64
          %75 = llvm.add %74, %16 : i64
          %76 = llvm.getelementptr %46[%75] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %77 = llvm.load %76 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %78 = llvm.add %63, %8 : i64
          %79 = llvm.mul %78, %13 : i64
          %80 = llvm.add %66, %79 : i64
          %81 = llvm.add %80, %16 : i64
          %82 = llvm.getelementptr %46[%81] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %83 = llvm.load %82 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %84 = llvm.add %63, %7 : i64
          %85 = llvm.mul %84, %13 : i64
          %86 = llvm.add %66, %85 : i64
          %87 = llvm.add %86, %16 : i64
          %88 = llvm.getelementptr %46[%87] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %89 = llvm.load %88 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %90 = llvm.mul %62, %15 : i64
          %91 = llvm.add %90, %63 : i64
          %92 = llvm.getelementptr %34[%91] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %93 = llvm.load %92 {alignment = 2 : i64} : !llvm.ptr -> vector<4xf16>
          %94 = llvm.shufflevector %93, %93 [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<4xf16> 
          %95 = llvm.shufflevector %94, %10 [0, 1, 2, 3, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %96 = llvm.shufflevector %94, %95 [128, 129, 130, 131, 0, 1, 2, 3, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %97 = llvm.shufflevector %94, %96 [128, 129, 130, 131, 132, 133, 134, 135, 0, 1, 2, 3, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %98 = llvm.shufflevector %94, %97 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 0, 1, 2, 3, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %99 = llvm.shufflevector %94, %98 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 0, 1, 2, 3, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %100 = llvm.shufflevector %94, %99 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 0, 1, 2, 3, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %101 = llvm.shufflevector %94, %100 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 0, 1, 2, 3, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %102 = llvm.shufflevector %94, %101 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 0, 1, 2, 3, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %103 = llvm.shufflevector %94, %102 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %104 = llvm.shufflevector %94, %103 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 0, 1, 2, 3, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %105 = llvm.shufflevector %94, %104 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 0, 1, 2, 3, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %106 = llvm.shufflevector %94, %105 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 0, 1, 2, 3, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %107 = llvm.shufflevector %94, %106 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 0, 1, 2, 3, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %108 = llvm.shufflevector %94, %107 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 0, 1, 2, 3, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %109 = llvm.shufflevector %94, %108 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 0, 1, 2, 3, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %110 = llvm.shufflevector %94, %109 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 0, 1, 2, 3, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %111 = llvm.shufflevector %94, %110 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %112 = llvm.shufflevector %94, %111 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 0, 1, 2, 3, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %113 = llvm.shufflevector %94, %112 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 0, 1, 2, 3, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %114 = llvm.shufflevector %94, %113 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 0, 1, 2, 3, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %115 = llvm.shufflevector %94, %114 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 0, 1, 2, 3, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %116 = llvm.shufflevector %94, %115 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 0, 1, 2, 3, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %117 = llvm.shufflevector %94, %116 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 0, 1, 2, 3, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %118 = llvm.shufflevector %94, %117 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 0, 1, 2, 3, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %119 = llvm.shufflevector %94, %118 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %120 = llvm.shufflevector %94, %119 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 0, 1, 2, 3, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %121 = llvm.shufflevector %94, %120 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 0, 1, 2, 3, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %122 = llvm.shufflevector %94, %121 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 0, 1, 2, 3, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %123 = llvm.shufflevector %94, %122 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 0, 1, 2, 3, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %124 = llvm.shufflevector %94, %123 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 0, 1, 2, 3, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %125 = llvm.shufflevector %94, %124 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 0, 1, 2, 3, 252, 253, 254, 255] : vector<128xf16> 
          %126 = llvm.shufflevector %94, %125 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 0, 1, 2, 3] : vector<128xf16> 
          %127 = llvm.shufflevector %126, %126 [0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64, 68, 72, 76, 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, 124, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, 122, 126, 3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63, 67, 71, 75, 79, 83, 87, 91, 95, 99, 103, 107, 111, 115, 119, 123, 127] : vector<128xf16> 
          %128 = llvm.shufflevector %127, %127 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf16> 
          %129 = llvm.shufflevector %127, %127 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf16> 
          %130 = llvm.shufflevector %127, %127 [64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] : vector<128xf16> 
          %131 = llvm.shufflevector %127, %127 [96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127] : vector<128xf16> 
          %132 = llvm.mul %62, %2 : i64
          %133 = llvm.add %132, %67 : i64
          %134 = llvm.add %133, %16 : i64
          %135 = llvm.getelementptr %40[%134] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %136 = llvm.load %135 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %137 = llvm.add %132, %73 : i64
          %138 = llvm.add %137, %16 : i64
          %139 = llvm.getelementptr %40[%138] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %140 = llvm.load %139 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %141 = llvm.add %132, %79 : i64
          %142 = llvm.add %141, %16 : i64
          %143 = llvm.getelementptr %40[%142] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %144 = llvm.load %143 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %145 = llvm.add %132, %85 : i64
          %146 = llvm.add %145, %16 : i64
          %147 = llvm.getelementptr %40[%146] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %148 = llvm.load %147 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %149 = llvm.sext %136 : vector<32xi8> to vector<32xi32>
          %150 = llvm.sext %140 : vector<32xi8> to vector<32xi32>
          %151 = llvm.sext %144 : vector<32xi8> to vector<32xi32>
          %152 = llvm.sext %148 : vector<32xi8> to vector<32xi32>
          %153 = llvm.sitofp %149 : vector<32xi32> to vector<32xf16>
          %154 = llvm.sitofp %150 : vector<32xi32> to vector<32xf16>
          %155 = llvm.sitofp %151 : vector<32xi32> to vector<32xf16>
          %156 = llvm.sitofp %152 : vector<32xi32> to vector<32xf16>
          %157 = llvm.fmul %153, %128 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %158 = llvm.fmul %154, %129 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %159 = llvm.fmul %155, %130 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %160 = llvm.fmul %156, %131 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %161 = llvm.fmul %71, %157 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %162 = llvm.fmul %77, %158 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %163 = llvm.fmul %83, %159 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %164 = llvm.fmul %89, %160 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %165 = llvm.fpext %161 : vector<32xf16> to vector<32xf32>
          %166 = llvm.fpext %162 : vector<32xf16> to vector<32xf32>
          %167 = llvm.fpext %163 : vector<32xf16> to vector<32xf32>
          %168 = llvm.fpext %164 : vector<32xf16> to vector<32xf32>
          %169 = llvm.shufflevector %165, %165 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %170 = llvm.shufflevector %169, %9 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %171 = llvm.shufflevector %166, %166 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %172 = llvm.shufflevector %171, %170 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %173 = llvm.shufflevector %167, %167 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %174 = llvm.shufflevector %173, %172 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %175 = llvm.shufflevector %168, %168 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %176 = llvm.shufflevector %175, %174 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf32> 
          %177 = llvm.extractelement %64[%1 : i64] : vector<1xf32>
          %178 = "llvm.intr.vector.reduce.fadd"(%177, %176) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<128xf32>) -> f32
          %179 = llvm.insertelement %178, %11[%1 : i64] : vector<1xf32>
          %180 = llvm.add %63, %14 : i64
          llvm.br ^bb4(%180, %179 : i64, vector<1xf32>)
        ^bb6:  // pred: ^bb4
          %181 = llvm.extractelement %64[%1 : i64] : vector<1xf32>
          %182 = llvm.fptrunc %181 : f32 to f16
          %183 = llvm.mul %58, %4 overflow<nsw, nuw> : i64
          %184 = llvm.add %183, %62 overflow<nsw, nuw> : i64
          %185 = llvm.getelementptr inbounds|nuw %53[%184] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %182, %185 : f16, !llvm.ptr
          %186 = llvm.add %60, %12 : i64
          llvm.br ^bb2(%186 : i64)
        ^bb7:  // pred: ^bb2
          %187 = llvm.add %58, %12 : i64
          llvm.br ^bb1(%187 : i64)
        ^bb8:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_51 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout6) count(%arg0: !hal.device) -> (index, index, index) {
        %c176 = arith.constant 176 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c176, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(0 : i64) : i64
          %2 = llvm.mlir.constant(2048 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(5632 : index) : i64
          %5 = llvm.mlir.constant(8 : i64) : i64
          %6 = llvm.mlir.constant(16 : i64) : i64
          %7 = llvm.mlir.constant(1.000000e+00 : f16) : f16
          %8 = llvm.mlir.constant(23 : i32) : i32
          %9 = llvm.mlir.constant(127 : i32) : i32
          %10 = llvm.mlir.constant(1.000000e+00 : f32) : f32
          %11 = llvm.mlir.constant(5.000000e-01 : f32) : f32
          %12 = llvm.mlir.constant(0.166666657 : f32) : f32
          %13 = llvm.mlir.constant(0.0416657962 : f32) : f32
          %14 = llvm.mlir.constant(0.00833345205 : f32) : f32
          %15 = llvm.mlir.constant(0.00139819994 : f32) : f32
          %16 = llvm.mlir.constant(1.98756912E-4 : f32) : f32
          %17 = llvm.mlir.constant(dense<1.270000e+02> : vector<1xf32>) : vector<1xf32>
          %18 = llvm.mlir.constant(dense<-1.270000e+02> : vector<1xf32>) : vector<1xf32>
          %19 = llvm.mlir.constant(dense<8.880000e+01> : vector<1xf32>) : vector<1xf32>
          %20 = llvm.mlir.constant(dense<-8.780000e+01> : vector<1xf32>) : vector<1xf32>
          %21 = llvm.mlir.constant(dense<2.12194442E-4> : vector<1xf32>) : vector<1xf32>
          %22 = llvm.mlir.constant(dense<-0.693359375> : vector<1xf32>) : vector<1xf32>
          %23 = llvm.mlir.constant(dense<1.44269502> : vector<1xf32>) : vector<1xf32>
          %24 = llvm.mlir.constant(dense<5.000000e-01> : vector<1xf32>) : vector<1xf32>
          %25 = llvm.mlir.constant(3 : index) : i64
          %26 = llvm.mlir.constant(2 : index) : i64
          %27 = llvm.mlir.poison : vector<128xf32>
          %28 = llvm.mlir.poison : vector<128xf16>
          %29 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %30 = llvm.mlir.constant(1 : index) : i64
          %31 = llvm.mlir.constant(32 : index) : i64
          %32 = llvm.mlir.constant(4 : index) : i64
          %33 = llvm.mlir.constant(64 : index) : i64
          %34 = llvm.mlir.constant(0 : index) : i64
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> i32
          %38 = llvm.getelementptr %36[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %39 = llvm.load %38 : !llvm.ptr -> i32
          %40 = llvm.getelementptr %36[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %41 = llvm.load %40 : !llvm.ptr -> i32
          %42 = llvm.getelementptr %36[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %43 = llvm.load %42 : !llvm.ptr -> i32
          %44 = llvm.getelementptr %36[4] : (!llvm.ptr) -> !llvm.ptr, i32
          %45 = llvm.load %44 : !llvm.ptr -> i32
          %46 = llvm.zext %37 : i32 to i64
          %47 = llvm.zext %39 : i32 to i64
          %48 = llvm.zext %41 : i32 to i64
          %49 = llvm.zext %43 : i32 to i64
          %50 = llvm.zext %45 : i32 to i64
          %51 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %52 = llvm.load %51 : !llvm.ptr -> !llvm.ptr
          %53 = llvm.mul %46, %5 : i64
          %54 = llvm.udiv %53, %6 : i64
          %55 = llvm.getelementptr %52[%54] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%55, %33 : !llvm.ptr, i64)] : i1
          %56 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %57 = llvm.extractvalue %56[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %58 = llvm.load %57 : !llvm.ptr -> !llvm.ptr
          %59 = llvm.mul %47, %5 : i64
          %60 = llvm.udiv %59, %5 : i64
          %61 = llvm.getelementptr %58[%60] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          llvm.intr.assume %3 ["align"(%61, %33 : !llvm.ptr, i64)] : i1
          %62 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %63 = llvm.extractvalue %62[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %64 = llvm.load %63 : !llvm.ptr -> !llvm.ptr
          %65 = llvm.mul %48, %5 : i64
          %66 = llvm.udiv %65, %6 : i64
          %67 = llvm.getelementptr %64[%66] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%67, %33 : !llvm.ptr, i64)] : i1
          %68 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %69 = llvm.extractvalue %68[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %70 = llvm.load %69 : !llvm.ptr -> !llvm.ptr
          %71 = llvm.mul %49, %5 : i64
          %72 = llvm.udiv %71, %6 : i64
          %73 = llvm.getelementptr %70[%72] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%73, %33 : !llvm.ptr, i64)] : i1
          %74 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %75 = llvm.extractvalue %74[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %76 = llvm.getelementptr %75[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %77 = llvm.load %76 : !llvm.ptr -> !llvm.ptr
          %78 = llvm.mul %50, %5 : i64
          %79 = llvm.udiv %78, %6 : i64
          %80 = llvm.getelementptr %77[%79] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%80, %33 : !llvm.ptr, i64)] : i1
          %81 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %82 = llvm.extractvalue %81[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %83 = llvm.zext %82 : i32 to i64
          %84 = llvm.mul %83, %31 overflow<nsw> : i64
          llvm.br ^bb1(%34 : i64)
        ^bb1(%85: i64):  // 2 preds: ^bb0, ^bb7
          %86 = llvm.icmp "slt" %85, %32 : i64
          llvm.cond_br %86, ^bb2(%34 : i64), ^bb8
        ^bb2(%87: i64):  // 2 preds: ^bb1, ^bb6
          %88 = llvm.icmp "slt" %87, %31 : i64
          llvm.cond_br %88, ^bb3, ^bb7
        ^bb3:  // pred: ^bb2
          %89 = llvm.add %87, %84 : i64
          llvm.br ^bb4(%34, %29 : i64, vector<1xf32>)
        ^bb4(%90: i64, %91: vector<1xf32>):  // 2 preds: ^bb3, ^bb5
          %92 = llvm.icmp "slt" %90, %33 : i64
          llvm.cond_br %92, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %93 = llvm.mul %85, %2 : i64
          %94 = llvm.mul %90, %31 : i64
          %95 = llvm.add %93, %94 : i64
          %96 = llvm.add %95, %34 : i64
          %97 = llvm.getelementptr %67[%96] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %98 = llvm.load %97 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %99 = llvm.add %90, %30 : i64
          %100 = llvm.mul %99, %31 : i64
          %101 = llvm.add %93, %100 : i64
          %102 = llvm.add %101, %34 : i64
          %103 = llvm.getelementptr %67[%102] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %104 = llvm.load %103 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %105 = llvm.add %90, %26 : i64
          %106 = llvm.mul %105, %31 : i64
          %107 = llvm.add %93, %106 : i64
          %108 = llvm.add %107, %34 : i64
          %109 = llvm.getelementptr %67[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %111 = llvm.add %90, %25 : i64
          %112 = llvm.mul %111, %31 : i64
          %113 = llvm.add %93, %112 : i64
          %114 = llvm.add %113, %34 : i64
          %115 = llvm.getelementptr %67[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %117 = llvm.mul %89, %33 : i64
          %118 = llvm.add %117, %90 : i64
          %119 = llvm.getelementptr %55[%118] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %120 = llvm.load %119 {alignment = 2 : i64} : !llvm.ptr -> vector<4xf16>
          %121 = llvm.shufflevector %120, %120 [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<4xf16> 
          %122 = llvm.shufflevector %121, %28 [0, 1, 2, 3, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %123 = llvm.shufflevector %121, %122 [128, 129, 130, 131, 0, 1, 2, 3, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %124 = llvm.shufflevector %121, %123 [128, 129, 130, 131, 132, 133, 134, 135, 0, 1, 2, 3, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %125 = llvm.shufflevector %121, %124 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 0, 1, 2, 3, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %126 = llvm.shufflevector %121, %125 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 0, 1, 2, 3, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %127 = llvm.shufflevector %121, %126 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 0, 1, 2, 3, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %128 = llvm.shufflevector %121, %127 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 0, 1, 2, 3, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %129 = llvm.shufflevector %121, %128 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 0, 1, 2, 3, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %130 = llvm.shufflevector %121, %129 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %131 = llvm.shufflevector %121, %130 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 0, 1, 2, 3, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %132 = llvm.shufflevector %121, %131 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 0, 1, 2, 3, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %133 = llvm.shufflevector %121, %132 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 0, 1, 2, 3, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %134 = llvm.shufflevector %121, %133 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 0, 1, 2, 3, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %135 = llvm.shufflevector %121, %134 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 0, 1, 2, 3, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %136 = llvm.shufflevector %121, %135 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 0, 1, 2, 3, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %137 = llvm.shufflevector %121, %136 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 0, 1, 2, 3, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %138 = llvm.shufflevector %121, %137 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %139 = llvm.shufflevector %121, %138 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 0, 1, 2, 3, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %140 = llvm.shufflevector %121, %139 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 0, 1, 2, 3, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %141 = llvm.shufflevector %121, %140 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 0, 1, 2, 3, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %142 = llvm.shufflevector %121, %141 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 0, 1, 2, 3, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %143 = llvm.shufflevector %121, %142 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 0, 1, 2, 3, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %144 = llvm.shufflevector %121, %143 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 0, 1, 2, 3, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %145 = llvm.shufflevector %121, %144 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 0, 1, 2, 3, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %146 = llvm.shufflevector %121, %145 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %147 = llvm.shufflevector %121, %146 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 0, 1, 2, 3, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %148 = llvm.shufflevector %121, %147 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 0, 1, 2, 3, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %149 = llvm.shufflevector %121, %148 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 0, 1, 2, 3, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %150 = llvm.shufflevector %121, %149 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 0, 1, 2, 3, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %151 = llvm.shufflevector %121, %150 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 0, 1, 2, 3, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %152 = llvm.shufflevector %121, %151 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 0, 1, 2, 3, 252, 253, 254, 255] : vector<128xf16> 
          %153 = llvm.shufflevector %121, %152 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 0, 1, 2, 3] : vector<128xf16> 
          %154 = llvm.shufflevector %153, %153 [0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64, 68, 72, 76, 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, 124, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, 122, 126, 3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63, 67, 71, 75, 79, 83, 87, 91, 95, 99, 103, 107, 111, 115, 119, 123, 127] : vector<128xf16> 
          %155 = llvm.shufflevector %154, %154 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf16> 
          %156 = llvm.shufflevector %154, %154 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf16> 
          %157 = llvm.shufflevector %154, %154 [64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] : vector<128xf16> 
          %158 = llvm.shufflevector %154, %154 [96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127] : vector<128xf16> 
          %159 = llvm.mul %89, %2 : i64
          %160 = llvm.add %159, %94 : i64
          %161 = llvm.add %160, %34 : i64
          %162 = llvm.getelementptr %61[%161] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %163 = llvm.load %162 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %164 = llvm.add %159, %100 : i64
          %165 = llvm.add %164, %34 : i64
          %166 = llvm.getelementptr %61[%165] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %167 = llvm.load %166 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %168 = llvm.add %159, %106 : i64
          %169 = llvm.add %168, %34 : i64
          %170 = llvm.getelementptr %61[%169] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %171 = llvm.load %170 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %172 = llvm.add %159, %112 : i64
          %173 = llvm.add %172, %34 : i64
          %174 = llvm.getelementptr %61[%173] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %175 = llvm.load %174 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %176 = llvm.sext %163 : vector<32xi8> to vector<32xi32>
          %177 = llvm.sext %167 : vector<32xi8> to vector<32xi32>
          %178 = llvm.sext %171 : vector<32xi8> to vector<32xi32>
          %179 = llvm.sext %175 : vector<32xi8> to vector<32xi32>
          %180 = llvm.sitofp %176 : vector<32xi32> to vector<32xf16>
          %181 = llvm.sitofp %177 : vector<32xi32> to vector<32xf16>
          %182 = llvm.sitofp %178 : vector<32xi32> to vector<32xf16>
          %183 = llvm.sitofp %179 : vector<32xi32> to vector<32xf16>
          %184 = llvm.fmul %180, %155 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %185 = llvm.fmul %181, %156 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %186 = llvm.fmul %182, %157 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %187 = llvm.fmul %183, %158 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %188 = llvm.fmul %98, %184 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %189 = llvm.fmul %104, %185 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %190 = llvm.fmul %110, %186 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %191 = llvm.fmul %116, %187 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %192 = llvm.fpext %188 : vector<32xf16> to vector<32xf32>
          %193 = llvm.fpext %189 : vector<32xf16> to vector<32xf32>
          %194 = llvm.fpext %190 : vector<32xf16> to vector<32xf32>
          %195 = llvm.fpext %191 : vector<32xf16> to vector<32xf32>
          %196 = llvm.shufflevector %192, %192 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %197 = llvm.shufflevector %196, %27 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %198 = llvm.shufflevector %193, %193 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %199 = llvm.shufflevector %198, %197 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %200 = llvm.shufflevector %194, %194 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %201 = llvm.shufflevector %200, %199 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %202 = llvm.shufflevector %195, %195 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %203 = llvm.shufflevector %202, %201 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf32> 
          %204 = llvm.extractelement %91[%1 : i64] : vector<1xf32>
          %205 = "llvm.intr.vector.reduce.fadd"(%204, %203) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<128xf32>) -> f32
          %206 = llvm.insertelement %205, %29[%1 : i64] : vector<1xf32>
          %207 = llvm.add %90, %32 : i64
          llvm.br ^bb4(%207, %206 : i64, vector<1xf32>)
        ^bb6:  // pred: ^bb4
          %208 = llvm.mul %85, %4 : i64
          %209 = llvm.add %208, %89 : i64
          %210 = llvm.getelementptr %73[%209] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %211 = llvm.load %210 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %212 = llvm.fptrunc %91 : vector<1xf32> to vector<1xf16>
          %213 = llvm.fneg %212 {fastmathFlags = #llvm.fastmath<contract>} : vector<1xf16>
          %214 = llvm.fpext %213 : vector<1xf16> to vector<1xf32>
          %215 = llvm.fcmp "uge" %214, %20 : vector<1xf32>
          %216 = llvm.select %215, %214, %20 : vector<1xi1>, vector<1xf32>
          %217 = llvm.fcmp "ule" %216, %19 : vector<1xf32>
          %218 = llvm.select %217, %216, %19 : vector<1xi1>, vector<1xf32>
          %219 = llvm.intr.fma(%218, %23, %24) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %220 = llvm.intr.floor(%219) : (vector<1xf32>) -> vector<1xf32>
          %221 = llvm.fcmp "uge" %220, %18 : vector<1xf32>
          %222 = llvm.select %221, %220, %18 : vector<1xi1>, vector<1xf32>
          %223 = llvm.fcmp "ule" %222, %17 : vector<1xf32>
          %224 = llvm.select %223, %222, %17 : vector<1xi1>, vector<1xf32>
          %225 = llvm.intr.fma(%22, %224, %218) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %226 = llvm.intr.fma(%21, %224, %225) : (vector<1xf32>, vector<1xf32>, vector<1xf32>) -> vector<1xf32>
          %227 = llvm.extractelement %226[%1 : i64] : vector<1xf32>
          %228 = llvm.intr.fma(%227, %16, %15) : (f32, f32, f32) -> f32
          %229 = llvm.intr.fma(%228, %227, %14) : (f32, f32, f32) -> f32
          %230 = llvm.intr.fma(%229, %227, %13) : (f32, f32, f32) -> f32
          %231 = llvm.intr.fma(%230, %227, %12) : (f32, f32, f32) -> f32
          %232 = llvm.intr.fma(%231, %227, %11) : (f32, f32, f32) -> f32
          %233 = llvm.fmul %227, %227 {fastmathFlags = #llvm.fastmath<contract>} : f32
          %234 = llvm.intr.fma(%232, %233, %227) : (f32, f32, f32) -> f32
          %235 = llvm.fadd %234, %10 {fastmathFlags = #llvm.fastmath<contract>} : f32
          %236 = llvm.extractelement %224[%1 : i64] : vector<1xf32>
          %237 = llvm.fptosi %236 : f32 to i32
          %238 = llvm.add %237, %9 : i32
          %239 = llvm.shl %238, %8 : i32
          %240 = llvm.bitcast %239 : i32 to f32
          %241 = llvm.fmul %235, %240 {fastmathFlags = #llvm.fastmath<contract>} : f32
          %242 = llvm.fptrunc %241 : f32 to f16
          %243 = llvm.fadd %242, %7 {fastmathFlags = #llvm.fastmath<contract>} : f16
          %244 = llvm.fdiv %7, %243 : f16
          %245 = llvm.extractelement %212[%1 : i64] : vector<1xf16>
          %246 = llvm.fmul %244, %245 {fastmathFlags = #llvm.fastmath<contract>} : f16
          %247 = llvm.extractelement %211[%1 : i64] : vector<1xf16>
          %248 = llvm.fmul %246, %247 {fastmathFlags = #llvm.fastmath<contract>} : f16
          %249 = llvm.mul %85, %4 overflow<nsw, nuw> : i64
          %250 = llvm.add %249, %89 overflow<nsw, nuw> : i64
          %251 = llvm.getelementptr inbounds|nuw %80[%250] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %248, %251 : f16, !llvm.ptr
          %252 = llvm.add %87, %30 : i64
          llvm.br ^bb2(%252 : i64)
        ^bb7:  // pred: ^bb2
          %253 = llvm.add %85, %30 : i64
          llvm.br ^bb1(%253 : i64)
        ^bb8:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_54 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout4) count(%arg0: !hal.device) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c64, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(0 : i64) : i64
          %2 = llvm.mlir.constant(5632 : index) : i64
          %3 = llvm.mlir.constant(64 : index) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(2048 : index) : i64
          %6 = llvm.mlir.constant(8 : i64) : i64
          %7 = llvm.mlir.constant(16 : i64) : i64
          %8 = llvm.mlir.constant(3 : index) : i64
          %9 = llvm.mlir.constant(2 : index) : i64
          %10 = llvm.mlir.poison : vector<128xf32>
          %11 = llvm.mlir.poison : vector<128xf16>
          %12 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %13 = llvm.mlir.constant(1 : index) : i64
          %14 = llvm.mlir.constant(32 : index) : i64
          %15 = llvm.mlir.constant(4 : index) : i64
          %16 = llvm.mlir.constant(176 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.getelementptr %19[1] : (!llvm.ptr) -> !llvm.ptr, i32
          %22 = llvm.load %21 : !llvm.ptr -> i32
          %23 = llvm.getelementptr %19[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %19[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %20 : i32 to i64
          %28 = llvm.zext %22 : i32 to i64
          %29 = llvm.zext %24 : i32 to i64
          %30 = llvm.zext %26 : i32 to i64
          %31 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %27, %6 : i64
          %34 = llvm.udiv %33, %7 : i64
          %35 = llvm.getelementptr %32[%34] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%35, %3 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.load %37 : !llvm.ptr -> !llvm.ptr
          %39 = llvm.mul %28, %6 : i64
          %40 = llvm.udiv %39, %6 : i64
          %41 = llvm.getelementptr %38[%40] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          llvm.intr.assume %4 ["align"(%41, %3 : !llvm.ptr, i64)] : i1
          %42 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %43 = llvm.extractvalue %42[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %44 = llvm.load %43 : !llvm.ptr -> !llvm.ptr
          %45 = llvm.mul %29, %6 : i64
          %46 = llvm.udiv %45, %7 : i64
          %47 = llvm.getelementptr %44[%46] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%47, %3 : !llvm.ptr, i64)] : i1
          %48 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %49 = llvm.extractvalue %48[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %50 = llvm.load %49 : !llvm.ptr -> !llvm.ptr
          %51 = llvm.mul %30, %6 : i64
          %52 = llvm.udiv %51, %7 : i64
          %53 = llvm.getelementptr %50[%52] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%53, %3 : !llvm.ptr, i64)] : i1
          %54 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %55 = llvm.extractvalue %54[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %56 = llvm.getelementptr %55[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %57 = llvm.load %56 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%57, %3 : !llvm.ptr, i64)] : i1
          %58 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %59 = llvm.extractvalue %58[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %60 = llvm.zext %59 : i32 to i64
          %61 = llvm.mul %60, %14 overflow<nsw> : i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%62: i64):  // 2 preds: ^bb0, ^bb7
          %63 = llvm.icmp "slt" %62, %15 : i64
          llvm.cond_br %63, ^bb2(%17 : i64), ^bb8
        ^bb2(%64: i64):  // 2 preds: ^bb1, ^bb6
          %65 = llvm.icmp "slt" %64, %14 : i64
          llvm.cond_br %65, ^bb3, ^bb7
        ^bb3:  // pred: ^bb2
          %66 = llvm.add %64, %61 : i64
          llvm.br ^bb4(%17, %12 : i64, vector<1xf32>)
        ^bb4(%67: i64, %68: vector<1xf32>):  // 2 preds: ^bb3, ^bb5
          %69 = llvm.icmp "slt" %67, %16 : i64
          llvm.cond_br %69, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %70 = llvm.mul %62, %2 : i64
          %71 = llvm.mul %67, %14 : i64
          %72 = llvm.add %70, %71 : i64
          %73 = llvm.add %72, %17 : i64
          %74 = llvm.getelementptr %47[%73] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %75 = llvm.load %74 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %76 = llvm.add %67, %13 : i64
          %77 = llvm.mul %76, %14 : i64
          %78 = llvm.add %70, %77 : i64
          %79 = llvm.add %78, %17 : i64
          %80 = llvm.getelementptr %47[%79] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %81 = llvm.load %80 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %82 = llvm.add %67, %9 : i64
          %83 = llvm.mul %82, %14 : i64
          %84 = llvm.add %70, %83 : i64
          %85 = llvm.add %84, %17 : i64
          %86 = llvm.getelementptr %47[%85] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %87 = llvm.load %86 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %88 = llvm.add %67, %8 : i64
          %89 = llvm.mul %88, %14 : i64
          %90 = llvm.add %70, %89 : i64
          %91 = llvm.add %90, %17 : i64
          %92 = llvm.getelementptr %47[%91] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %93 = llvm.load %92 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %94 = llvm.mul %66, %16 : i64
          %95 = llvm.add %94, %67 : i64
          %96 = llvm.getelementptr %35[%95] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %97 = llvm.load %96 {alignment = 2 : i64} : !llvm.ptr -> vector<4xf16>
          %98 = llvm.shufflevector %97, %97 [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<4xf16> 
          %99 = llvm.shufflevector %98, %11 [0, 1, 2, 3, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %100 = llvm.shufflevector %98, %99 [128, 129, 130, 131, 0, 1, 2, 3, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %101 = llvm.shufflevector %98, %100 [128, 129, 130, 131, 132, 133, 134, 135, 0, 1, 2, 3, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %102 = llvm.shufflevector %98, %101 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 0, 1, 2, 3, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %103 = llvm.shufflevector %98, %102 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 0, 1, 2, 3, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %104 = llvm.shufflevector %98, %103 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 0, 1, 2, 3, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %105 = llvm.shufflevector %98, %104 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 0, 1, 2, 3, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %106 = llvm.shufflevector %98, %105 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 0, 1, 2, 3, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %107 = llvm.shufflevector %98, %106 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %108 = llvm.shufflevector %98, %107 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 0, 1, 2, 3, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %109 = llvm.shufflevector %98, %108 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 0, 1, 2, 3, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %110 = llvm.shufflevector %98, %109 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 0, 1, 2, 3, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %111 = llvm.shufflevector %98, %110 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 0, 1, 2, 3, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %112 = llvm.shufflevector %98, %111 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 0, 1, 2, 3, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %113 = llvm.shufflevector %98, %112 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 0, 1, 2, 3, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %114 = llvm.shufflevector %98, %113 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 0, 1, 2, 3, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %115 = llvm.shufflevector %98, %114 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %116 = llvm.shufflevector %98, %115 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 0, 1, 2, 3, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %117 = llvm.shufflevector %98, %116 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 0, 1, 2, 3, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %118 = llvm.shufflevector %98, %117 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 0, 1, 2, 3, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %119 = llvm.shufflevector %98, %118 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 0, 1, 2, 3, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %120 = llvm.shufflevector %98, %119 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 0, 1, 2, 3, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %121 = llvm.shufflevector %98, %120 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 0, 1, 2, 3, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %122 = llvm.shufflevector %98, %121 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 0, 1, 2, 3, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %123 = llvm.shufflevector %98, %122 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %124 = llvm.shufflevector %98, %123 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 0, 1, 2, 3, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %125 = llvm.shufflevector %98, %124 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 0, 1, 2, 3, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %126 = llvm.shufflevector %98, %125 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 0, 1, 2, 3, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %127 = llvm.shufflevector %98, %126 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 0, 1, 2, 3, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %128 = llvm.shufflevector %98, %127 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 0, 1, 2, 3, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %129 = llvm.shufflevector %98, %128 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 0, 1, 2, 3, 252, 253, 254, 255] : vector<128xf16> 
          %130 = llvm.shufflevector %98, %129 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 0, 1, 2, 3] : vector<128xf16> 
          %131 = llvm.shufflevector %130, %130 [0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64, 68, 72, 76, 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, 124, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, 122, 126, 3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63, 67, 71, 75, 79, 83, 87, 91, 95, 99, 103, 107, 111, 115, 119, 123, 127] : vector<128xf16> 
          %132 = llvm.shufflevector %131, %131 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf16> 
          %133 = llvm.shufflevector %131, %131 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf16> 
          %134 = llvm.shufflevector %131, %131 [64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] : vector<128xf16> 
          %135 = llvm.shufflevector %131, %131 [96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127] : vector<128xf16> 
          %136 = llvm.mul %66, %2 : i64
          %137 = llvm.add %136, %71 : i64
          %138 = llvm.add %137, %17 : i64
          %139 = llvm.getelementptr %41[%138] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %140 = llvm.load %139 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %141 = llvm.add %136, %77 : i64
          %142 = llvm.add %141, %17 : i64
          %143 = llvm.getelementptr %41[%142] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %144 = llvm.load %143 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %145 = llvm.add %136, %83 : i64
          %146 = llvm.add %145, %17 : i64
          %147 = llvm.getelementptr %41[%146] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %148 = llvm.load %147 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %149 = llvm.add %136, %89 : i64
          %150 = llvm.add %149, %17 : i64
          %151 = llvm.getelementptr %41[%150] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %152 = llvm.load %151 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %153 = llvm.sext %140 : vector<32xi8> to vector<32xi32>
          %154 = llvm.sext %144 : vector<32xi8> to vector<32xi32>
          %155 = llvm.sext %148 : vector<32xi8> to vector<32xi32>
          %156 = llvm.sext %152 : vector<32xi8> to vector<32xi32>
          %157 = llvm.sitofp %153 : vector<32xi32> to vector<32xf16>
          %158 = llvm.sitofp %154 : vector<32xi32> to vector<32xf16>
          %159 = llvm.sitofp %155 : vector<32xi32> to vector<32xf16>
          %160 = llvm.sitofp %156 : vector<32xi32> to vector<32xf16>
          %161 = llvm.fmul %157, %132 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %162 = llvm.fmul %158, %133 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %163 = llvm.fmul %159, %134 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %164 = llvm.fmul %160, %135 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %165 = llvm.fmul %75, %161 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %166 = llvm.fmul %81, %162 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %167 = llvm.fmul %87, %163 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %168 = llvm.fmul %93, %164 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %169 = llvm.fpext %165 : vector<32xf16> to vector<32xf32>
          %170 = llvm.fpext %166 : vector<32xf16> to vector<32xf32>
          %171 = llvm.fpext %167 : vector<32xf16> to vector<32xf32>
          %172 = llvm.fpext %168 : vector<32xf16> to vector<32xf32>
          %173 = llvm.shufflevector %169, %169 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %174 = llvm.shufflevector %173, %10 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %175 = llvm.shufflevector %170, %170 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %176 = llvm.shufflevector %175, %174 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %177 = llvm.shufflevector %171, %171 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %178 = llvm.shufflevector %177, %176 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %179 = llvm.shufflevector %172, %172 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %180 = llvm.shufflevector %179, %178 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf32> 
          %181 = llvm.extractelement %68[%1 : i64] : vector<1xf32>
          %182 = "llvm.intr.vector.reduce.fadd"(%181, %180) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<128xf32>) -> f32
          %183 = llvm.insertelement %182, %12[%1 : i64] : vector<1xf32>
          %184 = llvm.add %67, %15 : i64
          llvm.br ^bb4(%184, %183 : i64, vector<1xf32>)
        ^bb6:  // pred: ^bb4
          %185 = llvm.mul %62, %5 : i64
          %186 = llvm.add %185, %66 : i64
          %187 = llvm.getelementptr %53[%186] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %188 = llvm.load %187 {alignment = 2 : i64} : !llvm.ptr -> vector<1xf16>
          %189 = llvm.extractelement %68[%1 : i64] : vector<1xf32>
          %190 = llvm.fptrunc %189 : f32 to f16
          %191 = llvm.extractelement %188[%1 : i64] : vector<1xf16>
          %192 = llvm.fadd %191, %190 {fastmathFlags = #llvm.fastmath<contract>} : f16
          %193 = llvm.mul %62, %5 overflow<nsw, nuw> : i64
          %194 = llvm.add %193, %66 overflow<nsw, nuw> : i64
          %195 = llvm.getelementptr inbounds|nuw %57[%194] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %192, %195 : f16, !llvm.ptr
          %196 = llvm.add %64, %13 : i64
          llvm.br ^bb2(%196 : i64)
        ^bb7:  // pred: ^bb2
          %197 = llvm.add %62, %13 : i64
          llvm.br ^bb1(%197 : i64)
        ^bb8:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_74 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_74_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_74_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<1> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_79 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_79_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_79_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(-64 : index) : i64
          %11 = llvm.mlir.constant(8 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(4 : index) : i64
          %14 = llvm.mlir.constant(1 : index) : i64
          %15 = llvm.mlir.constant(64 : index) : i64
          %16 = llvm.mlir.constant(200704000 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(256 : index) : i64
          %19 = llvm.mlir.constant(8192 : index) : i64
          %20 = llvm.alloca %19 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.zext %24 : i32 to i64
          %26 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %27 = llvm.load %26 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%27, %15 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %25, %4 : i64
          llvm.intr.assume %5 ["align"(%31, %15 : !llvm.ptr, i64)] : i1
          %33 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %34 = llvm.extractvalue %33[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %35 = llvm.getelementptr %34[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %36 = llvm.load %35 : !llvm.ptr -> !llvm.ptr
          %37 = llvm.mul %16, %2 : i64
          %38 = llvm.udiv %37, %3 : i64
          %39 = llvm.mul %25, %1 : i64
          %40 = llvm.mul %39, %11 : i64
          %41 = llvm.mul %40, %13 : i64
          %42 = llvm.getelementptr %36[%38] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%42, %15 : !llvm.ptr, i64)] : i1
          %43 = llvm.icmp "sle" %25, %17 : i64
          %44 = llvm.sub %17, %25 : i64
          %45 = llvm.sub %25, %14 : i64
          %46 = llvm.select %43, %44, %45 : i1, i64
          %47 = llvm.sdiv %46, %15 : i64
          %48 = llvm.sub %17, %47 : i64
          %49 = llvm.add %47, %14 : i64
          %50 = llvm.select %43, %48, %49 : i1, i64
          %51 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %52 = llvm.extractvalue %51[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %53 = llvm.zext %52 : i32 to i64
          %54 = llvm.mul %50, %13 overflow<nsw, nuw> : i64
          %55 = llvm.sdiv %53, %54 : i64
          %56 = llvm.mul %55, %54 : i64
          %57 = llvm.icmp "ne" %53, %56 : i64
          %58 = llvm.icmp "slt" %53, %17 : i64
          %59 = llvm.icmp "slt" %54, %17 : i64
          %60 = llvm.icmp "ne" %58, %59 : i1
          %61 = llvm.and %57, %60 : i1
          %62 = llvm.add %55, %9 : i64
          %63 = llvm.select %61, %62, %55 : i1, i64
          %64 = llvm.srem %53, %54 : i64
          %65 = llvm.icmp "slt" %64, %17 : i64
          %66 = llvm.add %64, %54 overflow<nsw> : i64
          %67 = llvm.select %65, %66, %64 : i1, i64
          %68 = llvm.sdiv %67, %13 : i64
          %69 = llvm.srem %53, %13 : i64
          %70 = llvm.icmp "slt" %69, %17 : i64
          %71 = llvm.add %69, %13 overflow<nsw> : i64
          %72 = llvm.select %70, %71, %69 : i1, i64
          %73 = llvm.mul %68, %15 overflow<nsw> : i64
          %74 = llvm.mul %68, %10 overflow<nsw> : i64
          %75 = llvm.add %74, %25 : i64
          %76 = llvm.icmp "slt" %75, %15 : i64
          %77 = llvm.select %76, %75, %15 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%78: i64):  // 2 preds: ^bb0, ^bb19
          %79 = llvm.icmp "slt" %78, %77 : i64
          llvm.cond_br %79, ^bb2(%17 : i64), ^bb20
        ^bb2(%80: i64):  // 2 preds: ^bb1, ^bb18
          %81 = llvm.icmp "slt" %80, %15 : i64
          llvm.cond_br %81, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %82 = llvm.sub %77, %78 : i64
          %83 = llvm.icmp "slt" %82, %12 : i64
          %84 = llvm.select %83, %82, %12 : i1, i64
          %85 = llvm.add %78, %73 : i64
          llvm.br ^bb4(%17 : i64)
        ^bb4(%86: i64):  // 2 preds: ^bb3, ^bb9
          %87 = llvm.icmp "slt" %86, %84 : i64
          llvm.cond_br %87, ^bb5(%17 : i64), ^bb10(%17 : i64)
        ^bb5(%88: i64):  // 2 preds: ^bb4, ^bb8
          %89 = llvm.icmp "slt" %88, %12 : i64
          llvm.cond_br %89, ^bb6(%17 : i64), ^bb9
        ^bb6(%90: i64):  // 2 preds: ^bb5, ^bb7
          %91 = llvm.icmp "slt" %90, %11 : i64
          llvm.cond_br %91, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %92 = llvm.add %85, %86 : i64
          %93 = llvm.mul %63, %32 overflow<nsw, nuw> : i64
          %94 = llvm.add %93, %92 overflow<nsw, nuw> : i64
          %95 = llvm.getelementptr inbounds|nuw %31[%94] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %96 = llvm.load %95 : !llvm.ptr -> i64
          %97 = llvm.add %80, %90 : i64
          %98 = llvm.mul %96, %6 overflow<nsw, nuw> : i64
          %99 = llvm.mul %14, %7 overflow<nsw, nuw> : i64
          %100 = llvm.add %98, %99 overflow<nsw, nuw> : i64
          %101 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %102 = llvm.add %100, %101 overflow<nsw, nuw> : i64
          %103 = llvm.mul %72, %8 overflow<nsw, nuw> : i64
          %104 = llvm.add %102, %103 overflow<nsw, nuw> : i64
          %105 = llvm.mul %88, %15 overflow<nsw, nuw> : i64
          %106 = llvm.add %104, %105 overflow<nsw, nuw> : i64
          %107 = llvm.add %106, %97 overflow<nsw, nuw> : i64
          %108 = llvm.getelementptr inbounds|nuw %27[%107] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %109 = llvm.load %108 : !llvm.ptr -> f16
          %110 = llvm.mul %86, %18 overflow<nsw, nuw> : i64
          %111 = llvm.add %101, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %17, %18 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.mul %88, %11 overflow<nsw, nuw> : i64
          %115 = llvm.add %113, %114 overflow<nsw, nuw> : i64
          %116 = llvm.add %115, %90 overflow<nsw, nuw> : i64
          %117 = llvm.getelementptr inbounds|nuw %20[%116] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %109, %117 : f16, !llvm.ptr
          %118 = llvm.add %90, %14 : i64
          llvm.br ^bb6(%118 : i64)
        ^bb8:  // pred: ^bb6
          %119 = llvm.add %88, %14 : i64
          llvm.br ^bb5(%119 : i64)
        ^bb9:  // pred: ^bb5
          %120 = llvm.add %86, %14 : i64
          llvm.br ^bb4(%120 : i64)
        ^bb10(%121: i64):  // 2 preds: ^bb4, ^bb17
          %122 = llvm.icmp "slt" %121, %11 : i64
          llvm.cond_br %122, ^bb11(%17 : i64), ^bb18
        ^bb11(%123: i64):  // 2 preds: ^bb10, ^bb16
          %124 = llvm.icmp "slt" %123, %84 : i64
          llvm.cond_br %124, ^bb12(%17 : i64), ^bb17
        ^bb12(%125: i64):  // 2 preds: ^bb11, ^bb15
          %126 = llvm.icmp "slt" %125, %12 : i64
          llvm.cond_br %126, ^bb13(%17 : i64), ^bb16
        ^bb13(%127: i64):  // 2 preds: ^bb12, ^bb14
          %128 = llvm.icmp "slt" %127, %11 : i64
          llvm.cond_br %128, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %129 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %130 = llvm.mul %123, %18 overflow<nsw, nuw> : i64
          %131 = llvm.add %129, %130 overflow<nsw, nuw> : i64
          %132 = llvm.mul %17, %18 overflow<nsw, nuw> : i64
          %133 = llvm.add %131, %132 overflow<nsw, nuw> : i64
          %134 = llvm.mul %125, %11 overflow<nsw, nuw> : i64
          %135 = llvm.add %133, %134 overflow<nsw, nuw> : i64
          %136 = llvm.add %135, %127 overflow<nsw, nuw> : i64
          %137 = llvm.getelementptr inbounds|nuw %20[%136] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %138 = llvm.load %137 : !llvm.ptr -> f16
          %139 = llvm.add %85, %123 : i64
          %140 = llvm.add %80, %127 : i64
          %141 = llvm.mul %63, %41 overflow<nsw, nuw> : i64
          %142 = llvm.mul %72, %40 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.mul %121, %39 overflow<nsw, nuw> : i64
          %145 = llvm.add %143, %144 overflow<nsw, nuw> : i64
          %146 = llvm.mul %139, %8 overflow<nsw, nuw> : i64
          %147 = llvm.add %145, %146 overflow<nsw, nuw> : i64
          %148 = llvm.mul %125, %15 overflow<nsw, nuw> : i64
          %149 = llvm.add %147, %148 overflow<nsw, nuw> : i64
          %150 = llvm.add %149, %140 overflow<nsw, nuw> : i64
          %151 = llvm.getelementptr inbounds|nuw %42[%150] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %138, %151 : f16, !llvm.ptr
          %152 = llvm.add %127, %14 : i64
          llvm.br ^bb13(%152 : i64)
        ^bb15:  // pred: ^bb13
          %153 = llvm.add %125, %14 : i64
          llvm.br ^bb12(%153 : i64)
        ^bb16:  // pred: ^bb12
          %154 = llvm.add %123, %14 : i64
          llvm.br ^bb11(%154 : i64)
        ^bb17:  // pred: ^bb11
          %155 = llvm.add %121, %14 : i64
          llvm.br ^bb10(%155 : i64)
        ^bb18:  // pred: ^bb10
          %156 = llvm.add %80, %11 : i64
          llvm.br ^bb2(%156 : i64)
        ^bb19:  // pred: ^bb2
          %157 = llvm.add %78, %12 : i64
          llvm.br ^bb1(%157 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_80 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_80_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_80_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(-64 : index) : i64
          %11 = llvm.mlir.constant(32 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(4 : index) : i64
          %14 = llvm.mlir.constant(1 : index) : i64
          %15 = llvm.mlir.constant(64 : index) : i64
          %16 = llvm.mlir.constant(0 : index) : i64
          %17 = llvm.mlir.constant(32 : i64) : i64
          %18 = llvm.mlir.constant(256 : index) : i64
          %19 = llvm.mlir.constant(16384 : index) : i64
          %20 = llvm.alloca %19 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.load %22 : !llvm.ptr -> i32
          %24 = llvm.getelementptr %22[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %23 : i32 to i64
          %27 = llvm.zext %25 : i32 to i64
          %28 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%29, %15 : !llvm.ptr, i64)] : i1
          %30 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %31 = llvm.extractvalue %30[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %32 = llvm.getelementptr %31[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %33 = llvm.load %32 : !llvm.ptr -> !llvm.ptr
          %34 = llvm.mul %27, %3 : i64
          llvm.intr.assume %4 ["align"(%33, %15 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.getelementptr %36[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %38 = llvm.load %37 : !llvm.ptr -> !llvm.ptr
          %39 = llvm.mul %26, %1 : i64
          %40 = llvm.udiv %39, %2 : i64
          %41 = llvm.mul %27, %17 : i64
          %42 = llvm.mul %41, %15 : i64
          %43 = llvm.mul %42, %12 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.getelementptr %38[%40] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%45, %8 : !llvm.ptr, i64)] : i1
          %46 = llvm.icmp "sle" %27, %16 : i64
          %47 = llvm.sub %16, %27 : i64
          %48 = llvm.sub %27, %14 : i64
          %49 = llvm.select %46, %47, %48 : i1, i64
          %50 = llvm.sdiv %49, %15 : i64
          %51 = llvm.sub %16, %50 : i64
          %52 = llvm.add %50, %14 : i64
          %53 = llvm.select %46, %51, %52 : i1, i64
          %54 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %55 = llvm.extractvalue %54[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %56 = llvm.zext %55 : i32 to i64
          %57 = llvm.mul %53, %13 overflow<nsw, nuw> : i64
          %58 = llvm.sdiv %56, %57 : i64
          %59 = llvm.mul %58, %57 : i64
          %60 = llvm.icmp "ne" %56, %59 : i64
          %61 = llvm.icmp "slt" %56, %16 : i64
          %62 = llvm.icmp "slt" %57, %16 : i64
          %63 = llvm.icmp "ne" %61, %62 : i1
          %64 = llvm.and %60, %63 : i1
          %65 = llvm.add %58, %9 : i64
          %66 = llvm.select %64, %65, %58 : i1, i64
          %67 = llvm.srem %56, %57 : i64
          %68 = llvm.icmp "slt" %67, %16 : i64
          %69 = llvm.add %67, %57 overflow<nsw> : i64
          %70 = llvm.select %68, %69, %67 : i1, i64
          %71 = llvm.sdiv %70, %13 : i64
          %72 = llvm.srem %56, %13 : i64
          %73 = llvm.icmp "slt" %72, %16 : i64
          %74 = llvm.add %72, %13 overflow<nsw> : i64
          %75 = llvm.select %73, %74, %72 : i1, i64
          %76 = llvm.mul %71, %15 overflow<nsw> : i64
          %77 = llvm.mul %71, %10 overflow<nsw> : i64
          %78 = llvm.add %77, %27 : i64
          %79 = llvm.icmp "slt" %78, %15 : i64
          %80 = llvm.select %79, %78, %15 : i1, i64
          llvm.br ^bb1(%16 : i64)
        ^bb1(%81: i64):  // 2 preds: ^bb0, ^bb21
          %82 = llvm.icmp "slt" %81, %15 : i64
          llvm.cond_br %82, ^bb2(%16 : i64), ^bb22
        ^bb2(%83: i64):  // 2 preds: ^bb1, ^bb20
          %84 = llvm.icmp "slt" %83, %80 : i64
          llvm.cond_br %84, ^bb3(%16 : i64), ^bb21
        ^bb3(%85: i64):  // 2 preds: ^bb2, ^bb19
          %86 = llvm.icmp "slt" %85, %11 : i64
          llvm.cond_br %86, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %87 = llvm.sub %80, %83 : i64
          %88 = llvm.icmp "slt" %87, %15 : i64
          %89 = llvm.select %88, %87, %15 : i1, i64
          %90 = llvm.add %83, %76 : i64
          llvm.br ^bb5(%16 : i64)
        ^bb5(%91: i64):  // 2 preds: ^bb4, ^bb10
          %92 = llvm.icmp "slt" %91, %89 : i64
          llvm.cond_br %92, ^bb6(%16 : i64), ^bb11(%16 : i64)
        ^bb6(%93: i64):  // 2 preds: ^bb5, ^bb9
          %94 = llvm.icmp "slt" %93, %12 : i64
          llvm.cond_br %94, ^bb7(%16 : i64), ^bb10
        ^bb7(%95: i64):  // 2 preds: ^bb6, ^bb8
          %96 = llvm.icmp "slt" %95, %11 : i64
          llvm.cond_br %96, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %97 = llvm.add %90, %91 : i64
          %98 = llvm.mul %66, %34 overflow<nsw, nuw> : i64
          %99 = llvm.add %98, %97 overflow<nsw, nuw> : i64
          %100 = llvm.getelementptr inbounds|nuw %33[%99] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %101 = llvm.load %100 : !llvm.ptr -> i64
          %102 = llvm.add %85, %93 : i64
          %103 = llvm.add %81, %95 : i64
          %104 = llvm.mul %101, %5 overflow<nsw, nuw> : i64
          %105 = llvm.mul %14, %19 overflow<nsw, nuw> : i64
          %106 = llvm.add %104, %105 overflow<nsw, nuw> : i64
          %107 = llvm.mul %14, %6 overflow<nsw, nuw> : i64
          %108 = llvm.add %106, %107 overflow<nsw, nuw> : i64
          %109 = llvm.mul %75, %7 overflow<nsw, nuw> : i64
          %110 = llvm.add %108, %109 overflow<nsw, nuw> : i64
          %111 = llvm.mul %102, %15 overflow<nsw, nuw> : i64
          %112 = llvm.add %110, %111 overflow<nsw, nuw> : i64
          %113 = llvm.add %112, %103 overflow<nsw, nuw> : i64
          %114 = llvm.getelementptr inbounds|nuw %29[%113] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %115 = llvm.load %114 : !llvm.ptr -> f16
          %116 = llvm.mul %16, %19 overflow<nsw, nuw> : i64
          %117 = llvm.mul %91, %18 overflow<nsw, nuw> : i64
          %118 = llvm.add %116, %117 overflow<nsw, nuw> : i64
          %119 = llvm.mul %16, %18 overflow<nsw, nuw> : i64
          %120 = llvm.add %118, %119 overflow<nsw, nuw> : i64
          %121 = llvm.mul %93, %11 overflow<nsw, nuw> : i64
          %122 = llvm.add %120, %121 overflow<nsw, nuw> : i64
          %123 = llvm.add %122, %95 overflow<nsw, nuw> : i64
          %124 = llvm.getelementptr inbounds|nuw %20[%123] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %115, %124 : f16, !llvm.ptr
          %125 = llvm.add %95, %14 : i64
          llvm.br ^bb7(%125 : i64)
        ^bb9:  // pred: ^bb7
          %126 = llvm.add %93, %14 : i64
          llvm.br ^bb6(%126 : i64)
        ^bb10:  // pred: ^bb6
          %127 = llvm.add %91, %14 : i64
          llvm.br ^bb5(%127 : i64)
        ^bb11(%128: i64):  // 2 preds: ^bb5, ^bb18
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb12(%16 : i64), ^bb19
        ^bb12(%130: i64):  // 2 preds: ^bb11, ^bb17
          %131 = llvm.icmp "slt" %130, %11 : i64
          llvm.cond_br %131, ^bb13(%16 : i64), ^bb18
        ^bb13(%132: i64):  // 2 preds: ^bb12, ^bb16
          %133 = llvm.icmp "slt" %132, %89 : i64
          llvm.cond_br %133, ^bb14(%16 : i64), ^bb17
        ^bb14(%134: i64):  // 2 preds: ^bb13, ^bb15
          %135 = llvm.icmp "slt" %134, %12 : i64
          llvm.cond_br %135, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %136 = llvm.mul %16, %19 overflow<nsw, nuw> : i64
          %137 = llvm.mul %132, %18 overflow<nsw, nuw> : i64
          %138 = llvm.add %136, %137 overflow<nsw, nuw> : i64
          %139 = llvm.mul %16, %18 overflow<nsw, nuw> : i64
          %140 = llvm.add %138, %139 overflow<nsw, nuw> : i64
          %141 = llvm.mul %134, %11 overflow<nsw, nuw> : i64
          %142 = llvm.add %140, %141 overflow<nsw, nuw> : i64
          %143 = llvm.add %142, %130 overflow<nsw, nuw> : i64
          %144 = llvm.getelementptr inbounds|nuw %20[%143] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %145 = llvm.load %144 : !llvm.ptr -> f16
          %146 = llvm.add %81, %130 : i64
          %147 = llvm.add %90, %132 : i64
          %148 = llvm.add %85, %134 : i64
          %149 = llvm.mul %66, %44 overflow<nsw, nuw> : i64
          %150 = llvm.mul %75, %43 overflow<nsw, nuw> : i64
          %151 = llvm.add %149, %150 overflow<nsw, nuw> : i64
          %152 = llvm.mul %128, %42 overflow<nsw, nuw> : i64
          %153 = llvm.add %151, %152 overflow<nsw, nuw> : i64
          %154 = llvm.mul %146, %41 overflow<nsw, nuw> : i64
          %155 = llvm.add %153, %154 overflow<nsw, nuw> : i64
          %156 = llvm.mul %147, %11 overflow<nsw, nuw> : i64
          %157 = llvm.add %155, %156 overflow<nsw, nuw> : i64
          %158 = llvm.add %157, %148 overflow<nsw, nuw> : i64
          %159 = llvm.getelementptr inbounds|nuw %45[%158] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %145, %159 : f16, !llvm.ptr
          %160 = llvm.add %134, %14 : i64
          llvm.br ^bb14(%160 : i64)
        ^bb16:  // pred: ^bb14
          %161 = llvm.add %132, %14 : i64
          llvm.br ^bb13(%161 : i64)
        ^bb17:  // pred: ^bb13
          %162 = llvm.add %130, %14 : i64
          llvm.br ^bb12(%162 : i64)
        ^bb18:  // pred: ^bb12
          %163 = llvm.add %128, %14 : i64
          llvm.br ^bb11(%163 : i64)
        ^bb19:  // pred: ^bb11
          %164 = llvm.add %85, %12 : i64
          llvm.br ^bb3(%164 : i64)
        ^bb20:  // pred: ^bb3
          %165 = llvm.add %83, %15 : i64
          llvm.br ^bb2(%165 : i64)
        ^bb21:  // pred: ^bb2
          %166 = llvm.add %81, %11 : i64
          llvm.br ^bb1(%166 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_117 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_117_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_117_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(0 : index) : i64
          %15 = llvm.mlir.constant(18944 : index) : i64
          %16 = llvm.mlir.constant(37504 : index) : i64
          %17 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %18 = llvm.extractvalue %17[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %19 = llvm.load %18 : !llvm.ptr -> i32
          %20 = llvm.zext %19 : i32 to i64
          %21 = llvm.extractvalue %17[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %22 = llvm.getelementptr %21[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %23 = llvm.load %22 : !llvm.ptr -> !llvm.ptr
          %24 = llvm.mul %15, %9 : i64
          %25 = llvm.udiv %24, %10 : i64
          %26 = llvm.getelementptr %23[%25] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%26, %7 : !llvm.ptr, i64)] : i1
          %27 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %28 = llvm.extractvalue %27[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %29 = llvm.getelementptr %28[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          %31 = llvm.mul %16, %9 : i64
          %32 = llvm.udiv %31, %10 : i64
          %33 = llvm.getelementptr %30[%32] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%33, %7 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.load %35 : !llvm.ptr -> !llvm.ptr
          %37 = llvm.mul %20, %6 : i64
          llvm.intr.assume %8 ["align"(%36, %7 : !llvm.ptr, i64)] : i1
          %38 = llvm.load %26 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %39 = llvm.insertelement %20, %4[%3 : i32] : vector<4xi64>
          %40 = llvm.shufflevector %39, %4 [0, 0, 0, 0] : vector<4xi64> 
          %41 = llvm.mul %40, %5 : vector<4xi64>
          %42 = llvm.add %38, %41 : vector<4xi64>
          %43 = llvm.extractelement %42[%2 : i64] : vector<4xi64>
          %44 = llvm.mul %37, %14 : i64
          %45 = llvm.add %44, %43 : i64
          %46 = llvm.getelementptr %36[%45] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %47 = llvm.load %46 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %48 = llvm.extractelement %47[%2 : i64] : vector<1xi64>
          %49 = llvm.insertelement %48, %13[%2 : i64] : vector<4xi64>
          %50 = llvm.extractelement %42[%6 : i64] : vector<4xi64>
          %51 = llvm.add %44, %50 : i64
          %52 = llvm.getelementptr %36[%51] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %53 = llvm.load %52 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %54 = llvm.extractelement %53[%2 : i64] : vector<1xi64>
          %55 = llvm.insertelement %54, %49[%6 : i64] : vector<4xi64>
          %56 = llvm.extractelement %42[%1 : i64] : vector<4xi64>
          %57 = llvm.add %44, %56 : i64
          %58 = llvm.getelementptr %36[%57] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %59 = llvm.load %58 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %60 = llvm.extractelement %59[%2 : i64] : vector<1xi64>
          %61 = llvm.insertelement %60, %55[%1 : i64] : vector<4xi64>
          %62 = llvm.extractelement %42[%0 : i64] : vector<4xi64>
          %63 = llvm.add %44, %62 : i64
          %64 = llvm.getelementptr %36[%63] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %65 = llvm.load %64 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %66 = llvm.extractelement %65[%2 : i64] : vector<1xi64>
          %67 = llvm.insertelement %66, %61[%0 : i64] : vector<4xi64>
          %68 = llvm.mul %67, %12 : vector<4xi64>
          %69 = llvm.add %68, %11 : vector<4xi64>
          %70 = llvm.mul %69, %11 : vector<4xi64>
          llvm.store %70, %33 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_122 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_122_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_122_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(2 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_123 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_123_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_123_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(-1 : index) : i64
          %9 = llvm.mlir.constant(2 : index) : i64
          %10 = llvm.mlir.constant(-64 : index) : i64
          %11 = llvm.mlir.constant(32 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(4 : index) : i64
          %14 = llvm.mlir.constant(1 : index) : i64
          %15 = llvm.mlir.constant(64 : index) : i64
          %16 = llvm.mlir.constant(0 : index) : i64
          %17 = llvm.mlir.constant(32 : i64) : i64
          %18 = llvm.mlir.constant(256 : index) : i64
          %19 = llvm.mlir.constant(16384 : index) : i64
          %20 = llvm.alloca %19 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.load %22 : !llvm.ptr -> i32
          %24 = llvm.getelementptr %22[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %23 : i32 to i64
          %27 = llvm.zext %25 : i32 to i64
          %28 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%29, %15 : !llvm.ptr, i64)] : i1
          %30 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %31 = llvm.extractvalue %30[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %32 = llvm.getelementptr %31[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %33 = llvm.load %32 : !llvm.ptr -> !llvm.ptr
          %34 = llvm.mul %27, %3 : i64
          llvm.intr.assume %4 ["align"(%33, %15 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.getelementptr %36[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %38 = llvm.load %37 : !llvm.ptr -> !llvm.ptr
          %39 = llvm.mul %26, %1 : i64
          %40 = llvm.udiv %39, %2 : i64
          %41 = llvm.mul %27, %17 : i64
          %42 = llvm.mul %41, %15 : i64
          %43 = llvm.mul %42, %12 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.getelementptr %38[%40] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%45, %9 : !llvm.ptr, i64)] : i1
          %46 = llvm.icmp "sle" %27, %16 : i64
          %47 = llvm.sub %16, %27 : i64
          %48 = llvm.sub %27, %14 : i64
          %49 = llvm.select %46, %47, %48 : i1, i64
          %50 = llvm.sdiv %49, %15 : i64
          %51 = llvm.sub %16, %50 : i64
          %52 = llvm.add %50, %14 : i64
          %53 = llvm.select %46, %51, %52 : i1, i64
          %54 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %55 = llvm.extractvalue %54[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %56 = llvm.zext %55 : i32 to i64
          %57 = llvm.mul %53, %13 overflow<nsw, nuw> : i64
          %58 = llvm.sdiv %56, %57 : i64
          %59 = llvm.mul %58, %57 : i64
          %60 = llvm.icmp "ne" %56, %59 : i64
          %61 = llvm.icmp "slt" %56, %16 : i64
          %62 = llvm.icmp "slt" %57, %16 : i64
          %63 = llvm.icmp "ne" %61, %62 : i1
          %64 = llvm.and %60, %63 : i1
          %65 = llvm.add %58, %8 : i64
          %66 = llvm.select %64, %65, %58 : i1, i64
          %67 = llvm.srem %56, %57 : i64
          %68 = llvm.icmp "slt" %67, %16 : i64
          %69 = llvm.add %67, %57 overflow<nsw> : i64
          %70 = llvm.select %68, %69, %67 : i1, i64
          %71 = llvm.sdiv %70, %13 : i64
          %72 = llvm.srem %56, %13 : i64
          %73 = llvm.icmp "slt" %72, %16 : i64
          %74 = llvm.add %72, %13 overflow<nsw> : i64
          %75 = llvm.select %73, %74, %72 : i1, i64
          %76 = llvm.mul %71, %15 overflow<nsw> : i64
          %77 = llvm.mul %71, %10 overflow<nsw> : i64
          %78 = llvm.add %77, %27 : i64
          %79 = llvm.icmp "slt" %78, %15 : i64
          %80 = llvm.select %79, %78, %15 : i1, i64
          llvm.br ^bb1(%16 : i64)
        ^bb1(%81: i64):  // 2 preds: ^bb0, ^bb21
          %82 = llvm.icmp "slt" %81, %15 : i64
          llvm.cond_br %82, ^bb2(%16 : i64), ^bb22
        ^bb2(%83: i64):  // 2 preds: ^bb1, ^bb20
          %84 = llvm.icmp "slt" %83, %80 : i64
          llvm.cond_br %84, ^bb3(%16 : i64), ^bb21
        ^bb3(%85: i64):  // 2 preds: ^bb2, ^bb19
          %86 = llvm.icmp "slt" %85, %11 : i64
          llvm.cond_br %86, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %87 = llvm.sub %80, %83 : i64
          %88 = llvm.icmp "slt" %87, %15 : i64
          %89 = llvm.select %88, %87, %15 : i1, i64
          %90 = llvm.add %83, %76 : i64
          llvm.br ^bb5(%16 : i64)
        ^bb5(%91: i64):  // 2 preds: ^bb4, ^bb10
          %92 = llvm.icmp "slt" %91, %89 : i64
          llvm.cond_br %92, ^bb6(%16 : i64), ^bb11(%16 : i64)
        ^bb6(%93: i64):  // 2 preds: ^bb5, ^bb9
          %94 = llvm.icmp "slt" %93, %12 : i64
          llvm.cond_br %94, ^bb7(%16 : i64), ^bb10
        ^bb7(%95: i64):  // 2 preds: ^bb6, ^bb8
          %96 = llvm.icmp "slt" %95, %11 : i64
          llvm.cond_br %96, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %97 = llvm.add %90, %91 : i64
          %98 = llvm.mul %66, %34 overflow<nsw, nuw> : i64
          %99 = llvm.add %98, %97 overflow<nsw, nuw> : i64
          %100 = llvm.getelementptr inbounds|nuw %33[%99] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %101 = llvm.load %100 : !llvm.ptr -> i64
          %102 = llvm.add %85, %93 : i64
          %103 = llvm.add %81, %95 : i64
          %104 = llvm.mul %101, %5 overflow<nsw, nuw> : i64
          %105 = llvm.mul %9, %19 overflow<nsw, nuw> : i64
          %106 = llvm.add %104, %105 overflow<nsw, nuw> : i64
          %107 = llvm.mul %14, %6 overflow<nsw, nuw> : i64
          %108 = llvm.add %106, %107 overflow<nsw, nuw> : i64
          %109 = llvm.mul %75, %7 overflow<nsw, nuw> : i64
          %110 = llvm.add %108, %109 overflow<nsw, nuw> : i64
          %111 = llvm.mul %102, %15 overflow<nsw, nuw> : i64
          %112 = llvm.add %110, %111 overflow<nsw, nuw> : i64
          %113 = llvm.add %112, %103 overflow<nsw, nuw> : i64
          %114 = llvm.getelementptr inbounds|nuw %29[%113] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %115 = llvm.load %114 : !llvm.ptr -> f16
          %116 = llvm.mul %16, %19 overflow<nsw, nuw> : i64
          %117 = llvm.mul %91, %18 overflow<nsw, nuw> : i64
          %118 = llvm.add %116, %117 overflow<nsw, nuw> : i64
          %119 = llvm.mul %16, %18 overflow<nsw, nuw> : i64
          %120 = llvm.add %118, %119 overflow<nsw, nuw> : i64
          %121 = llvm.mul %93, %11 overflow<nsw, nuw> : i64
          %122 = llvm.add %120, %121 overflow<nsw, nuw> : i64
          %123 = llvm.add %122, %95 overflow<nsw, nuw> : i64
          %124 = llvm.getelementptr inbounds|nuw %20[%123] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %115, %124 : f16, !llvm.ptr
          %125 = llvm.add %95, %14 : i64
          llvm.br ^bb7(%125 : i64)
        ^bb9:  // pred: ^bb7
          %126 = llvm.add %93, %14 : i64
          llvm.br ^bb6(%126 : i64)
        ^bb10:  // pred: ^bb6
          %127 = llvm.add %91, %14 : i64
          llvm.br ^bb5(%127 : i64)
        ^bb11(%128: i64):  // 2 preds: ^bb5, ^bb18
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb12(%16 : i64), ^bb19
        ^bb12(%130: i64):  // 2 preds: ^bb11, ^bb17
          %131 = llvm.icmp "slt" %130, %11 : i64
          llvm.cond_br %131, ^bb13(%16 : i64), ^bb18
        ^bb13(%132: i64):  // 2 preds: ^bb12, ^bb16
          %133 = llvm.icmp "slt" %132, %89 : i64
          llvm.cond_br %133, ^bb14(%16 : i64), ^bb17
        ^bb14(%134: i64):  // 2 preds: ^bb13, ^bb15
          %135 = llvm.icmp "slt" %134, %12 : i64
          llvm.cond_br %135, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %136 = llvm.mul %16, %19 overflow<nsw, nuw> : i64
          %137 = llvm.mul %132, %18 overflow<nsw, nuw> : i64
          %138 = llvm.add %136, %137 overflow<nsw, nuw> : i64
          %139 = llvm.mul %16, %18 overflow<nsw, nuw> : i64
          %140 = llvm.add %138, %139 overflow<nsw, nuw> : i64
          %141 = llvm.mul %134, %11 overflow<nsw, nuw> : i64
          %142 = llvm.add %140, %141 overflow<nsw, nuw> : i64
          %143 = llvm.add %142, %130 overflow<nsw, nuw> : i64
          %144 = llvm.getelementptr inbounds|nuw %20[%143] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %145 = llvm.load %144 : !llvm.ptr -> f16
          %146 = llvm.add %81, %130 : i64
          %147 = llvm.add %90, %132 : i64
          %148 = llvm.add %85, %134 : i64
          %149 = llvm.mul %66, %44 overflow<nsw, nuw> : i64
          %150 = llvm.mul %75, %43 overflow<nsw, nuw> : i64
          %151 = llvm.add %149, %150 overflow<nsw, nuw> : i64
          %152 = llvm.mul %128, %42 overflow<nsw, nuw> : i64
          %153 = llvm.add %151, %152 overflow<nsw, nuw> : i64
          %154 = llvm.mul %146, %41 overflow<nsw, nuw> : i64
          %155 = llvm.add %153, %154 overflow<nsw, nuw> : i64
          %156 = llvm.mul %147, %11 overflow<nsw, nuw> : i64
          %157 = llvm.add %155, %156 overflow<nsw, nuw> : i64
          %158 = llvm.add %157, %148 overflow<nsw, nuw> : i64
          %159 = llvm.getelementptr inbounds|nuw %45[%158] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %145, %159 : f16, !llvm.ptr
          %160 = llvm.add %134, %14 : i64
          llvm.br ^bb14(%160 : i64)
        ^bb16:  // pred: ^bb14
          %161 = llvm.add %132, %14 : i64
          llvm.br ^bb13(%161 : i64)
        ^bb17:  // pred: ^bb13
          %162 = llvm.add %130, %14 : i64
          llvm.br ^bb12(%162 : i64)
        ^bb18:  // pred: ^bb12
          %163 = llvm.add %128, %14 : i64
          llvm.br ^bb11(%163 : i64)
        ^bb19:  // pred: ^bb11
          %164 = llvm.add %85, %12 : i64
          llvm.br ^bb3(%164 : i64)
        ^bb20:  // pred: ^bb3
          %165 = llvm.add %83, %15 : i64
          llvm.br ^bb2(%165 : i64)
        ^bb21:  // pred: ^bb2
          %166 = llvm.add %81, %11 : i64
          llvm.br ^bb1(%166 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_160 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_160_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_160_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<3> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_165 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_165_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_165_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(3 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_166 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_166_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_166_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(3 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_203 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_203_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_203_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<4> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_208 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_208_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_208_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(-64 : index) : i64
          %11 = llvm.mlir.constant(8 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(4 : index) : i64
          %14 = llvm.mlir.constant(1 : index) : i64
          %15 = llvm.mlir.constant(64 : index) : i64
          %16 = llvm.mlir.constant(200704000 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(256 : index) : i64
          %19 = llvm.mlir.constant(8192 : index) : i64
          %20 = llvm.alloca %19 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.zext %24 : i32 to i64
          %26 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %27 = llvm.load %26 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%27, %15 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %25, %4 : i64
          llvm.intr.assume %5 ["align"(%31, %15 : !llvm.ptr, i64)] : i1
          %33 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %34 = llvm.extractvalue %33[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %35 = llvm.getelementptr %34[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %36 = llvm.load %35 : !llvm.ptr -> !llvm.ptr
          %37 = llvm.mul %16, %2 : i64
          %38 = llvm.udiv %37, %3 : i64
          %39 = llvm.mul %25, %1 : i64
          %40 = llvm.mul %39, %11 : i64
          %41 = llvm.mul %40, %13 : i64
          %42 = llvm.getelementptr %36[%38] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%42, %15 : !llvm.ptr, i64)] : i1
          %43 = llvm.icmp "sle" %25, %17 : i64
          %44 = llvm.sub %17, %25 : i64
          %45 = llvm.sub %25, %14 : i64
          %46 = llvm.select %43, %44, %45 : i1, i64
          %47 = llvm.sdiv %46, %15 : i64
          %48 = llvm.sub %17, %47 : i64
          %49 = llvm.add %47, %14 : i64
          %50 = llvm.select %43, %48, %49 : i1, i64
          %51 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %52 = llvm.extractvalue %51[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %53 = llvm.zext %52 : i32 to i64
          %54 = llvm.mul %50, %13 overflow<nsw, nuw> : i64
          %55 = llvm.sdiv %53, %54 : i64
          %56 = llvm.mul %55, %54 : i64
          %57 = llvm.icmp "ne" %53, %56 : i64
          %58 = llvm.icmp "slt" %53, %17 : i64
          %59 = llvm.icmp "slt" %54, %17 : i64
          %60 = llvm.icmp "ne" %58, %59 : i1
          %61 = llvm.and %57, %60 : i1
          %62 = llvm.add %55, %9 : i64
          %63 = llvm.select %61, %62, %55 : i1, i64
          %64 = llvm.srem %53, %54 : i64
          %65 = llvm.icmp "slt" %64, %17 : i64
          %66 = llvm.add %64, %54 overflow<nsw> : i64
          %67 = llvm.select %65, %66, %64 : i1, i64
          %68 = llvm.sdiv %67, %13 : i64
          %69 = llvm.srem %53, %13 : i64
          %70 = llvm.icmp "slt" %69, %17 : i64
          %71 = llvm.add %69, %13 overflow<nsw> : i64
          %72 = llvm.select %70, %71, %69 : i1, i64
          %73 = llvm.mul %68, %15 overflow<nsw> : i64
          %74 = llvm.mul %68, %10 overflow<nsw> : i64
          %75 = llvm.add %74, %25 : i64
          %76 = llvm.icmp "slt" %75, %15 : i64
          %77 = llvm.select %76, %75, %15 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%78: i64):  // 2 preds: ^bb0, ^bb19
          %79 = llvm.icmp "slt" %78, %77 : i64
          llvm.cond_br %79, ^bb2(%17 : i64), ^bb20
        ^bb2(%80: i64):  // 2 preds: ^bb1, ^bb18
          %81 = llvm.icmp "slt" %80, %15 : i64
          llvm.cond_br %81, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %82 = llvm.sub %77, %78 : i64
          %83 = llvm.icmp "slt" %82, %12 : i64
          %84 = llvm.select %83, %82, %12 : i1, i64
          %85 = llvm.add %78, %73 : i64
          llvm.br ^bb4(%17 : i64)
        ^bb4(%86: i64):  // 2 preds: ^bb3, ^bb9
          %87 = llvm.icmp "slt" %86, %84 : i64
          llvm.cond_br %87, ^bb5(%17 : i64), ^bb10(%17 : i64)
        ^bb5(%88: i64):  // 2 preds: ^bb4, ^bb8
          %89 = llvm.icmp "slt" %88, %12 : i64
          llvm.cond_br %89, ^bb6(%17 : i64), ^bb9
        ^bb6(%90: i64):  // 2 preds: ^bb5, ^bb7
          %91 = llvm.icmp "slt" %90, %11 : i64
          llvm.cond_br %91, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %92 = llvm.add %85, %86 : i64
          %93 = llvm.mul %63, %32 overflow<nsw, nuw> : i64
          %94 = llvm.add %93, %92 overflow<nsw, nuw> : i64
          %95 = llvm.getelementptr inbounds|nuw %31[%94] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %96 = llvm.load %95 : !llvm.ptr -> i64
          %97 = llvm.add %80, %90 : i64
          %98 = llvm.mul %96, %6 overflow<nsw, nuw> : i64
          %99 = llvm.mul %13, %7 overflow<nsw, nuw> : i64
          %100 = llvm.add %98, %99 overflow<nsw, nuw> : i64
          %101 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %102 = llvm.add %100, %101 overflow<nsw, nuw> : i64
          %103 = llvm.mul %72, %8 overflow<nsw, nuw> : i64
          %104 = llvm.add %102, %103 overflow<nsw, nuw> : i64
          %105 = llvm.mul %88, %15 overflow<nsw, nuw> : i64
          %106 = llvm.add %104, %105 overflow<nsw, nuw> : i64
          %107 = llvm.add %106, %97 overflow<nsw, nuw> : i64
          %108 = llvm.getelementptr inbounds|nuw %27[%107] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %109 = llvm.load %108 : !llvm.ptr -> f16
          %110 = llvm.mul %86, %18 overflow<nsw, nuw> : i64
          %111 = llvm.add %101, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %17, %18 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.mul %88, %11 overflow<nsw, nuw> : i64
          %115 = llvm.add %113, %114 overflow<nsw, nuw> : i64
          %116 = llvm.add %115, %90 overflow<nsw, nuw> : i64
          %117 = llvm.getelementptr inbounds|nuw %20[%116] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %109, %117 : f16, !llvm.ptr
          %118 = llvm.add %90, %14 : i64
          llvm.br ^bb6(%118 : i64)
        ^bb8:  // pred: ^bb6
          %119 = llvm.add %88, %14 : i64
          llvm.br ^bb5(%119 : i64)
        ^bb9:  // pred: ^bb5
          %120 = llvm.add %86, %14 : i64
          llvm.br ^bb4(%120 : i64)
        ^bb10(%121: i64):  // 2 preds: ^bb4, ^bb17
          %122 = llvm.icmp "slt" %121, %11 : i64
          llvm.cond_br %122, ^bb11(%17 : i64), ^bb18
        ^bb11(%123: i64):  // 2 preds: ^bb10, ^bb16
          %124 = llvm.icmp "slt" %123, %84 : i64
          llvm.cond_br %124, ^bb12(%17 : i64), ^bb17
        ^bb12(%125: i64):  // 2 preds: ^bb11, ^bb15
          %126 = llvm.icmp "slt" %125, %12 : i64
          llvm.cond_br %126, ^bb13(%17 : i64), ^bb16
        ^bb13(%127: i64):  // 2 preds: ^bb12, ^bb14
          %128 = llvm.icmp "slt" %127, %11 : i64
          llvm.cond_br %128, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %129 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %130 = llvm.mul %123, %18 overflow<nsw, nuw> : i64
          %131 = llvm.add %129, %130 overflow<nsw, nuw> : i64
          %132 = llvm.mul %17, %18 overflow<nsw, nuw> : i64
          %133 = llvm.add %131, %132 overflow<nsw, nuw> : i64
          %134 = llvm.mul %125, %11 overflow<nsw, nuw> : i64
          %135 = llvm.add %133, %134 overflow<nsw, nuw> : i64
          %136 = llvm.add %135, %127 overflow<nsw, nuw> : i64
          %137 = llvm.getelementptr inbounds|nuw %20[%136] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %138 = llvm.load %137 : !llvm.ptr -> f16
          %139 = llvm.add %85, %123 : i64
          %140 = llvm.add %80, %127 : i64
          %141 = llvm.mul %63, %41 overflow<nsw, nuw> : i64
          %142 = llvm.mul %72, %40 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.mul %121, %39 overflow<nsw, nuw> : i64
          %145 = llvm.add %143, %144 overflow<nsw, nuw> : i64
          %146 = llvm.mul %139, %8 overflow<nsw, nuw> : i64
          %147 = llvm.add %145, %146 overflow<nsw, nuw> : i64
          %148 = llvm.mul %125, %15 overflow<nsw, nuw> : i64
          %149 = llvm.add %147, %148 overflow<nsw, nuw> : i64
          %150 = llvm.add %149, %140 overflow<nsw, nuw> : i64
          %151 = llvm.getelementptr inbounds|nuw %42[%150] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %138, %151 : f16, !llvm.ptr
          %152 = llvm.add %127, %14 : i64
          llvm.br ^bb13(%152 : i64)
        ^bb15:  // pred: ^bb13
          %153 = llvm.add %125, %14 : i64
          llvm.br ^bb12(%153 : i64)
        ^bb16:  // pred: ^bb12
          %154 = llvm.add %123, %14 : i64
          llvm.br ^bb11(%154 : i64)
        ^bb17:  // pred: ^bb11
          %155 = llvm.add %121, %14 : i64
          llvm.br ^bb10(%155 : i64)
        ^bb18:  // pred: ^bb10
          %156 = llvm.add %80, %11 : i64
          llvm.br ^bb2(%156 : i64)
        ^bb19:  // pred: ^bb2
          %157 = llvm.add %78, %12 : i64
          llvm.br ^bb1(%157 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_209 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_209_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_209_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(-64 : index) : i64
          %11 = llvm.mlir.constant(32 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(4 : index) : i64
          %14 = llvm.mlir.constant(1 : index) : i64
          %15 = llvm.mlir.constant(64 : index) : i64
          %16 = llvm.mlir.constant(0 : index) : i64
          %17 = llvm.mlir.constant(32 : i64) : i64
          %18 = llvm.mlir.constant(256 : index) : i64
          %19 = llvm.mlir.constant(16384 : index) : i64
          %20 = llvm.alloca %19 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.load %22 : !llvm.ptr -> i32
          %24 = llvm.getelementptr %22[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %23 : i32 to i64
          %27 = llvm.zext %25 : i32 to i64
          %28 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%29, %15 : !llvm.ptr, i64)] : i1
          %30 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %31 = llvm.extractvalue %30[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %32 = llvm.getelementptr %31[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %33 = llvm.load %32 : !llvm.ptr -> !llvm.ptr
          %34 = llvm.mul %27, %3 : i64
          llvm.intr.assume %4 ["align"(%33, %15 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.getelementptr %36[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %38 = llvm.load %37 : !llvm.ptr -> !llvm.ptr
          %39 = llvm.mul %26, %1 : i64
          %40 = llvm.udiv %39, %2 : i64
          %41 = llvm.mul %27, %17 : i64
          %42 = llvm.mul %41, %15 : i64
          %43 = llvm.mul %42, %12 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.getelementptr %38[%40] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%45, %8 : !llvm.ptr, i64)] : i1
          %46 = llvm.icmp "sle" %27, %16 : i64
          %47 = llvm.sub %16, %27 : i64
          %48 = llvm.sub %27, %14 : i64
          %49 = llvm.select %46, %47, %48 : i1, i64
          %50 = llvm.sdiv %49, %15 : i64
          %51 = llvm.sub %16, %50 : i64
          %52 = llvm.add %50, %14 : i64
          %53 = llvm.select %46, %51, %52 : i1, i64
          %54 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %55 = llvm.extractvalue %54[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %56 = llvm.zext %55 : i32 to i64
          %57 = llvm.mul %53, %13 overflow<nsw, nuw> : i64
          %58 = llvm.sdiv %56, %57 : i64
          %59 = llvm.mul %58, %57 : i64
          %60 = llvm.icmp "ne" %56, %59 : i64
          %61 = llvm.icmp "slt" %56, %16 : i64
          %62 = llvm.icmp "slt" %57, %16 : i64
          %63 = llvm.icmp "ne" %61, %62 : i1
          %64 = llvm.and %60, %63 : i1
          %65 = llvm.add %58, %9 : i64
          %66 = llvm.select %64, %65, %58 : i1, i64
          %67 = llvm.srem %56, %57 : i64
          %68 = llvm.icmp "slt" %67, %16 : i64
          %69 = llvm.add %67, %57 overflow<nsw> : i64
          %70 = llvm.select %68, %69, %67 : i1, i64
          %71 = llvm.sdiv %70, %13 : i64
          %72 = llvm.srem %56, %13 : i64
          %73 = llvm.icmp "slt" %72, %16 : i64
          %74 = llvm.add %72, %13 overflow<nsw> : i64
          %75 = llvm.select %73, %74, %72 : i1, i64
          %76 = llvm.mul %71, %15 overflow<nsw> : i64
          %77 = llvm.mul %71, %10 overflow<nsw> : i64
          %78 = llvm.add %77, %27 : i64
          %79 = llvm.icmp "slt" %78, %15 : i64
          %80 = llvm.select %79, %78, %15 : i1, i64
          llvm.br ^bb1(%16 : i64)
        ^bb1(%81: i64):  // 2 preds: ^bb0, ^bb21
          %82 = llvm.icmp "slt" %81, %15 : i64
          llvm.cond_br %82, ^bb2(%16 : i64), ^bb22
        ^bb2(%83: i64):  // 2 preds: ^bb1, ^bb20
          %84 = llvm.icmp "slt" %83, %80 : i64
          llvm.cond_br %84, ^bb3(%16 : i64), ^bb21
        ^bb3(%85: i64):  // 2 preds: ^bb2, ^bb19
          %86 = llvm.icmp "slt" %85, %11 : i64
          llvm.cond_br %86, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %87 = llvm.sub %80, %83 : i64
          %88 = llvm.icmp "slt" %87, %15 : i64
          %89 = llvm.select %88, %87, %15 : i1, i64
          %90 = llvm.add %83, %76 : i64
          llvm.br ^bb5(%16 : i64)
        ^bb5(%91: i64):  // 2 preds: ^bb4, ^bb10
          %92 = llvm.icmp "slt" %91, %89 : i64
          llvm.cond_br %92, ^bb6(%16 : i64), ^bb11(%16 : i64)
        ^bb6(%93: i64):  // 2 preds: ^bb5, ^bb9
          %94 = llvm.icmp "slt" %93, %12 : i64
          llvm.cond_br %94, ^bb7(%16 : i64), ^bb10
        ^bb7(%95: i64):  // 2 preds: ^bb6, ^bb8
          %96 = llvm.icmp "slt" %95, %11 : i64
          llvm.cond_br %96, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %97 = llvm.add %90, %91 : i64
          %98 = llvm.mul %66, %34 overflow<nsw, nuw> : i64
          %99 = llvm.add %98, %97 overflow<nsw, nuw> : i64
          %100 = llvm.getelementptr inbounds|nuw %33[%99] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %101 = llvm.load %100 : !llvm.ptr -> i64
          %102 = llvm.add %85, %93 : i64
          %103 = llvm.add %81, %95 : i64
          %104 = llvm.mul %101, %5 overflow<nsw, nuw> : i64
          %105 = llvm.mul %13, %19 overflow<nsw, nuw> : i64
          %106 = llvm.add %104, %105 overflow<nsw, nuw> : i64
          %107 = llvm.mul %14, %6 overflow<nsw, nuw> : i64
          %108 = llvm.add %106, %107 overflow<nsw, nuw> : i64
          %109 = llvm.mul %75, %7 overflow<nsw, nuw> : i64
          %110 = llvm.add %108, %109 overflow<nsw, nuw> : i64
          %111 = llvm.mul %102, %15 overflow<nsw, nuw> : i64
          %112 = llvm.add %110, %111 overflow<nsw, nuw> : i64
          %113 = llvm.add %112, %103 overflow<nsw, nuw> : i64
          %114 = llvm.getelementptr inbounds|nuw %29[%113] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %115 = llvm.load %114 : !llvm.ptr -> f16
          %116 = llvm.mul %16, %19 overflow<nsw, nuw> : i64
          %117 = llvm.mul %91, %18 overflow<nsw, nuw> : i64
          %118 = llvm.add %116, %117 overflow<nsw, nuw> : i64
          %119 = llvm.mul %16, %18 overflow<nsw, nuw> : i64
          %120 = llvm.add %118, %119 overflow<nsw, nuw> : i64
          %121 = llvm.mul %93, %11 overflow<nsw, nuw> : i64
          %122 = llvm.add %120, %121 overflow<nsw, nuw> : i64
          %123 = llvm.add %122, %95 overflow<nsw, nuw> : i64
          %124 = llvm.getelementptr inbounds|nuw %20[%123] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %115, %124 : f16, !llvm.ptr
          %125 = llvm.add %95, %14 : i64
          llvm.br ^bb7(%125 : i64)
        ^bb9:  // pred: ^bb7
          %126 = llvm.add %93, %14 : i64
          llvm.br ^bb6(%126 : i64)
        ^bb10:  // pred: ^bb6
          %127 = llvm.add %91, %14 : i64
          llvm.br ^bb5(%127 : i64)
        ^bb11(%128: i64):  // 2 preds: ^bb5, ^bb18
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb12(%16 : i64), ^bb19
        ^bb12(%130: i64):  // 2 preds: ^bb11, ^bb17
          %131 = llvm.icmp "slt" %130, %11 : i64
          llvm.cond_br %131, ^bb13(%16 : i64), ^bb18
        ^bb13(%132: i64):  // 2 preds: ^bb12, ^bb16
          %133 = llvm.icmp "slt" %132, %89 : i64
          llvm.cond_br %133, ^bb14(%16 : i64), ^bb17
        ^bb14(%134: i64):  // 2 preds: ^bb13, ^bb15
          %135 = llvm.icmp "slt" %134, %12 : i64
          llvm.cond_br %135, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %136 = llvm.mul %16, %19 overflow<nsw, nuw> : i64
          %137 = llvm.mul %132, %18 overflow<nsw, nuw> : i64
          %138 = llvm.add %136, %137 overflow<nsw, nuw> : i64
          %139 = llvm.mul %16, %18 overflow<nsw, nuw> : i64
          %140 = llvm.add %138, %139 overflow<nsw, nuw> : i64
          %141 = llvm.mul %134, %11 overflow<nsw, nuw> : i64
          %142 = llvm.add %140, %141 overflow<nsw, nuw> : i64
          %143 = llvm.add %142, %130 overflow<nsw, nuw> : i64
          %144 = llvm.getelementptr inbounds|nuw %20[%143] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %145 = llvm.load %144 : !llvm.ptr -> f16
          %146 = llvm.add %81, %130 : i64
          %147 = llvm.add %90, %132 : i64
          %148 = llvm.add %85, %134 : i64
          %149 = llvm.mul %66, %44 overflow<nsw, nuw> : i64
          %150 = llvm.mul %75, %43 overflow<nsw, nuw> : i64
          %151 = llvm.add %149, %150 overflow<nsw, nuw> : i64
          %152 = llvm.mul %128, %42 overflow<nsw, nuw> : i64
          %153 = llvm.add %151, %152 overflow<nsw, nuw> : i64
          %154 = llvm.mul %146, %41 overflow<nsw, nuw> : i64
          %155 = llvm.add %153, %154 overflow<nsw, nuw> : i64
          %156 = llvm.mul %147, %11 overflow<nsw, nuw> : i64
          %157 = llvm.add %155, %156 overflow<nsw, nuw> : i64
          %158 = llvm.add %157, %148 overflow<nsw, nuw> : i64
          %159 = llvm.getelementptr inbounds|nuw %45[%158] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %145, %159 : f16, !llvm.ptr
          %160 = llvm.add %134, %14 : i64
          llvm.br ^bb14(%160 : i64)
        ^bb16:  // pred: ^bb14
          %161 = llvm.add %132, %14 : i64
          llvm.br ^bb13(%161 : i64)
        ^bb17:  // pred: ^bb13
          %162 = llvm.add %130, %14 : i64
          llvm.br ^bb12(%162 : i64)
        ^bb18:  // pred: ^bb12
          %163 = llvm.add %128, %14 : i64
          llvm.br ^bb11(%163 : i64)
        ^bb19:  // pred: ^bb11
          %164 = llvm.add %85, %12 : i64
          llvm.br ^bb3(%164 : i64)
        ^bb20:  // pred: ^bb3
          %165 = llvm.add %83, %15 : i64
          llvm.br ^bb2(%165 : i64)
        ^bb21:  // pred: ^bb2
          %166 = llvm.add %81, %11 : i64
          llvm.br ^bb1(%166 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_246 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_246_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_246_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<5> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_251 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_251_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_251_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(5 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_252 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_252_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_252_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(5 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_289 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_289_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_289_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<6> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_294 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_294_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_294_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(6 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_295 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_295_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_295_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(6 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_332 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_332_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_332_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<7> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_337 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_337_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_337_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(7 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_338 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_338_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_338_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(7 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_375 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_375_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_375_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<8> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_380 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_380_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_380_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(-64 : index) : i64
          %11 = llvm.mlir.constant(8 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(4 : index) : i64
          %14 = llvm.mlir.constant(1 : index) : i64
          %15 = llvm.mlir.constant(64 : index) : i64
          %16 = llvm.mlir.constant(200704000 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(256 : index) : i64
          %19 = llvm.mlir.constant(8192 : index) : i64
          %20 = llvm.alloca %19 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.zext %24 : i32 to i64
          %26 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %27 = llvm.load %26 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%27, %15 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %25, %4 : i64
          llvm.intr.assume %5 ["align"(%31, %15 : !llvm.ptr, i64)] : i1
          %33 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %34 = llvm.extractvalue %33[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %35 = llvm.getelementptr %34[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %36 = llvm.load %35 : !llvm.ptr -> !llvm.ptr
          %37 = llvm.mul %16, %2 : i64
          %38 = llvm.udiv %37, %3 : i64
          %39 = llvm.mul %25, %1 : i64
          %40 = llvm.mul %39, %11 : i64
          %41 = llvm.mul %40, %13 : i64
          %42 = llvm.getelementptr %36[%38] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%42, %15 : !llvm.ptr, i64)] : i1
          %43 = llvm.icmp "sle" %25, %17 : i64
          %44 = llvm.sub %17, %25 : i64
          %45 = llvm.sub %25, %14 : i64
          %46 = llvm.select %43, %44, %45 : i1, i64
          %47 = llvm.sdiv %46, %15 : i64
          %48 = llvm.sub %17, %47 : i64
          %49 = llvm.add %47, %14 : i64
          %50 = llvm.select %43, %48, %49 : i1, i64
          %51 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %52 = llvm.extractvalue %51[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %53 = llvm.zext %52 : i32 to i64
          %54 = llvm.mul %50, %13 overflow<nsw, nuw> : i64
          %55 = llvm.sdiv %53, %54 : i64
          %56 = llvm.mul %55, %54 : i64
          %57 = llvm.icmp "ne" %53, %56 : i64
          %58 = llvm.icmp "slt" %53, %17 : i64
          %59 = llvm.icmp "slt" %54, %17 : i64
          %60 = llvm.icmp "ne" %58, %59 : i1
          %61 = llvm.and %57, %60 : i1
          %62 = llvm.add %55, %9 : i64
          %63 = llvm.select %61, %62, %55 : i1, i64
          %64 = llvm.srem %53, %54 : i64
          %65 = llvm.icmp "slt" %64, %17 : i64
          %66 = llvm.add %64, %54 overflow<nsw> : i64
          %67 = llvm.select %65, %66, %64 : i1, i64
          %68 = llvm.sdiv %67, %13 : i64
          %69 = llvm.srem %53, %13 : i64
          %70 = llvm.icmp "slt" %69, %17 : i64
          %71 = llvm.add %69, %13 overflow<nsw> : i64
          %72 = llvm.select %70, %71, %69 : i1, i64
          %73 = llvm.mul %68, %15 overflow<nsw> : i64
          %74 = llvm.mul %68, %10 overflow<nsw> : i64
          %75 = llvm.add %74, %25 : i64
          %76 = llvm.icmp "slt" %75, %15 : i64
          %77 = llvm.select %76, %75, %15 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%78: i64):  // 2 preds: ^bb0, ^bb19
          %79 = llvm.icmp "slt" %78, %77 : i64
          llvm.cond_br %79, ^bb2(%17 : i64), ^bb20
        ^bb2(%80: i64):  // 2 preds: ^bb1, ^bb18
          %81 = llvm.icmp "slt" %80, %15 : i64
          llvm.cond_br %81, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %82 = llvm.sub %77, %78 : i64
          %83 = llvm.icmp "slt" %82, %12 : i64
          %84 = llvm.select %83, %82, %12 : i1, i64
          %85 = llvm.add %78, %73 : i64
          llvm.br ^bb4(%17 : i64)
        ^bb4(%86: i64):  // 2 preds: ^bb3, ^bb9
          %87 = llvm.icmp "slt" %86, %84 : i64
          llvm.cond_br %87, ^bb5(%17 : i64), ^bb10(%17 : i64)
        ^bb5(%88: i64):  // 2 preds: ^bb4, ^bb8
          %89 = llvm.icmp "slt" %88, %12 : i64
          llvm.cond_br %89, ^bb6(%17 : i64), ^bb9
        ^bb6(%90: i64):  // 2 preds: ^bb5, ^bb7
          %91 = llvm.icmp "slt" %90, %11 : i64
          llvm.cond_br %91, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %92 = llvm.add %85, %86 : i64
          %93 = llvm.mul %63, %32 overflow<nsw, nuw> : i64
          %94 = llvm.add %93, %92 overflow<nsw, nuw> : i64
          %95 = llvm.getelementptr inbounds|nuw %31[%94] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %96 = llvm.load %95 : !llvm.ptr -> i64
          %97 = llvm.add %80, %90 : i64
          %98 = llvm.mul %96, %6 overflow<nsw, nuw> : i64
          %99 = llvm.mul %11, %7 overflow<nsw, nuw> : i64
          %100 = llvm.add %98, %99 overflow<nsw, nuw> : i64
          %101 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %102 = llvm.add %100, %101 overflow<nsw, nuw> : i64
          %103 = llvm.mul %72, %8 overflow<nsw, nuw> : i64
          %104 = llvm.add %102, %103 overflow<nsw, nuw> : i64
          %105 = llvm.mul %88, %15 overflow<nsw, nuw> : i64
          %106 = llvm.add %104, %105 overflow<nsw, nuw> : i64
          %107 = llvm.add %106, %97 overflow<nsw, nuw> : i64
          %108 = llvm.getelementptr inbounds|nuw %27[%107] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %109 = llvm.load %108 : !llvm.ptr -> f16
          %110 = llvm.mul %86, %18 overflow<nsw, nuw> : i64
          %111 = llvm.add %101, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %17, %18 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.mul %88, %11 overflow<nsw, nuw> : i64
          %115 = llvm.add %113, %114 overflow<nsw, nuw> : i64
          %116 = llvm.add %115, %90 overflow<nsw, nuw> : i64
          %117 = llvm.getelementptr inbounds|nuw %20[%116] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %109, %117 : f16, !llvm.ptr
          %118 = llvm.add %90, %14 : i64
          llvm.br ^bb6(%118 : i64)
        ^bb8:  // pred: ^bb6
          %119 = llvm.add %88, %14 : i64
          llvm.br ^bb5(%119 : i64)
        ^bb9:  // pred: ^bb5
          %120 = llvm.add %86, %14 : i64
          llvm.br ^bb4(%120 : i64)
        ^bb10(%121: i64):  // 2 preds: ^bb4, ^bb17
          %122 = llvm.icmp "slt" %121, %11 : i64
          llvm.cond_br %122, ^bb11(%17 : i64), ^bb18
        ^bb11(%123: i64):  // 2 preds: ^bb10, ^bb16
          %124 = llvm.icmp "slt" %123, %84 : i64
          llvm.cond_br %124, ^bb12(%17 : i64), ^bb17
        ^bb12(%125: i64):  // 2 preds: ^bb11, ^bb15
          %126 = llvm.icmp "slt" %125, %12 : i64
          llvm.cond_br %126, ^bb13(%17 : i64), ^bb16
        ^bb13(%127: i64):  // 2 preds: ^bb12, ^bb14
          %128 = llvm.icmp "slt" %127, %11 : i64
          llvm.cond_br %128, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %129 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %130 = llvm.mul %123, %18 overflow<nsw, nuw> : i64
          %131 = llvm.add %129, %130 overflow<nsw, nuw> : i64
          %132 = llvm.mul %17, %18 overflow<nsw, nuw> : i64
          %133 = llvm.add %131, %132 overflow<nsw, nuw> : i64
          %134 = llvm.mul %125, %11 overflow<nsw, nuw> : i64
          %135 = llvm.add %133, %134 overflow<nsw, nuw> : i64
          %136 = llvm.add %135, %127 overflow<nsw, nuw> : i64
          %137 = llvm.getelementptr inbounds|nuw %20[%136] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %138 = llvm.load %137 : !llvm.ptr -> f16
          %139 = llvm.add %85, %123 : i64
          %140 = llvm.add %80, %127 : i64
          %141 = llvm.mul %63, %41 overflow<nsw, nuw> : i64
          %142 = llvm.mul %72, %40 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.mul %121, %39 overflow<nsw, nuw> : i64
          %145 = llvm.add %143, %144 overflow<nsw, nuw> : i64
          %146 = llvm.mul %139, %8 overflow<nsw, nuw> : i64
          %147 = llvm.add %145, %146 overflow<nsw, nuw> : i64
          %148 = llvm.mul %125, %15 overflow<nsw, nuw> : i64
          %149 = llvm.add %147, %148 overflow<nsw, nuw> : i64
          %150 = llvm.add %149, %140 overflow<nsw, nuw> : i64
          %151 = llvm.getelementptr inbounds|nuw %42[%150] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %138, %151 : f16, !llvm.ptr
          %152 = llvm.add %127, %14 : i64
          llvm.br ^bb13(%152 : i64)
        ^bb15:  // pred: ^bb13
          %153 = llvm.add %125, %14 : i64
          llvm.br ^bb12(%153 : i64)
        ^bb16:  // pred: ^bb12
          %154 = llvm.add %123, %14 : i64
          llvm.br ^bb11(%154 : i64)
        ^bb17:  // pred: ^bb11
          %155 = llvm.add %121, %14 : i64
          llvm.br ^bb10(%155 : i64)
        ^bb18:  // pred: ^bb10
          %156 = llvm.add %80, %11 : i64
          llvm.br ^bb2(%156 : i64)
        ^bb19:  // pred: ^bb2
          %157 = llvm.add %78, %12 : i64
          llvm.br ^bb1(%157 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_381 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_381_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_381_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(-64 : index) : i64
          %11 = llvm.mlir.constant(32 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(4 : index) : i64
          %14 = llvm.mlir.constant(1 : index) : i64
          %15 = llvm.mlir.constant(64 : index) : i64
          %16 = llvm.mlir.constant(0 : index) : i64
          %17 = llvm.mlir.constant(32 : i64) : i64
          %18 = llvm.mlir.constant(256 : index) : i64
          %19 = llvm.mlir.constant(16384 : index) : i64
          %20 = llvm.alloca %19 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %21 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %22 = llvm.extractvalue %21[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.load %22 : !llvm.ptr -> i32
          %24 = llvm.getelementptr %22[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %23 : i32 to i64
          %27 = llvm.zext %25 : i32 to i64
          %28 = llvm.extractvalue %21[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %29 = llvm.load %28 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%29, %15 : !llvm.ptr, i64)] : i1
          %30 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %31 = llvm.extractvalue %30[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %32 = llvm.getelementptr %31[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %33 = llvm.load %32 : !llvm.ptr -> !llvm.ptr
          %34 = llvm.mul %27, %3 : i64
          llvm.intr.assume %4 ["align"(%33, %15 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.getelementptr %36[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %38 = llvm.load %37 : !llvm.ptr -> !llvm.ptr
          %39 = llvm.mul %26, %1 : i64
          %40 = llvm.udiv %39, %2 : i64
          %41 = llvm.mul %27, %17 : i64
          %42 = llvm.mul %41, %15 : i64
          %43 = llvm.mul %42, %12 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.getelementptr %38[%40] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%45, %8 : !llvm.ptr, i64)] : i1
          %46 = llvm.icmp "sle" %27, %16 : i64
          %47 = llvm.sub %16, %27 : i64
          %48 = llvm.sub %27, %14 : i64
          %49 = llvm.select %46, %47, %48 : i1, i64
          %50 = llvm.sdiv %49, %15 : i64
          %51 = llvm.sub %16, %50 : i64
          %52 = llvm.add %50, %14 : i64
          %53 = llvm.select %46, %51, %52 : i1, i64
          %54 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %55 = llvm.extractvalue %54[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %56 = llvm.zext %55 : i32 to i64
          %57 = llvm.mul %53, %13 overflow<nsw, nuw> : i64
          %58 = llvm.sdiv %56, %57 : i64
          %59 = llvm.mul %58, %57 : i64
          %60 = llvm.icmp "ne" %56, %59 : i64
          %61 = llvm.icmp "slt" %56, %16 : i64
          %62 = llvm.icmp "slt" %57, %16 : i64
          %63 = llvm.icmp "ne" %61, %62 : i1
          %64 = llvm.and %60, %63 : i1
          %65 = llvm.add %58, %9 : i64
          %66 = llvm.select %64, %65, %58 : i1, i64
          %67 = llvm.srem %56, %57 : i64
          %68 = llvm.icmp "slt" %67, %16 : i64
          %69 = llvm.add %67, %57 overflow<nsw> : i64
          %70 = llvm.select %68, %69, %67 : i1, i64
          %71 = llvm.sdiv %70, %13 : i64
          %72 = llvm.srem %56, %13 : i64
          %73 = llvm.icmp "slt" %72, %16 : i64
          %74 = llvm.add %72, %13 overflow<nsw> : i64
          %75 = llvm.select %73, %74, %72 : i1, i64
          %76 = llvm.mul %71, %15 overflow<nsw> : i64
          %77 = llvm.mul %71, %10 overflow<nsw> : i64
          %78 = llvm.add %77, %27 : i64
          %79 = llvm.icmp "slt" %78, %15 : i64
          %80 = llvm.select %79, %78, %15 : i1, i64
          llvm.br ^bb1(%16 : i64)
        ^bb1(%81: i64):  // 2 preds: ^bb0, ^bb21
          %82 = llvm.icmp "slt" %81, %15 : i64
          llvm.cond_br %82, ^bb2(%16 : i64), ^bb22
        ^bb2(%83: i64):  // 2 preds: ^bb1, ^bb20
          %84 = llvm.icmp "slt" %83, %80 : i64
          llvm.cond_br %84, ^bb3(%16 : i64), ^bb21
        ^bb3(%85: i64):  // 2 preds: ^bb2, ^bb19
          %86 = llvm.icmp "slt" %85, %11 : i64
          llvm.cond_br %86, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %87 = llvm.sub %80, %83 : i64
          %88 = llvm.icmp "slt" %87, %15 : i64
          %89 = llvm.select %88, %87, %15 : i1, i64
          %90 = llvm.add %83, %76 : i64
          llvm.br ^bb5(%16 : i64)
        ^bb5(%91: i64):  // 2 preds: ^bb4, ^bb10
          %92 = llvm.icmp "slt" %91, %89 : i64
          llvm.cond_br %92, ^bb6(%16 : i64), ^bb11(%16 : i64)
        ^bb6(%93: i64):  // 2 preds: ^bb5, ^bb9
          %94 = llvm.icmp "slt" %93, %12 : i64
          llvm.cond_br %94, ^bb7(%16 : i64), ^bb10
        ^bb7(%95: i64):  // 2 preds: ^bb6, ^bb8
          %96 = llvm.icmp "slt" %95, %11 : i64
          llvm.cond_br %96, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %97 = llvm.add %90, %91 : i64
          %98 = llvm.mul %66, %34 overflow<nsw, nuw> : i64
          %99 = llvm.add %98, %97 overflow<nsw, nuw> : i64
          %100 = llvm.getelementptr inbounds|nuw %33[%99] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %101 = llvm.load %100 : !llvm.ptr -> i64
          %102 = llvm.add %85, %93 : i64
          %103 = llvm.add %81, %95 : i64
          %104 = llvm.mul %101, %5 overflow<nsw, nuw> : i64
          %105 = llvm.mul %12, %19 overflow<nsw, nuw> : i64
          %106 = llvm.add %104, %105 overflow<nsw, nuw> : i64
          %107 = llvm.mul %14, %6 overflow<nsw, nuw> : i64
          %108 = llvm.add %106, %107 overflow<nsw, nuw> : i64
          %109 = llvm.mul %75, %7 overflow<nsw, nuw> : i64
          %110 = llvm.add %108, %109 overflow<nsw, nuw> : i64
          %111 = llvm.mul %102, %15 overflow<nsw, nuw> : i64
          %112 = llvm.add %110, %111 overflow<nsw, nuw> : i64
          %113 = llvm.add %112, %103 overflow<nsw, nuw> : i64
          %114 = llvm.getelementptr inbounds|nuw %29[%113] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %115 = llvm.load %114 : !llvm.ptr -> f16
          %116 = llvm.mul %16, %19 overflow<nsw, nuw> : i64
          %117 = llvm.mul %91, %18 overflow<nsw, nuw> : i64
          %118 = llvm.add %116, %117 overflow<nsw, nuw> : i64
          %119 = llvm.mul %16, %18 overflow<nsw, nuw> : i64
          %120 = llvm.add %118, %119 overflow<nsw, nuw> : i64
          %121 = llvm.mul %93, %11 overflow<nsw, nuw> : i64
          %122 = llvm.add %120, %121 overflow<nsw, nuw> : i64
          %123 = llvm.add %122, %95 overflow<nsw, nuw> : i64
          %124 = llvm.getelementptr inbounds|nuw %20[%123] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %115, %124 : f16, !llvm.ptr
          %125 = llvm.add %95, %14 : i64
          llvm.br ^bb7(%125 : i64)
        ^bb9:  // pred: ^bb7
          %126 = llvm.add %93, %14 : i64
          llvm.br ^bb6(%126 : i64)
        ^bb10:  // pred: ^bb6
          %127 = llvm.add %91, %14 : i64
          llvm.br ^bb5(%127 : i64)
        ^bb11(%128: i64):  // 2 preds: ^bb5, ^bb18
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb12(%16 : i64), ^bb19
        ^bb12(%130: i64):  // 2 preds: ^bb11, ^bb17
          %131 = llvm.icmp "slt" %130, %11 : i64
          llvm.cond_br %131, ^bb13(%16 : i64), ^bb18
        ^bb13(%132: i64):  // 2 preds: ^bb12, ^bb16
          %133 = llvm.icmp "slt" %132, %89 : i64
          llvm.cond_br %133, ^bb14(%16 : i64), ^bb17
        ^bb14(%134: i64):  // 2 preds: ^bb13, ^bb15
          %135 = llvm.icmp "slt" %134, %12 : i64
          llvm.cond_br %135, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %136 = llvm.mul %16, %19 overflow<nsw, nuw> : i64
          %137 = llvm.mul %132, %18 overflow<nsw, nuw> : i64
          %138 = llvm.add %136, %137 overflow<nsw, nuw> : i64
          %139 = llvm.mul %16, %18 overflow<nsw, nuw> : i64
          %140 = llvm.add %138, %139 overflow<nsw, nuw> : i64
          %141 = llvm.mul %134, %11 overflow<nsw, nuw> : i64
          %142 = llvm.add %140, %141 overflow<nsw, nuw> : i64
          %143 = llvm.add %142, %130 overflow<nsw, nuw> : i64
          %144 = llvm.getelementptr inbounds|nuw %20[%143] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %145 = llvm.load %144 : !llvm.ptr -> f16
          %146 = llvm.add %81, %130 : i64
          %147 = llvm.add %90, %132 : i64
          %148 = llvm.add %85, %134 : i64
          %149 = llvm.mul %66, %44 overflow<nsw, nuw> : i64
          %150 = llvm.mul %75, %43 overflow<nsw, nuw> : i64
          %151 = llvm.add %149, %150 overflow<nsw, nuw> : i64
          %152 = llvm.mul %128, %42 overflow<nsw, nuw> : i64
          %153 = llvm.add %151, %152 overflow<nsw, nuw> : i64
          %154 = llvm.mul %146, %41 overflow<nsw, nuw> : i64
          %155 = llvm.add %153, %154 overflow<nsw, nuw> : i64
          %156 = llvm.mul %147, %11 overflow<nsw, nuw> : i64
          %157 = llvm.add %155, %156 overflow<nsw, nuw> : i64
          %158 = llvm.add %157, %148 overflow<nsw, nuw> : i64
          %159 = llvm.getelementptr inbounds|nuw %45[%158] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %145, %159 : f16, !llvm.ptr
          %160 = llvm.add %134, %14 : i64
          llvm.br ^bb14(%160 : i64)
        ^bb16:  // pred: ^bb14
          %161 = llvm.add %132, %14 : i64
          llvm.br ^bb13(%161 : i64)
        ^bb17:  // pred: ^bb13
          %162 = llvm.add %130, %14 : i64
          llvm.br ^bb12(%162 : i64)
        ^bb18:  // pred: ^bb12
          %163 = llvm.add %128, %14 : i64
          llvm.br ^bb11(%163 : i64)
        ^bb19:  // pred: ^bb11
          %164 = llvm.add %85, %12 : i64
          llvm.br ^bb3(%164 : i64)
        ^bb20:  // pred: ^bb3
          %165 = llvm.add %83, %15 : i64
          llvm.br ^bb2(%165 : i64)
        ^bb21:  // pred: ^bb2
          %166 = llvm.add %81, %11 : i64
          llvm.br ^bb1(%166 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_418 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_418_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_418_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<9> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_423 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_423_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_423_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(9 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_424 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_424_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_424_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(9 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_461 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_461_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_461_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<10> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_466 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_466_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_466_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(10 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_467 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_467_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_467_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(10 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_504 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_504_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_504_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<11> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_509 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_509_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_509_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(11 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_510 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_510_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_510_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(11 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_547 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_547_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_547_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<12> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_552 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_552_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_552_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(12 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_553 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_553_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_553_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(12 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_590 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_590_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_590_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<13> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_595 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_595_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_595_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(13 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_596 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_596_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_596_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(13 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_633 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_633_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_633_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<14> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_638 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_638_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_638_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(14 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_639 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_639_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_639_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(14 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_676 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_676_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_676_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<15> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_681 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_681_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_681_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(15 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_682 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_682_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_682_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(15 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_719 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_719_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_719_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<16> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_724 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_724_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_724_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(16 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_725 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_725_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_725_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(16 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_762 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_762_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_762_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<17> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_767 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_767_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_767_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(17 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_768 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_768_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_768_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(17 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_805 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_805_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_805_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<18> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_810 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_810_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_810_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(18 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_811 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_811_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_811_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(18 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_848 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_848_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_848_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<19> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_853 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_853_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_853_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(19 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_854 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_854_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_854_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(19 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_891 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_891_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_891_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<20> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_896 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_896_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_896_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(20 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_897 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_897_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_897_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(20 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_934 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_934_elementwise_4_i64 ordinal(0) layout(#pipeline_layout2) count(%arg0: !hal.device, %arg1: index) -> (index, index, index) {
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %c1, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_934_elementwise_4_i64(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(3 : i64) : i64
          %1 = llvm.mlir.constant(2 : i64) : i64
          %2 = llvm.mlir.constant(0 : i64) : i64
          %3 = llvm.mlir.constant(0 : i32) : i32
          %4 = llvm.mlir.poison : vector<4xi64>
          %5 = llvm.mlir.constant(dense<[0, 1, 2, 3]> : vector<4xindex>) : vector<4xi64>
          %6 = llvm.mlir.constant(1 : i64) : i64
          %7 = llvm.mlir.constant(64 : index) : i64
          %8 = llvm.mlir.constant(true) : i1
          %9 = llvm.mlir.constant(8 : i64) : i64
          %10 = llvm.mlir.constant(64 : i64) : i64
          %11 = llvm.mlir.constant(dense<2> : vector<4xi64>) : vector<4xi64>
          %12 = llvm.mlir.constant(dense<21> : vector<4xi64>) : vector<4xi64>
          %13 = llvm.mlir.constant(dense<22> : vector<4xi64>) : vector<4xi64>
          %14 = llvm.mlir.constant(dense<0> : vector<4xi64>) : vector<4xi64>
          %15 = llvm.mlir.constant(0 : index) : i64
          %16 = llvm.mlir.constant(18944 : index) : i64
          %17 = llvm.mlir.constant(37504 : index) : i64
          %18 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %19 = llvm.extractvalue %18[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %20 = llvm.load %19 : !llvm.ptr -> i32
          %21 = llvm.zext %20 : i32 to i64
          %22 = llvm.extractvalue %18[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %23 = llvm.getelementptr %22[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %24 = llvm.load %23 : !llvm.ptr -> !llvm.ptr
          %25 = llvm.mul %16, %9 : i64
          %26 = llvm.udiv %25, %10 : i64
          %27 = llvm.getelementptr %24[%26] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%27, %7 : !llvm.ptr, i64)] : i1
          %28 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %29 = llvm.extractvalue %28[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.getelementptr %29[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %31 = llvm.load %30 : !llvm.ptr -> !llvm.ptr
          %32 = llvm.mul %17, %9 : i64
          %33 = llvm.udiv %32, %10 : i64
          %34 = llvm.getelementptr %31[%33] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          llvm.intr.assume %8 ["align"(%34, %7 : !llvm.ptr, i64)] : i1
          %35 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %36 = llvm.extractvalue %35[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %21, %6 : i64
          llvm.intr.assume %8 ["align"(%37, %7 : !llvm.ptr, i64)] : i1
          %39 = llvm.load %27 {alignment = 8 : i64} : !llvm.ptr -> vector<4xi64>
          %40 = llvm.insertelement %21, %4[%3 : i32] : vector<4xi64>
          %41 = llvm.shufflevector %40, %4 [0, 0, 0, 0] : vector<4xi64> 
          %42 = llvm.mul %41, %5 : vector<4xi64>
          %43 = llvm.add %39, %42 : vector<4xi64>
          %44 = llvm.extractelement %43[%2 : i64] : vector<4xi64>
          %45 = llvm.mul %38, %15 : i64
          %46 = llvm.add %45, %44 : i64
          %47 = llvm.getelementptr %37[%46] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %48 = llvm.load %47 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %49 = llvm.extractelement %48[%2 : i64] : vector<1xi64>
          %50 = llvm.insertelement %49, %14[%2 : i64] : vector<4xi64>
          %51 = llvm.extractelement %43[%6 : i64] : vector<4xi64>
          %52 = llvm.add %45, %51 : i64
          %53 = llvm.getelementptr %37[%52] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %54 = llvm.load %53 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %55 = llvm.extractelement %54[%2 : i64] : vector<1xi64>
          %56 = llvm.insertelement %55, %50[%6 : i64] : vector<4xi64>
          %57 = llvm.extractelement %43[%1 : i64] : vector<4xi64>
          %58 = llvm.add %45, %57 : i64
          %59 = llvm.getelementptr %37[%58] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %60 = llvm.load %59 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %61 = llvm.extractelement %60[%2 : i64] : vector<1xi64>
          %62 = llvm.insertelement %61, %56[%1 : i64] : vector<4xi64>
          %63 = llvm.extractelement %43[%0 : i64] : vector<4xi64>
          %64 = llvm.add %45, %63 : i64
          %65 = llvm.getelementptr %37[%64] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %66 = llvm.load %65 {alignment = 8 : i64} : !llvm.ptr -> vector<1xi64>
          %67 = llvm.extractelement %66[%2 : i64] : vector<1xi64>
          %68 = llvm.insertelement %67, %62[%0 : i64] : vector<4xi64>
          %69 = llvm.mul %68, %13 : vector<4xi64>
          %70 = llvm.add %69, %12 : vector<4xi64>
          %71 = llvm.mul %70, %11 : vector<4xi64>
          llvm.store %71, %34 {alignment = 8 : i64} : vector<4xi64>, !llvm.ptr
          llvm.return %3 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_939 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_939_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout15) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_939_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(2048 : i64) : i64
          %2 = llvm.mlir.constant(8 : i64) : i64
          %3 = llvm.mlir.constant(16 : i64) : i64
          %4 = llvm.mlir.constant(1 : i64) : i64
          %5 = llvm.mlir.constant(true) : i1
          %6 = llvm.mlir.constant(360448 : index) : i64
          %7 = llvm.mlir.constant(16384 : index) : i64
          %8 = llvm.mlir.constant(2048 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(21 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(8 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(200704000 : index) : i64
          %18 = llvm.mlir.constant(0 : index) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(8192 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.getelementptr %23[2] : (!llvm.ptr) -> !llvm.ptr, i32
          %25 = llvm.load %24 : !llvm.ptr -> i32
          %26 = llvm.zext %25 : i32 to i64
          %27 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %5 ["align"(%28, %16 : !llvm.ptr, i64)] : i1
          %29 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %30 = llvm.extractvalue %29[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %31 = llvm.getelementptr %30[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %32 = llvm.load %31 : !llvm.ptr -> !llvm.ptr
          %33 = llvm.mul %26, %4 : i64
          llvm.intr.assume %5 ["align"(%32, %16 : !llvm.ptr, i64)] : i1
          %34 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %35 = llvm.extractvalue %34[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %36 = llvm.getelementptr %35[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %37 = llvm.load %36 : !llvm.ptr -> !llvm.ptr
          %38 = llvm.mul %17, %2 : i64
          %39 = llvm.udiv %38, %3 : i64
          %40 = llvm.mul %26, %1 : i64
          %41 = llvm.mul %40, %12 : i64
          %42 = llvm.mul %41, %14 : i64
          %43 = llvm.getelementptr %37[%39] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %5 ["align"(%43, %16 : !llvm.ptr, i64)] : i1
          %44 = llvm.icmp "sle" %26, %18 : i64
          %45 = llvm.sub %18, %26 : i64
          %46 = llvm.sub %26, %15 : i64
          %47 = llvm.select %44, %45, %46 : i1, i64
          %48 = llvm.sdiv %47, %16 : i64
          %49 = llvm.sub %18, %48 : i64
          %50 = llvm.add %48, %15 : i64
          %51 = llvm.select %44, %49, %50 : i1, i64
          %52 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %53 = llvm.extractvalue %52[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %54 = llvm.zext %53 : i32 to i64
          %55 = llvm.mul %51, %14 overflow<nsw, nuw> : i64
          %56 = llvm.sdiv %54, %55 : i64
          %57 = llvm.mul %56, %55 : i64
          %58 = llvm.icmp "ne" %54, %57 : i64
          %59 = llvm.icmp "slt" %54, %18 : i64
          %60 = llvm.icmp "slt" %55, %18 : i64
          %61 = llvm.icmp "ne" %59, %60 : i1
          %62 = llvm.and %58, %61 : i1
          %63 = llvm.add %56, %9 : i64
          %64 = llvm.select %62, %63, %56 : i1, i64
          %65 = llvm.srem %54, %55 : i64
          %66 = llvm.icmp "slt" %65, %18 : i64
          %67 = llvm.add %65, %55 overflow<nsw> : i64
          %68 = llvm.select %66, %67, %65 : i1, i64
          %69 = llvm.sdiv %68, %14 : i64
          %70 = llvm.srem %54, %14 : i64
          %71 = llvm.icmp "slt" %70, %18 : i64
          %72 = llvm.add %70, %14 overflow<nsw> : i64
          %73 = llvm.select %71, %72, %70 : i1, i64
          %74 = llvm.mul %69, %16 overflow<nsw> : i64
          %75 = llvm.mul %69, %11 overflow<nsw> : i64
          %76 = llvm.add %75, %26 : i64
          %77 = llvm.icmp "slt" %76, %16 : i64
          %78 = llvm.select %77, %76, %16 : i1, i64
          llvm.br ^bb1(%18 : i64)
        ^bb1(%79: i64):  // 2 preds: ^bb0, ^bb19
          %80 = llvm.icmp "slt" %79, %78 : i64
          llvm.cond_br %80, ^bb2(%18 : i64), ^bb20
        ^bb2(%81: i64):  // 2 preds: ^bb1, ^bb18
          %82 = llvm.icmp "slt" %81, %16 : i64
          llvm.cond_br %82, ^bb3, ^bb19
        ^bb3:  // pred: ^bb2
          %83 = llvm.sub %78, %79 : i64
          %84 = llvm.icmp "slt" %83, %13 : i64
          %85 = llvm.select %84, %83, %13 : i1, i64
          %86 = llvm.add %79, %74 : i64
          llvm.br ^bb4(%18 : i64)
        ^bb4(%87: i64):  // 2 preds: ^bb3, ^bb9
          %88 = llvm.icmp "slt" %87, %85 : i64
          llvm.cond_br %88, ^bb5(%18 : i64), ^bb10(%18 : i64)
        ^bb5(%89: i64):  // 2 preds: ^bb4, ^bb8
          %90 = llvm.icmp "slt" %89, %13 : i64
          llvm.cond_br %90, ^bb6(%18 : i64), ^bb9
        ^bb6(%91: i64):  // 2 preds: ^bb5, ^bb7
          %92 = llvm.icmp "slt" %91, %12 : i64
          llvm.cond_br %92, ^bb7, ^bb8
        ^bb7:  // pred: ^bb6
          %93 = llvm.add %86, %87 : i64
          %94 = llvm.mul %64, %33 overflow<nsw, nuw> : i64
          %95 = llvm.add %94, %93 overflow<nsw, nuw> : i64
          %96 = llvm.getelementptr inbounds|nuw %32[%95] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %97 = llvm.load %96 : !llvm.ptr -> i64
          %98 = llvm.add %81, %91 : i64
          %99 = llvm.mul %97, %6 overflow<nsw, nuw> : i64
          %100 = llvm.mul %10, %7 overflow<nsw, nuw> : i64
          %101 = llvm.add %99, %100 overflow<nsw, nuw> : i64
          %102 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %103 = llvm.add %101, %102 overflow<nsw, nuw> : i64
          %104 = llvm.mul %73, %8 overflow<nsw, nuw> : i64
          %105 = llvm.add %103, %104 overflow<nsw, nuw> : i64
          %106 = llvm.mul %89, %16 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.add %107, %98 overflow<nsw, nuw> : i64
          %109 = llvm.getelementptr inbounds|nuw %28[%108] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %110 = llvm.load %109 : !llvm.ptr -> f16
          %111 = llvm.mul %87, %19 overflow<nsw, nuw> : i64
          %112 = llvm.add %102, %111 overflow<nsw, nuw> : i64
          %113 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %114 = llvm.add %112, %113 overflow<nsw, nuw> : i64
          %115 = llvm.mul %89, %12 overflow<nsw, nuw> : i64
          %116 = llvm.add %114, %115 overflow<nsw, nuw> : i64
          %117 = llvm.add %116, %91 overflow<nsw, nuw> : i64
          %118 = llvm.getelementptr inbounds|nuw %21[%117] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %110, %118 : f16, !llvm.ptr
          %119 = llvm.add %91, %15 : i64
          llvm.br ^bb6(%119 : i64)
        ^bb8:  // pred: ^bb6
          %120 = llvm.add %89, %15 : i64
          llvm.br ^bb5(%120 : i64)
        ^bb9:  // pred: ^bb5
          %121 = llvm.add %87, %15 : i64
          llvm.br ^bb4(%121 : i64)
        ^bb10(%122: i64):  // 2 preds: ^bb4, ^bb17
          %123 = llvm.icmp "slt" %122, %12 : i64
          llvm.cond_br %123, ^bb11(%18 : i64), ^bb18
        ^bb11(%124: i64):  // 2 preds: ^bb10, ^bb16
          %125 = llvm.icmp "slt" %124, %85 : i64
          llvm.cond_br %125, ^bb12(%18 : i64), ^bb17
        ^bb12(%126: i64):  // 2 preds: ^bb11, ^bb15
          %127 = llvm.icmp "slt" %126, %13 : i64
          llvm.cond_br %127, ^bb13(%18 : i64), ^bb16
        ^bb13(%128: i64):  // 2 preds: ^bb12, ^bb14
          %129 = llvm.icmp "slt" %128, %12 : i64
          llvm.cond_br %129, ^bb14, ^bb15
        ^bb14:  // pred: ^bb13
          %130 = llvm.mul %18, %20 overflow<nsw, nuw> : i64
          %131 = llvm.mul %124, %19 overflow<nsw, nuw> : i64
          %132 = llvm.add %130, %131 overflow<nsw, nuw> : i64
          %133 = llvm.mul %18, %19 overflow<nsw, nuw> : i64
          %134 = llvm.add %132, %133 overflow<nsw, nuw> : i64
          %135 = llvm.mul %126, %12 overflow<nsw, nuw> : i64
          %136 = llvm.add %134, %135 overflow<nsw, nuw> : i64
          %137 = llvm.add %136, %128 overflow<nsw, nuw> : i64
          %138 = llvm.getelementptr inbounds|nuw %21[%137] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %139 = llvm.load %138 : !llvm.ptr -> f16
          %140 = llvm.add %86, %124 : i64
          %141 = llvm.add %81, %128 : i64
          %142 = llvm.mul %64, %42 overflow<nsw, nuw> : i64
          %143 = llvm.mul %73, %41 overflow<nsw, nuw> : i64
          %144 = llvm.add %142, %143 overflow<nsw, nuw> : i64
          %145 = llvm.mul %122, %40 overflow<nsw, nuw> : i64
          %146 = llvm.add %144, %145 overflow<nsw, nuw> : i64
          %147 = llvm.mul %140, %8 overflow<nsw, nuw> : i64
          %148 = llvm.add %146, %147 overflow<nsw, nuw> : i64
          %149 = llvm.mul %126, %16 overflow<nsw, nuw> : i64
          %150 = llvm.add %148, %149 overflow<nsw, nuw> : i64
          %151 = llvm.add %150, %141 overflow<nsw, nuw> : i64
          %152 = llvm.getelementptr inbounds|nuw %43[%151] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %139, %152 : f16, !llvm.ptr
          %153 = llvm.add %128, %15 : i64
          llvm.br ^bb13(%153 : i64)
        ^bb15:  // pred: ^bb13
          %154 = llvm.add %126, %15 : i64
          llvm.br ^bb12(%154 : i64)
        ^bb16:  // pred: ^bb12
          %155 = llvm.add %124, %15 : i64
          llvm.br ^bb11(%155 : i64)
        ^bb17:  // pred: ^bb11
          %156 = llvm.add %122, %15 : i64
          llvm.br ^bb10(%156 : i64)
        ^bb18:  // pred: ^bb10
          %157 = llvm.add %81, %12 : i64
          llvm.br ^bb2(%157 : i64)
        ^bb19:  // pred: ^bb2
          %158 = llvm.add %79, %13 : i64
          llvm.br ^bb1(%158 : i64)
        ^bb20:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_940 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_940_gather_4xDx4x32x64xf16_generic ordinal(0) layout(#pipeline_layout16) count(%arg0: !hal.device, %arg1: index, %arg2: index) -> (index, index, index) {
        %c64 = arith.constant 64 : index
        %c0 = arith.constant 0 : index
        %c1 = arith.constant 1 : index
        %0 = arith.cmpi sle, %arg2, %c0 : index
        %1 = arith.subi %c0, %arg2 : index
        %2 = arith.subi %arg2, %c1 : index
        %3 = arith.select %0, %1, %2 : index
        %4 = arith.divsi %3, %c64 : index
        %5 = arith.subi %c0, %4 : index
        %6 = arith.addi %4, %c1 : index
        %7 = arith.select %0, %5, %6 : index
        %c16 = arith.constant 16 : index
        %8 = arith.muli %7, %c16 overflow<nsw> : index
        %c1_0 = arith.constant 1 : index
        %c1_1 = arith.constant 1 : index
        hal.return %8, %c1_0, %c1_1 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_940_gather_4xDx4x32x64xf16_generic(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(8 : i64) : i64
          %2 = llvm.mlir.constant(16 : i64) : i64
          %3 = llvm.mlir.constant(1 : i64) : i64
          %4 = llvm.mlir.constant(true) : i1
          %5 = llvm.mlir.constant(360448 : index) : i64
          %6 = llvm.mlir.constant(8192 : index) : i64
          %7 = llvm.mlir.constant(2048 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.constant(-1 : index) : i64
          %10 = llvm.mlir.constant(21 : index) : i64
          %11 = llvm.mlir.constant(-64 : index) : i64
          %12 = llvm.mlir.constant(32 : index) : i64
          %13 = llvm.mlir.constant(8 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(1 : index) : i64
          %16 = llvm.mlir.constant(64 : index) : i64
          %17 = llvm.mlir.constant(0 : index) : i64
          %18 = llvm.mlir.constant(32 : i64) : i64
          %19 = llvm.mlir.constant(256 : index) : i64
          %20 = llvm.mlir.constant(16384 : index) : i64
          %21 = llvm.alloca %20 x f16 {alignment = 64 : i64} : (i64) -> !llvm.ptr
          %22 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %23 = llvm.extractvalue %22[9] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %24 = llvm.load %23 : !llvm.ptr -> i32
          %25 = llvm.getelementptr %23[3] : (!llvm.ptr) -> !llvm.ptr, i32
          %26 = llvm.load %25 : !llvm.ptr -> i32
          %27 = llvm.zext %24 : i32 to i64
          %28 = llvm.zext %26 : i32 to i64
          %29 = llvm.extractvalue %22[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %30 = llvm.load %29 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %4 ["align"(%30, %16 : !llvm.ptr, i64)] : i1
          %31 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %32 = llvm.extractvalue %31[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %33 = llvm.getelementptr %32[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %28, %3 : i64
          llvm.intr.assume %4 ["align"(%34, %16 : !llvm.ptr, i64)] : i1
          %36 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %37 = llvm.extractvalue %36[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %38 = llvm.getelementptr %37[2] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %39 = llvm.load %38 : !llvm.ptr -> !llvm.ptr
          %40 = llvm.mul %27, %1 : i64
          %41 = llvm.udiv %40, %2 : i64
          %42 = llvm.mul %28, %18 : i64
          %43 = llvm.mul %42, %16 : i64
          %44 = llvm.mul %43, %13 : i64
          %45 = llvm.mul %44, %14 : i64
          %46 = llvm.getelementptr %39[%41] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %4 ["align"(%46, %8 : !llvm.ptr, i64)] : i1
          %47 = llvm.icmp "sle" %28, %17 : i64
          %48 = llvm.sub %17, %28 : i64
          %49 = llvm.sub %28, %15 : i64
          %50 = llvm.select %47, %48, %49 : i1, i64
          %51 = llvm.sdiv %50, %16 : i64
          %52 = llvm.sub %17, %51 : i64
          %53 = llvm.add %51, %15 : i64
          %54 = llvm.select %47, %52, %53 : i1, i64
          %55 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %56 = llvm.extractvalue %55[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %57 = llvm.zext %56 : i32 to i64
          %58 = llvm.mul %54, %14 overflow<nsw, nuw> : i64
          %59 = llvm.sdiv %57, %58 : i64
          %60 = llvm.mul %59, %58 : i64
          %61 = llvm.icmp "ne" %57, %60 : i64
          %62 = llvm.icmp "slt" %57, %17 : i64
          %63 = llvm.icmp "slt" %58, %17 : i64
          %64 = llvm.icmp "ne" %62, %63 : i1
          %65 = llvm.and %61, %64 : i1
          %66 = llvm.add %59, %9 : i64
          %67 = llvm.select %65, %66, %59 : i1, i64
          %68 = llvm.srem %57, %58 : i64
          %69 = llvm.icmp "slt" %68, %17 : i64
          %70 = llvm.add %68, %58 overflow<nsw> : i64
          %71 = llvm.select %69, %70, %68 : i1, i64
          %72 = llvm.sdiv %71, %14 : i64
          %73 = llvm.srem %57, %14 : i64
          %74 = llvm.icmp "slt" %73, %17 : i64
          %75 = llvm.add %73, %14 overflow<nsw> : i64
          %76 = llvm.select %74, %75, %73 : i1, i64
          %77 = llvm.mul %72, %16 overflow<nsw> : i64
          %78 = llvm.mul %72, %11 overflow<nsw> : i64
          %79 = llvm.add %78, %28 : i64
          %80 = llvm.icmp "slt" %79, %16 : i64
          %81 = llvm.select %80, %79, %16 : i1, i64
          llvm.br ^bb1(%17 : i64)
        ^bb1(%82: i64):  // 2 preds: ^bb0, ^bb21
          %83 = llvm.icmp "slt" %82, %16 : i64
          llvm.cond_br %83, ^bb2(%17 : i64), ^bb22
        ^bb2(%84: i64):  // 2 preds: ^bb1, ^bb20
          %85 = llvm.icmp "slt" %84, %81 : i64
          llvm.cond_br %85, ^bb3(%17 : i64), ^bb21
        ^bb3(%86: i64):  // 2 preds: ^bb2, ^bb19
          %87 = llvm.icmp "slt" %86, %12 : i64
          llvm.cond_br %87, ^bb4, ^bb20
        ^bb4:  // pred: ^bb3
          %88 = llvm.sub %81, %84 : i64
          %89 = llvm.icmp "slt" %88, %16 : i64
          %90 = llvm.select %89, %88, %16 : i1, i64
          %91 = llvm.add %84, %77 : i64
          llvm.br ^bb5(%17 : i64)
        ^bb5(%92: i64):  // 2 preds: ^bb4, ^bb10
          %93 = llvm.icmp "slt" %92, %90 : i64
          llvm.cond_br %93, ^bb6(%17 : i64), ^bb11(%17 : i64)
        ^bb6(%94: i64):  // 2 preds: ^bb5, ^bb9
          %95 = llvm.icmp "slt" %94, %13 : i64
          llvm.cond_br %95, ^bb7(%17 : i64), ^bb10
        ^bb7(%96: i64):  // 2 preds: ^bb6, ^bb8
          %97 = llvm.icmp "slt" %96, %12 : i64
          llvm.cond_br %97, ^bb8, ^bb9
        ^bb8:  // pred: ^bb7
          %98 = llvm.add %91, %92 : i64
          %99 = llvm.mul %67, %35 overflow<nsw, nuw> : i64
          %100 = llvm.add %99, %98 overflow<nsw, nuw> : i64
          %101 = llvm.getelementptr inbounds|nuw %34[%100] : (!llvm.ptr, i64) -> !llvm.ptr, i64
          %102 = llvm.load %101 : !llvm.ptr -> i64
          %103 = llvm.add %86, %94 : i64
          %104 = llvm.add %82, %96 : i64
          %105 = llvm.mul %102, %5 overflow<nsw, nuw> : i64
          %106 = llvm.mul %10, %20 overflow<nsw, nuw> : i64
          %107 = llvm.add %105, %106 overflow<nsw, nuw> : i64
          %108 = llvm.mul %15, %6 overflow<nsw, nuw> : i64
          %109 = llvm.add %107, %108 overflow<nsw, nuw> : i64
          %110 = llvm.mul %76, %7 overflow<nsw, nuw> : i64
          %111 = llvm.add %109, %110 overflow<nsw, nuw> : i64
          %112 = llvm.mul %103, %16 overflow<nsw, nuw> : i64
          %113 = llvm.add %111, %112 overflow<nsw, nuw> : i64
          %114 = llvm.add %113, %104 overflow<nsw, nuw> : i64
          %115 = llvm.getelementptr inbounds|nuw %30[%114] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %116 = llvm.load %115 : !llvm.ptr -> f16
          %117 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %118 = llvm.mul %92, %19 overflow<nsw, nuw> : i64
          %119 = llvm.add %117, %118 overflow<nsw, nuw> : i64
          %120 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %121 = llvm.add %119, %120 overflow<nsw, nuw> : i64
          %122 = llvm.mul %94, %12 overflow<nsw, nuw> : i64
          %123 = llvm.add %121, %122 overflow<nsw, nuw> : i64
          %124 = llvm.add %123, %96 overflow<nsw, nuw> : i64
          %125 = llvm.getelementptr inbounds|nuw %21[%124] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %116, %125 : f16, !llvm.ptr
          %126 = llvm.add %96, %15 : i64
          llvm.br ^bb7(%126 : i64)
        ^bb9:  // pred: ^bb7
          %127 = llvm.add %94, %15 : i64
          llvm.br ^bb6(%127 : i64)
        ^bb10:  // pred: ^bb6
          %128 = llvm.add %92, %15 : i64
          llvm.br ^bb5(%128 : i64)
        ^bb11(%129: i64):  // 2 preds: ^bb5, ^bb18
          %130 = llvm.icmp "slt" %129, %13 : i64
          llvm.cond_br %130, ^bb12(%17 : i64), ^bb19
        ^bb12(%131: i64):  // 2 preds: ^bb11, ^bb17
          %132 = llvm.icmp "slt" %131, %12 : i64
          llvm.cond_br %132, ^bb13(%17 : i64), ^bb18
        ^bb13(%133: i64):  // 2 preds: ^bb12, ^bb16
          %134 = llvm.icmp "slt" %133, %90 : i64
          llvm.cond_br %134, ^bb14(%17 : i64), ^bb17
        ^bb14(%135: i64):  // 2 preds: ^bb13, ^bb15
          %136 = llvm.icmp "slt" %135, %13 : i64
          llvm.cond_br %136, ^bb15, ^bb16
        ^bb15:  // pred: ^bb14
          %137 = llvm.mul %17, %20 overflow<nsw, nuw> : i64
          %138 = llvm.mul %133, %19 overflow<nsw, nuw> : i64
          %139 = llvm.add %137, %138 overflow<nsw, nuw> : i64
          %140 = llvm.mul %17, %19 overflow<nsw, nuw> : i64
          %141 = llvm.add %139, %140 overflow<nsw, nuw> : i64
          %142 = llvm.mul %135, %12 overflow<nsw, nuw> : i64
          %143 = llvm.add %141, %142 overflow<nsw, nuw> : i64
          %144 = llvm.add %143, %131 overflow<nsw, nuw> : i64
          %145 = llvm.getelementptr inbounds|nuw %21[%144] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %146 = llvm.load %145 : !llvm.ptr -> f16
          %147 = llvm.add %82, %131 : i64
          %148 = llvm.add %91, %133 : i64
          %149 = llvm.add %86, %135 : i64
          %150 = llvm.mul %67, %45 overflow<nsw, nuw> : i64
          %151 = llvm.mul %76, %44 overflow<nsw, nuw> : i64
          %152 = llvm.add %150, %151 overflow<nsw, nuw> : i64
          %153 = llvm.mul %129, %43 overflow<nsw, nuw> : i64
          %154 = llvm.add %152, %153 overflow<nsw, nuw> : i64
          %155 = llvm.mul %147, %42 overflow<nsw, nuw> : i64
          %156 = llvm.add %154, %155 overflow<nsw, nuw> : i64
          %157 = llvm.mul %148, %12 overflow<nsw, nuw> : i64
          %158 = llvm.add %156, %157 overflow<nsw, nuw> : i64
          %159 = llvm.add %158, %149 overflow<nsw, nuw> : i64
          %160 = llvm.getelementptr inbounds|nuw %46[%159] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %146, %160 : f16, !llvm.ptr
          %161 = llvm.add %135, %15 : i64
          llvm.br ^bb14(%161 : i64)
        ^bb16:  // pred: ^bb14
          %162 = llvm.add %133, %15 : i64
          llvm.br ^bb13(%162 : i64)
        ^bb17:  // pred: ^bb13
          %163 = llvm.add %131, %15 : i64
          llvm.br ^bb12(%163 : i64)
        ^bb18:  // pred: ^bb12
          %164 = llvm.add %129, %15 : i64
          llvm.br ^bb11(%164 : i64)
        ^bb19:  // pred: ^bb11
          %165 = llvm.add %86, %13 : i64
          llvm.br ^bb3(%165 : i64)
        ^bb20:  // pred: ^bb3
          %166 = llvm.add %84, %16 : i64
          llvm.br ^bb2(%166 : i64)
        ^bb21:  // pred: ^bb2
          %167 = llvm.add %82, %12 : i64
          llvm.br ^bb1(%167 : i64)
        ^bb22:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  hal.executable private @decode_bs4$async_dispatch_964 {
    hal.executable.variant public @embedded_elf_x86_64 target(#executable_target_embedded_elf_x86_64) {
      hal.executable.export public @decode_bs4$async_dispatch_964_matmul_like_4x32000x64x32_f16xf16xf32 ordinal(0) layout(#pipeline_layout1) count(%arg0: !hal.device) -> (index, index, index) {
        %c1000 = arith.constant 1000 : index
        %c1 = arith.constant 1 : index
        %c1_0 = arith.constant 1 : index
        hal.return %c1000, %c1, %c1_0 : index, index, index
      } attributes {workgroup_size = [1 : index, 1 : index, 1 : index]}
      builtin.module attributes {llvm.data_layout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128", llvm.target_triple = "x86_64-unknown-unknown-eabi-elf"} {
        llvm.func @decode_bs4$async_dispatch_964_matmul_like_4x32000x64x32_f16xf16xf32(%arg0: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg1: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}, %arg2: !llvm.ptr {llvm.align = 16 : i64, llvm.noalias, llvm.nonnull, llvm.noundef}) -> i32 {
          %0 = llvm.mlir.constant(0 : i32) : i32
          %1 = llvm.mlir.constant(0 : i64) : i64
          %2 = llvm.mlir.constant(2048 : index) : i64
          %3 = llvm.mlir.constant(true) : i1
          %4 = llvm.mlir.constant(32000 : index) : i64
          %5 = llvm.mlir.constant(8 : i64) : i64
          %6 = llvm.mlir.constant(16 : i64) : i64
          %7 = llvm.mlir.constant(3 : index) : i64
          %8 = llvm.mlir.constant(2 : index) : i64
          %9 = llvm.mlir.poison : vector<128xf32>
          %10 = llvm.mlir.poison : vector<128xf16>
          %11 = llvm.mlir.constant(dense<0.000000e+00> : vector<1xf32>) : vector<1xf32>
          %12 = llvm.mlir.constant(1 : index) : i64
          %13 = llvm.mlir.constant(32 : index) : i64
          %14 = llvm.mlir.constant(4 : index) : i64
          %15 = llvm.mlir.constant(64 : index) : i64
          %16 = llvm.mlir.constant(32768 : index) : i64
          %17 = llvm.mlir.constant(4128768 : index) : i64
          %18 = llvm.mlir.constant(16384 : index) : i64
          %19 = llvm.mlir.constant(0 : index) : i64
          %20 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %21 = llvm.extractvalue %20[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %22 = llvm.load %21 : !llvm.ptr -> !llvm.ptr
          %23 = llvm.mul %16, %5 : i64
          %24 = llvm.udiv %23, %6 : i64
          %25 = llvm.getelementptr %22[%24] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%25, %15 : !llvm.ptr, i64)] : i1
          %26 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %27 = llvm.extractvalue %26[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %28 = llvm.load %27 : !llvm.ptr -> !llvm.ptr
          %29 = llvm.mul %17, %5 : i64
          %30 = llvm.udiv %29, %5 : i64
          %31 = llvm.getelementptr %28[%30] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          llvm.intr.assume %3 ["align"(%31, %15 : !llvm.ptr, i64)] : i1
          %32 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %33 = llvm.extractvalue %32[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %34 = llvm.load %33 : !llvm.ptr -> !llvm.ptr
          %35 = llvm.mul %18, %5 : i64
          %36 = llvm.udiv %35, %6 : i64
          %37 = llvm.getelementptr %34[%36] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.intr.assume %3 ["align"(%37, %15 : !llvm.ptr, i64)] : i1
          %38 = llvm.load %arg1 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)>
          %39 = llvm.extractvalue %38[10] : !llvm.struct<"iree_hal_executable_dispatch_state_v0_t", (i32, i32, i16, i16, i32, i32, i16, i8, i8, ptr, ptr, ptr)> 
          %40 = llvm.getelementptr %39[1] : (!llvm.ptr) -> !llvm.ptr, !llvm.ptr
          %41 = llvm.load %40 : !llvm.ptr -> !llvm.ptr
          llvm.intr.assume %3 ["align"(%41, %15 : !llvm.ptr, i64)] : i1
          %42 = llvm.load %arg2 : !llvm.ptr -> !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)>
          %43 = llvm.extractvalue %42[0] : !llvm.struct<"iree_hal_executable_workgroup_state_v0_t", (i32, i32, i16, i16, i32, ptr, i32)> 
          %44 = llvm.zext %43 : i32 to i64
          %45 = llvm.mul %44, %13 overflow<nsw> : i64
          llvm.br ^bb1(%19 : i64)
        ^bb1(%46: i64):  // 2 preds: ^bb0, ^bb7
          %47 = llvm.icmp "slt" %46, %14 : i64
          llvm.cond_br %47, ^bb2(%19 : i64), ^bb8
        ^bb2(%48: i64):  // 2 preds: ^bb1, ^bb6
          %49 = llvm.icmp "slt" %48, %13 : i64
          llvm.cond_br %49, ^bb3, ^bb7
        ^bb3:  // pred: ^bb2
          %50 = llvm.add %48, %45 : i64
          llvm.br ^bb4(%19, %11 : i64, vector<1xf32>)
        ^bb4(%51: i64, %52: vector<1xf32>):  // 2 preds: ^bb3, ^bb5
          %53 = llvm.icmp "slt" %51, %15 : i64
          llvm.cond_br %53, ^bb5, ^bb6
        ^bb5:  // pred: ^bb4
          %54 = llvm.mul %46, %2 : i64
          %55 = llvm.mul %51, %13 : i64
          %56 = llvm.add %54, %55 : i64
          %57 = llvm.add %56, %19 : i64
          %58 = llvm.getelementptr %37[%57] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %59 = llvm.load %58 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %60 = llvm.add %51, %12 : i64
          %61 = llvm.mul %60, %13 : i64
          %62 = llvm.add %54, %61 : i64
          %63 = llvm.add %62, %19 : i64
          %64 = llvm.getelementptr %37[%63] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %65 = llvm.load %64 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %66 = llvm.add %51, %8 : i64
          %67 = llvm.mul %66, %13 : i64
          %68 = llvm.add %54, %67 : i64
          %69 = llvm.add %68, %19 : i64
          %70 = llvm.getelementptr %37[%69] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %71 = llvm.load %70 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %72 = llvm.add %51, %7 : i64
          %73 = llvm.mul %72, %13 : i64
          %74 = llvm.add %54, %73 : i64
          %75 = llvm.add %74, %19 : i64
          %76 = llvm.getelementptr %37[%75] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %77 = llvm.load %76 {alignment = 2 : i64} : !llvm.ptr -> vector<32xf16>
          %78 = llvm.mul %50, %15 : i64
          %79 = llvm.add %78, %51 : i64
          %80 = llvm.getelementptr %25[%79] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          %81 = llvm.load %80 {alignment = 2 : i64} : !llvm.ptr -> vector<4xf16>
          %82 = llvm.shufflevector %81, %81 [0, 1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<4xf16> 
          %83 = llvm.shufflevector %82, %10 [0, 1, 2, 3, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %84 = llvm.shufflevector %82, %83 [128, 129, 130, 131, 0, 1, 2, 3, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %85 = llvm.shufflevector %82, %84 [128, 129, 130, 131, 132, 133, 134, 135, 0, 1, 2, 3, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %86 = llvm.shufflevector %82, %85 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 0, 1, 2, 3, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %87 = llvm.shufflevector %82, %86 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 0, 1, 2, 3, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %88 = llvm.shufflevector %82, %87 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 0, 1, 2, 3, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %89 = llvm.shufflevector %82, %88 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 0, 1, 2, 3, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %90 = llvm.shufflevector %82, %89 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 0, 1, 2, 3, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %91 = llvm.shufflevector %82, %90 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %92 = llvm.shufflevector %82, %91 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 0, 1, 2, 3, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %93 = llvm.shufflevector %82, %92 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 0, 1, 2, 3, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %94 = llvm.shufflevector %82, %93 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 0, 1, 2, 3, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %95 = llvm.shufflevector %82, %94 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 0, 1, 2, 3, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %96 = llvm.shufflevector %82, %95 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 0, 1, 2, 3, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %97 = llvm.shufflevector %82, %96 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 0, 1, 2, 3, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %98 = llvm.shufflevector %82, %97 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 0, 1, 2, 3, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %99 = llvm.shufflevector %82, %98 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %100 = llvm.shufflevector %82, %99 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 0, 1, 2, 3, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %101 = llvm.shufflevector %82, %100 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 0, 1, 2, 3, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %102 = llvm.shufflevector %82, %101 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 0, 1, 2, 3, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %103 = llvm.shufflevector %82, %102 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 0, 1, 2, 3, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %104 = llvm.shufflevector %82, %103 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 0, 1, 2, 3, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %105 = llvm.shufflevector %82, %104 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 0, 1, 2, 3, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %106 = llvm.shufflevector %82, %105 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 0, 1, 2, 3, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %107 = llvm.shufflevector %82, %106 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %108 = llvm.shufflevector %82, %107 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 0, 1, 2, 3, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %109 = llvm.shufflevector %82, %108 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 0, 1, 2, 3, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %110 = llvm.shufflevector %82, %109 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 0, 1, 2, 3, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %111 = llvm.shufflevector %82, %110 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 0, 1, 2, 3, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %112 = llvm.shufflevector %82, %111 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 0, 1, 2, 3, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf16> 
          %113 = llvm.shufflevector %82, %112 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 0, 1, 2, 3, 252, 253, 254, 255] : vector<128xf16> 
          %114 = llvm.shufflevector %82, %113 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 0, 1, 2, 3] : vector<128xf16> 
          %115 = llvm.shufflevector %114, %114 [0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 40, 44, 48, 52, 56, 60, 64, 68, 72, 76, 80, 84, 88, 92, 96, 100, 104, 108, 112, 116, 120, 124, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 2, 6, 10, 14, 18, 22, 26, 30, 34, 38, 42, 46, 50, 54, 58, 62, 66, 70, 74, 78, 82, 86, 90, 94, 98, 102, 106, 110, 114, 118, 122, 126, 3, 7, 11, 15, 19, 23, 27, 31, 35, 39, 43, 47, 51, 55, 59, 63, 67, 71, 75, 79, 83, 87, 91, 95, 99, 103, 107, 111, 115, 119, 123, 127] : vector<128xf16> 
          %116 = llvm.shufflevector %115, %115 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf16> 
          %117 = llvm.shufflevector %115, %115 [32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63] : vector<128xf16> 
          %118 = llvm.shufflevector %115, %115 [64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95] : vector<128xf16> 
          %119 = llvm.shufflevector %115, %115 [96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127] : vector<128xf16> 
          %120 = llvm.mul %50, %2 : i64
          %121 = llvm.add %120, %55 : i64
          %122 = llvm.add %121, %19 : i64
          %123 = llvm.getelementptr %31[%122] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %124 = llvm.load %123 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %125 = llvm.add %120, %61 : i64
          %126 = llvm.add %125, %19 : i64
          %127 = llvm.getelementptr %31[%126] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %128 = llvm.load %127 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %129 = llvm.add %120, %67 : i64
          %130 = llvm.add %129, %19 : i64
          %131 = llvm.getelementptr %31[%130] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %132 = llvm.load %131 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %133 = llvm.add %120, %73 : i64
          %134 = llvm.add %133, %19 : i64
          %135 = llvm.getelementptr %31[%134] : (!llvm.ptr, i64) -> !llvm.ptr, i8
          %136 = llvm.load %135 {alignment = 1 : i64} : !llvm.ptr -> vector<32xi8>
          %137 = llvm.sext %124 : vector<32xi8> to vector<32xi32>
          %138 = llvm.sext %128 : vector<32xi8> to vector<32xi32>
          %139 = llvm.sext %132 : vector<32xi8> to vector<32xi32>
          %140 = llvm.sext %136 : vector<32xi8> to vector<32xi32>
          %141 = llvm.sitofp %137 : vector<32xi32> to vector<32xf16>
          %142 = llvm.sitofp %138 : vector<32xi32> to vector<32xf16>
          %143 = llvm.sitofp %139 : vector<32xi32> to vector<32xf16>
          %144 = llvm.sitofp %140 : vector<32xi32> to vector<32xf16>
          %145 = llvm.fmul %141, %116 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %146 = llvm.fmul %142, %117 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %147 = llvm.fmul %143, %118 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %148 = llvm.fmul %144, %119 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %149 = llvm.fmul %59, %145 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %150 = llvm.fmul %65, %146 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %151 = llvm.fmul %71, %147 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %152 = llvm.fmul %77, %148 {fastmathFlags = #llvm.fastmath<contract>} : vector<32xf16>
          %153 = llvm.fpext %149 : vector<32xf16> to vector<32xf32>
          %154 = llvm.fpext %150 : vector<32xf16> to vector<32xf32>
          %155 = llvm.fpext %151 : vector<32xf16> to vector<32xf32>
          %156 = llvm.fpext %152 : vector<32xf16> to vector<32xf32>
          %157 = llvm.shufflevector %153, %153 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %158 = llvm.shufflevector %157, %9 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %159 = llvm.shufflevector %154, %154 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %160 = llvm.shufflevector %159, %158 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %161 = llvm.shufflevector %155, %155 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %162 = llvm.shufflevector %161, %160 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255] : vector<128xf32> 
          %163 = llvm.shufflevector %156, %156 [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0] : vector<32xf32> 
          %164 = llvm.shufflevector %163, %162 [128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31] : vector<128xf32> 
          %165 = llvm.extractelement %52[%1 : i64] : vector<1xf32>
          %166 = "llvm.intr.vector.reduce.fadd"(%165, %164) <{fastmathFlags = #llvm.fastmath<reassoc>}> : (f32, vector<128xf32>) -> f32
          %167 = llvm.insertelement %166, %11[%1 : i64] : vector<1xf32>
          %168 = llvm.add %51, %14 : i64
          llvm.br ^bb4(%168, %167 : i64, vector<1xf32>)
        ^bb6:  // pred: ^bb4
          %169 = llvm.extractelement %52[%1 : i64] : vector<1xf32>
          %170 = llvm.fptrunc %169 : f32 to f16
          %171 = llvm.mul %46, %4 overflow<nsw, nuw> : i64
          %172 = llvm.add %171, %50 overflow<nsw, nuw> : i64
          %173 = llvm.getelementptr inbounds|nuw %41[%172] : (!llvm.ptr, i64) -> !llvm.ptr, f16
          llvm.store %170, %173 : f16, !llvm.ptr
          %174 = llvm.add %48, %12 : i64
          llvm.br ^bb2(%174 : i64)
        ^bb7:  // pred: ^bb2
          %175 = llvm.add %46, %12 : i64
          llvm.br ^bb1(%175 : i64)
        ^bb8:  // pred: ^bb1
          llvm.return %0 : i32
        }
      }
    }
  }
  util.global private @__constant_tensor_4x4x1x8x1xf32 : !stream.resource<constant>
  util.func public @decode_bs4$async(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view, %arg3: !hal.buffer_view, %arg4: !hal.buffer_view, %arg5: !hal.fence, %arg6: !hal.fence) -> !hal.buffer_view attributes {inlining_policy = #util.inline.never, iree.abi.model = "coarse-fences", iree.abi.stub} {
    %c256000 = arith.constant 256000 : index
    %c12255232 = arith.constant 12255232 : index
    %c8192 = arith.constant 8192 : index
    %c512 = arith.constant 512 : index
    %c524288 = arith.constant 524288 : index
    %c557056 = arith.constant 557056 : index
    %c4456448 = arith.constant 4456448 : index
    %c69632000 = arith.constant 69632000 : index
    %c720896 = arith.constant 720896 : index
    %c5632 = arith.constant 5632 : index
    %c1024 = arith.constant 1024 : index
    %c32 = arith.constant 32 : index
    %c4 = arith.constant 4 : index
    %c1 = arith.constant 1 : index
    %c360448 = arith.constant 360448 : index
    %c0 = arith.constant 0 : index
    %c200704000 = arith.constant 200704000 : index
    %c0_i32 = arith.constant 0 : i32
    %c32_i64 = arith.constant 32 : i64
    %c4096000_i32 = arith.constant 4096000 : i32
    %c16384_i32 = arith.constant 16384 : i32
    %c49152_i32 = arith.constant 49152 : i32
    %c49216_i32 = arith.constant 49216 : i32
    %c65600_i32 = arith.constant 65600 : i32
    %c327744_i32 = arith.constant 327744 : i32
    %c32768_i32 = arith.constant 32768 : i32
    %c4522048_i32 = arith.constant 4522048 : i32
    %c4554816_i32 = arith.constant 4554816 : i32
    %c51200_i32 = arith.constant 51200 : i32
    %c83968_i32 = arith.constant 83968 : i32
    %c608256_i32 = arith.constant 608256 : i32
    %c16896_i32 = arith.constant 16896 : i32
    %c17408_i32 = arith.constant 17408 : i32
    %c25600_i32 = arith.constant 25600 : i32
    %c41984_i32 = arith.constant 41984 : i32
    %c43008_i32 = arith.constant 43008 : i32
    %c19072_i32 = arith.constant 19072 : i32
    %c19136_i32 = arith.constant 19136 : i32
    %c19264_i32 = arith.constant 19264 : i32
    %c58368_i32 = arith.constant 58368 : i32
    %c320512_i32 = arith.constant 320512 : i32
    %c35456_i32 = arith.constant 35456 : i32
    %c51840_i32 = arith.constant 51840 : i32
    %c772736_i32 = arith.constant 772736 : i32
    %c12307072_i32 = arith.constant 12307072 : i32
    %c13027968_i32 = arith.constant 13027968 : i32
    %c24562304_i32 = arith.constant 24562304 : i32
    %c12352128_i32 = arith.constant 12352128 : i32
    %c24607360_i32 = arith.constant 24607360 : i32
    %c68224_i32 = arith.constant 68224 : i32
    %c330368_i32 = arith.constant 330368 : i32
    %c4524672_i32 = arith.constant 4524672 : i32
    %c4557440_i32 = arith.constant 4557440 : i32
    %c84608_i32 = arith.constant 84608 : i32
    %c608896_i32 = arith.constant 608896 : i32
    %c610944_i32 = arith.constant 610944 : i32
    %c619136_i32 = arith.constant 619136 : i32
    %c36480_i32 = arith.constant 36480 : i32
    %c37504_i32 = arith.constant 37504 : i32
    %c35584_i32 = arith.constant 35584 : i32
    %c313984_i32 = arith.constant 313984 : i32
    %c16512_i32 = arith.constant 16512 : i32
    %c65536_i32 = arith.constant 65536 : i32
    %c81920_i32 = arith.constant 81920 : i32
    %c802816_i32 = arith.constant 802816 : i32
    %c12337152_i32 = arith.constant 12337152 : i32
    %c13058048_i32 = arith.constant 13058048 : i32
    %c12382208_i32 = arith.constant 12382208 : i32
    %c13103104_i32 = arith.constant 13103104 : i32
    %c4128768_i32 = arith.constant 4128768 : i32
    %__parameter_model_output_weight_tensor_32000x2176xi8 = util.global.load immutable @__parameter_model_output_weight_tensor_32000x2176xi8 : !stream.resource<constant>
    %__parameter_model_output_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_output_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 = util.global.load immutable @__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 = util.global.load immutable @__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 = util.global.load immutable @__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 : !stream.resource<constant>
    %__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 = util.global.load immutable @__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 : !stream.resource<constant>
    %__parameter_model_token_embd_weight_tensor_32000x2176xi8 = util.global.load immutable @__parameter_model_token_embd_weight_tensor_32000x2176xi8 : !stream.resource<constant>
    %__constant_tensor_4x4x1x8x1xf32 = util.global.load immutable @__constant_tensor_4x4x1x8x1xf32 : !stream.resource<constant>
    %element_type_i64 = hal.element_type<i64> : i32
    %dense_row_major = hal.encoding_type<dense_row_major> : i32
    hal.buffer_view.assert<%arg0 : !hal.buffer_view> message("tensor") shape([%c4, %c1]) type(%element_type_i64) encoding(%dense_row_major)
    %0 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg0 : !hal.buffer_view -> tensor<4x1xi64> in !stream.resource<external>{%c32}
    %1 = stream.timepoint.import on(#hal.device.affinity<@__device_0>) %arg5 : (!hal.fence) => !stream.timepoint
    hal.buffer_view.assert<%arg1 : !hal.buffer_view> message("tensor") shape([%c4]) type(%element_type_i64) encoding(%dense_row_major)
    %2 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg1 : !hal.buffer_view -> tensor<4xi64> in !stream.resource<external>{%c32}
    hal.buffer_view.assert<%arg2 : !hal.buffer_view> message("tensor") shape([%c4]) type(%element_type_i64) encoding(%dense_row_major)
    %3 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg2 : !hal.buffer_view -> tensor<4xi64> in !stream.resource<external>{%c32}
    %4 = hal.buffer_view.dim<%arg3 : !hal.buffer_view>[1] : index
    hal.buffer_view.assert<%arg3 : !hal.buffer_view> message("tensor") shape([%c4, %4]) type(%element_type_i64) encoding(%dense_row_major)
    %5 = arith.muli %4, %c32 : index
    %6 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg3 : !hal.buffer_view -> tensor<4x?xi64>{%4} in !stream.resource<external>{%5}
    %7 = hal.buffer_view.dim<%arg4 : !hal.buffer_view>[0] : index
    %element_type_f16 = hal.element_type<f16> : i32
    hal.buffer_view.assert<%arg4 : !hal.buffer_view> message("tensor") shape([%7, %c360448]) type(%element_type_f16) encoding(%dense_row_major)
    %8 = arith.muli %7, %c720896 : index
    %9 = stream.tensor.import on(#hal.device.affinity<@__device_0>) %arg4 : !hal.buffer_view -> tensor<?x360448xf16>{%7} in !stream.resource<external>{%8}
    %10 = util.assume.int %4<umin = 1, umax = 63> : index
    %11 = util.assume.int %7<umin = 1, umax = 9007199254740991> : index
    %12 = arith.muli %11, %c5632 overflow<nsw> : index
    %13 = arith.muli %10, %c32 : index
    %14 = arith.muli %10, %c524288 : index
    %15 = arith.muli %10, %c1024 : index
    %16 = arith.muli %10, %c8192 : index
    %17 = arith.muli %10, %c32 overflow<nsw> : index
    %result, %result_timepoint = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) await(%1) => !stream.resource<external>{%c256000} => !stream.timepoint
    %18 = arith.addi %14, %c200704000 : index
    %19 = arith.addi %18, %14 : index
    %20 = arith.addi %19, %16 : index
    %result_0, %result_timepoint_1 = stream.resource.alloca uninitialized on(#hal.device.affinity<@__device_0>) await(%1) => !stream.resource<transient>{%20} => !stream.timepoint
    %21 = stream.timepoint.join max(%result_timepoint, %result_timepoint_1) => !stream.timepoint
    %22 = arith.index_castui %10 : index to i32
    %23 = arith.index_castui %12 : index to i64
    %24 = arith.index_castui %12 : index to i32
    %25 = arith.shrui %23, %c32_i64 : i64
    %26 = arith.trunci %25 : i64 to i32
    %27 = arith.index_castui %11 : index to i64
    %28 = arith.index_castui %11 : index to i32
    %29 = arith.shrui %27, %c32_i64 : i64
    %30 = arith.trunci %29 : i64 to i32
    %31 = arith.index_castui %19 : index to i32
    %32 = arith.index_castui %15 : index to i32
    %33 = arith.index_castui %13 : index to i32
    %34 = arith.index_castui %18 : index to i32
    %35 = arith.index_castui %17 : index to i32
    %36 = stream.cmd.execute on(#hal.device.affinity<@__device_0>) await(%21) => with(%__parameter_model_token_embd_weight_tensor_32000x2176xi8 as %arg7: !stream.resource<constant>{%c69632000}, %0 as %arg8: !stream.resource<external>{%c32}, %__parameter_model_blk_0_attn_norm_weight_tensor_2048xf32 as %arg9: !stream.resource<constant>{%c8192}, %__parameter_model_blk_0_attn_q_weight_tensor_2048x2176xi8 as %arg10: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_0_attn_k_weight_tensor_256x2176xi8 as %arg11: !stream.resource<constant>{%c557056}, %__parameter_model_blk_0_attn_v_weight_tensor_256x2176xi8 as %arg12: !stream.resource<constant>{%c557056}, %3 as %arg13: !stream.resource<external>{%c32}, %__constant_tensor_4x4x1x8x1xf32 as %arg14: !stream.resource<constant>{%c512}, %6 as %arg15: !stream.resource<external>{%5}, %9 as %arg16: !stream.resource<external>{%8}, %2 as %arg17: !stream.resource<external>{%c32}, %__parameter_model_blk_0_attn_output_weight_tensor_2048x2176xi8 as %arg18: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_0_ffn_norm_weight_tensor_2048xf32 as %arg19: !stream.resource<constant>{%c8192}, %__parameter_model_blk_0_ffn_gate_weight_tensor_5632x2176xi8 as %arg20: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_0_ffn_up_weight_tensor_5632x2176xi8 as %arg21: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_0_ffn_down_weight_tensor_2048x5984xi8 as %arg22: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_1_attn_norm_weight_tensor_2048xf32 as %arg23: !stream.resource<constant>{%c8192}, %__parameter_model_blk_1_attn_q_weight_tensor_2048x2176xi8 as %arg24: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_1_attn_k_weight_tensor_256x2176xi8 as %arg25: !stream.resource<constant>{%c557056}, %__parameter_model_blk_1_attn_v_weight_tensor_256x2176xi8 as %arg26: !stream.resource<constant>{%c557056}, %__parameter_model_blk_1_attn_output_weight_tensor_2048x2176xi8 as %arg27: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_1_ffn_norm_weight_tensor_2048xf32 as %arg28: !stream.resource<constant>{%c8192}, %__parameter_model_blk_1_ffn_gate_weight_tensor_5632x2176xi8 as %arg29: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_1_ffn_up_weight_tensor_5632x2176xi8 as %arg30: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_1_ffn_down_weight_tensor_2048x5984xi8 as %arg31: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_2_attn_norm_weight_tensor_2048xf32 as %arg32: !stream.resource<constant>{%c8192}, %__parameter_model_blk_2_attn_q_weight_tensor_2048x2176xi8 as %arg33: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_2_attn_k_weight_tensor_256x2176xi8 as %arg34: !stream.resource<constant>{%c557056}, %__parameter_model_blk_2_attn_v_weight_tensor_256x2176xi8 as %arg35: !stream.resource<constant>{%c557056}, %__parameter_model_blk_2_attn_output_weight_tensor_2048x2176xi8 as %arg36: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_2_ffn_norm_weight_tensor_2048xf32 as %arg37: !stream.resource<constant>{%c8192}, %__parameter_model_blk_2_ffn_gate_weight_tensor_5632x2176xi8 as %arg38: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_2_ffn_up_weight_tensor_5632x2176xi8 as %arg39: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_2_ffn_down_weight_tensor_2048x5984xi8 as %arg40: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_3_attn_norm_weight_tensor_2048xf32 as %arg41: !stream.resource<constant>{%c8192}, %__parameter_model_blk_3_attn_q_weight_tensor_2048x2176xi8 as %arg42: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_3_attn_k_weight_tensor_256x2176xi8 as %arg43: !stream.resource<constant>{%c557056}, %__parameter_model_blk_3_attn_v_weight_tensor_256x2176xi8 as %arg44: !stream.resource<constant>{%c557056}, %__parameter_model_blk_3_attn_output_weight_tensor_2048x2176xi8 as %arg45: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_3_ffn_norm_weight_tensor_2048xf32 as %arg46: !stream.resource<constant>{%c8192}, %__parameter_model_blk_3_ffn_gate_weight_tensor_5632x2176xi8 as %arg47: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_3_ffn_up_weight_tensor_5632x2176xi8 as %arg48: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_3_ffn_down_weight_tensor_2048x5984xi8 as %arg49: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_4_attn_norm_weight_tensor_2048xf32 as %arg50: !stream.resource<constant>{%c8192}, %__parameter_model_blk_4_attn_q_weight_tensor_2048x2176xi8 as %arg51: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_4_attn_k_weight_tensor_256x2176xi8 as %arg52: !stream.resource<constant>{%c557056}, %__parameter_model_blk_4_attn_v_weight_tensor_256x2176xi8 as %arg53: !stream.resource<constant>{%c557056}, %__parameter_model_blk_4_attn_output_weight_tensor_2048x2176xi8 as %arg54: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_4_ffn_norm_weight_tensor_2048xf32 as %arg55: !stream.resource<constant>{%c8192}, %__parameter_model_blk_4_ffn_gate_weight_tensor_5632x2176xi8 as %arg56: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_4_ffn_up_weight_tensor_5632x2176xi8 as %arg57: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_4_ffn_down_weight_tensor_2048x5984xi8 as %arg58: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_5_attn_norm_weight_tensor_2048xf32 as %arg59: !stream.resource<constant>{%c8192}, %__parameter_model_blk_5_attn_q_weight_tensor_2048x2176xi8 as %arg60: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_5_attn_k_weight_tensor_256x2176xi8 as %arg61: !stream.resource<constant>{%c557056}, %__parameter_model_blk_5_attn_v_weight_tensor_256x2176xi8 as %arg62: !stream.resource<constant>{%c557056}, %__parameter_model_blk_5_attn_output_weight_tensor_2048x2176xi8 as %arg63: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_5_ffn_norm_weight_tensor_2048xf32 as %arg64: !stream.resource<constant>{%c8192}, %__parameter_model_blk_5_ffn_gate_weight_tensor_5632x2176xi8 as %arg65: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_5_ffn_up_weight_tensor_5632x2176xi8 as %arg66: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_5_ffn_down_weight_tensor_2048x5984xi8 as %arg67: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_6_attn_norm_weight_tensor_2048xf32 as %arg68: !stream.resource<constant>{%c8192}, %__parameter_model_blk_6_attn_q_weight_tensor_2048x2176xi8 as %arg69: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_6_attn_k_weight_tensor_256x2176xi8 as %arg70: !stream.resource<constant>{%c557056}, %__parameter_model_blk_6_attn_v_weight_tensor_256x2176xi8 as %arg71: !stream.resource<constant>{%c557056}, %__parameter_model_blk_6_attn_output_weight_tensor_2048x2176xi8 as %arg72: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_6_ffn_norm_weight_tensor_2048xf32 as %arg73: !stream.resource<constant>{%c8192}, %__parameter_model_blk_6_ffn_gate_weight_tensor_5632x2176xi8 as %arg74: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_6_ffn_up_weight_tensor_5632x2176xi8 as %arg75: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_6_ffn_down_weight_tensor_2048x5984xi8 as %arg76: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_7_attn_norm_weight_tensor_2048xf32 as %arg77: !stream.resource<constant>{%c8192}, %__parameter_model_blk_7_attn_q_weight_tensor_2048x2176xi8 as %arg78: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_7_attn_k_weight_tensor_256x2176xi8 as %arg79: !stream.resource<constant>{%c557056}, %__parameter_model_blk_7_attn_v_weight_tensor_256x2176xi8 as %arg80: !stream.resource<constant>{%c557056}, %__parameter_model_blk_7_attn_output_weight_tensor_2048x2176xi8 as %arg81: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_7_ffn_norm_weight_tensor_2048xf32 as %arg82: !stream.resource<constant>{%c8192}, %__parameter_model_blk_7_ffn_gate_weight_tensor_5632x2176xi8 as %arg83: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_7_ffn_up_weight_tensor_5632x2176xi8 as %arg84: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_7_ffn_down_weight_tensor_2048x5984xi8 as %arg85: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_8_attn_norm_weight_tensor_2048xf32 as %arg86: !stream.resource<constant>{%c8192}, %__parameter_model_blk_8_attn_q_weight_tensor_2048x2176xi8 as %arg87: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_8_attn_k_weight_tensor_256x2176xi8 as %arg88: !stream.resource<constant>{%c557056}, %__parameter_model_blk_8_attn_v_weight_tensor_256x2176xi8 as %arg89: !stream.resource<constant>{%c557056}, %__parameter_model_blk_8_attn_output_weight_tensor_2048x2176xi8 as %arg90: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_8_ffn_norm_weight_tensor_2048xf32 as %arg91: !stream.resource<constant>{%c8192}, %__parameter_model_blk_8_ffn_gate_weight_tensor_5632x2176xi8 as %arg92: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_8_ffn_up_weight_tensor_5632x2176xi8 as %arg93: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_8_ffn_down_weight_tensor_2048x5984xi8 as %arg94: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_9_attn_norm_weight_tensor_2048xf32 as %arg95: !stream.resource<constant>{%c8192}, %__parameter_model_blk_9_attn_q_weight_tensor_2048x2176xi8 as %arg96: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_9_attn_k_weight_tensor_256x2176xi8 as %arg97: !stream.resource<constant>{%c557056}, %__parameter_model_blk_9_attn_v_weight_tensor_256x2176xi8 as %arg98: !stream.resource<constant>{%c557056}, %__parameter_model_blk_9_attn_output_weight_tensor_2048x2176xi8 as %arg99: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_9_ffn_norm_weight_tensor_2048xf32 as %arg100: !stream.resource<constant>{%c8192}, %__parameter_model_blk_9_ffn_gate_weight_tensor_5632x2176xi8 as %arg101: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_9_ffn_up_weight_tensor_5632x2176xi8 as %arg102: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_9_ffn_down_weight_tensor_2048x5984xi8 as %arg103: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_10_attn_norm_weight_tensor_2048xf32 as %arg104: !stream.resource<constant>{%c8192}, %__parameter_model_blk_10_attn_q_weight_tensor_2048x2176xi8 as %arg105: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_10_attn_k_weight_tensor_256x2176xi8 as %arg106: !stream.resource<constant>{%c557056}, %__parameter_model_blk_10_attn_v_weight_tensor_256x2176xi8 as %arg107: !stream.resource<constant>{%c557056}, %__parameter_model_blk_10_attn_output_weight_tensor_2048x2176xi8 as %arg108: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_10_ffn_norm_weight_tensor_2048xf32 as %arg109: !stream.resource<constant>{%c8192}, %__parameter_model_blk_10_ffn_gate_weight_tensor_5632x2176xi8 as %arg110: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_10_ffn_up_weight_tensor_5632x2176xi8 as %arg111: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_10_ffn_down_weight_tensor_2048x5984xi8 as %arg112: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_11_attn_norm_weight_tensor_2048xf32 as %arg113: !stream.resource<constant>{%c8192}, %__parameter_model_blk_11_attn_q_weight_tensor_2048x2176xi8 as %arg114: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_11_attn_k_weight_tensor_256x2176xi8 as %arg115: !stream.resource<constant>{%c557056}, %__parameter_model_blk_11_attn_v_weight_tensor_256x2176xi8 as %arg116: !stream.resource<constant>{%c557056}, %__parameter_model_blk_11_attn_output_weight_tensor_2048x2176xi8 as %arg117: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_11_ffn_norm_weight_tensor_2048xf32 as %arg118: !stream.resource<constant>{%c8192}, %__parameter_model_blk_11_ffn_gate_weight_tensor_5632x2176xi8 as %arg119: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_11_ffn_up_weight_tensor_5632x2176xi8 as %arg120: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_11_ffn_down_weight_tensor_2048x5984xi8 as %arg121: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_12_attn_norm_weight_tensor_2048xf32 as %arg122: !stream.resource<constant>{%c8192}, %__parameter_model_blk_12_attn_q_weight_tensor_2048x2176xi8 as %arg123: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_12_attn_k_weight_tensor_256x2176xi8 as %arg124: !stream.resource<constant>{%c557056}, %__parameter_model_blk_12_attn_v_weight_tensor_256x2176xi8 as %arg125: !stream.resource<constant>{%c557056}, %__parameter_model_blk_12_attn_output_weight_tensor_2048x2176xi8 as %arg126: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_12_ffn_norm_weight_tensor_2048xf32 as %arg127: !stream.resource<constant>{%c8192}, %__parameter_model_blk_12_ffn_gate_weight_tensor_5632x2176xi8 as %arg128: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_12_ffn_up_weight_tensor_5632x2176xi8 as %arg129: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_12_ffn_down_weight_tensor_2048x5984xi8 as %arg130: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_13_attn_norm_weight_tensor_2048xf32 as %arg131: !stream.resource<constant>{%c8192}, %__parameter_model_blk_13_attn_q_weight_tensor_2048x2176xi8 as %arg132: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_13_attn_k_weight_tensor_256x2176xi8 as %arg133: !stream.resource<constant>{%c557056}, %__parameter_model_blk_13_attn_v_weight_tensor_256x2176xi8 as %arg134: !stream.resource<constant>{%c557056}, %__parameter_model_blk_13_attn_output_weight_tensor_2048x2176xi8 as %arg135: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_13_ffn_norm_weight_tensor_2048xf32 as %arg136: !stream.resource<constant>{%c8192}, %__parameter_model_blk_13_ffn_gate_weight_tensor_5632x2176xi8 as %arg137: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_13_ffn_up_weight_tensor_5632x2176xi8 as %arg138: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_13_ffn_down_weight_tensor_2048x5984xi8 as %arg139: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_14_attn_norm_weight_tensor_2048xf32 as %arg140: !stream.resource<constant>{%c8192}, %__parameter_model_blk_14_attn_q_weight_tensor_2048x2176xi8 as %arg141: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_14_attn_k_weight_tensor_256x2176xi8 as %arg142: !stream.resource<constant>{%c557056}, %__parameter_model_blk_14_attn_v_weight_tensor_256x2176xi8 as %arg143: !stream.resource<constant>{%c557056}, %__parameter_model_blk_14_attn_output_weight_tensor_2048x2176xi8 as %arg144: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_14_ffn_norm_weight_tensor_2048xf32 as %arg145: !stream.resource<constant>{%c8192}, %__parameter_model_blk_14_ffn_gate_weight_tensor_5632x2176xi8 as %arg146: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_14_ffn_up_weight_tensor_5632x2176xi8 as %arg147: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_14_ffn_down_weight_tensor_2048x5984xi8 as %arg148: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_15_attn_norm_weight_tensor_2048xf32 as %arg149: !stream.resource<constant>{%c8192}, %__parameter_model_blk_15_attn_q_weight_tensor_2048x2176xi8 as %arg150: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_15_attn_k_weight_tensor_256x2176xi8 as %arg151: !stream.resource<constant>{%c557056}, %__parameter_model_blk_15_attn_v_weight_tensor_256x2176xi8 as %arg152: !stream.resource<constant>{%c557056}, %__parameter_model_blk_15_attn_output_weight_tensor_2048x2176xi8 as %arg153: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_15_ffn_norm_weight_tensor_2048xf32 as %arg154: !stream.resource<constant>{%c8192}, %__parameter_model_blk_15_ffn_gate_weight_tensor_5632x2176xi8 as %arg155: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_15_ffn_up_weight_tensor_5632x2176xi8 as %arg156: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_15_ffn_down_weight_tensor_2048x5984xi8 as %arg157: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_16_attn_norm_weight_tensor_2048xf32 as %arg158: !stream.resource<constant>{%c8192}, %__parameter_model_blk_16_attn_q_weight_tensor_2048x2176xi8 as %arg159: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_16_attn_k_weight_tensor_256x2176xi8 as %arg160: !stream.resource<constant>{%c557056}, %__parameter_model_blk_16_attn_v_weight_tensor_256x2176xi8 as %arg161: !stream.resource<constant>{%c557056}, %__parameter_model_blk_16_attn_output_weight_tensor_2048x2176xi8 as %arg162: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_16_ffn_norm_weight_tensor_2048xf32 as %arg163: !stream.resource<constant>{%c8192}, %__parameter_model_blk_16_ffn_gate_weight_tensor_5632x2176xi8 as %arg164: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_16_ffn_up_weight_tensor_5632x2176xi8 as %arg165: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_16_ffn_down_weight_tensor_2048x5984xi8 as %arg166: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_17_attn_norm_weight_tensor_2048xf32 as %arg167: !stream.resource<constant>{%c8192}, %__parameter_model_blk_17_attn_q_weight_tensor_2048x2176xi8 as %arg168: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_17_attn_k_weight_tensor_256x2176xi8 as %arg169: !stream.resource<constant>{%c557056}, %__parameter_model_blk_17_attn_v_weight_tensor_256x2176xi8 as %arg170: !stream.resource<constant>{%c557056}, %__parameter_model_blk_17_attn_output_weight_tensor_2048x2176xi8 as %arg171: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_17_ffn_norm_weight_tensor_2048xf32 as %arg172: !stream.resource<constant>{%c8192}, %__parameter_model_blk_17_ffn_gate_weight_tensor_5632x2176xi8 as %arg173: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_17_ffn_up_weight_tensor_5632x2176xi8 as %arg174: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_17_ffn_down_weight_tensor_2048x5984xi8 as %arg175: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_18_attn_norm_weight_tensor_2048xf32 as %arg176: !stream.resource<constant>{%c8192}, %__parameter_model_blk_18_attn_q_weight_tensor_2048x2176xi8 as %arg177: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_18_attn_k_weight_tensor_256x2176xi8 as %arg178: !stream.resource<constant>{%c557056}, %__parameter_model_blk_18_attn_v_weight_tensor_256x2176xi8 as %arg179: !stream.resource<constant>{%c557056}, %__parameter_model_blk_18_attn_output_weight_tensor_2048x2176xi8 as %arg180: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_18_ffn_norm_weight_tensor_2048xf32 as %arg181: !stream.resource<constant>{%c8192}, %__parameter_model_blk_18_ffn_gate_weight_tensor_5632x2176xi8 as %arg182: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_18_ffn_up_weight_tensor_5632x2176xi8 as %arg183: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_18_ffn_down_weight_tensor_2048x5984xi8 as %arg184: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_19_attn_norm_weight_tensor_2048xf32 as %arg185: !stream.resource<constant>{%c8192}, %__parameter_model_blk_19_attn_q_weight_tensor_2048x2176xi8 as %arg186: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_19_attn_k_weight_tensor_256x2176xi8 as %arg187: !stream.resource<constant>{%c557056}, %__parameter_model_blk_19_attn_v_weight_tensor_256x2176xi8 as %arg188: !stream.resource<constant>{%c557056}, %__parameter_model_blk_19_attn_output_weight_tensor_2048x2176xi8 as %arg189: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_19_ffn_norm_weight_tensor_2048xf32 as %arg190: !stream.resource<constant>{%c8192}, %__parameter_model_blk_19_ffn_gate_weight_tensor_5632x2176xi8 as %arg191: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_19_ffn_up_weight_tensor_5632x2176xi8 as %arg192: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_19_ffn_down_weight_tensor_2048x5984xi8 as %arg193: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_20_attn_norm_weight_tensor_2048xf32 as %arg194: !stream.resource<constant>{%c8192}, %__parameter_model_blk_20_attn_q_weight_tensor_2048x2176xi8 as %arg195: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_20_attn_k_weight_tensor_256x2176xi8 as %arg196: !stream.resource<constant>{%c557056}, %__parameter_model_blk_20_attn_v_weight_tensor_256x2176xi8 as %arg197: !stream.resource<constant>{%c557056}, %__parameter_model_blk_20_attn_output_weight_tensor_2048x2176xi8 as %arg198: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_20_ffn_norm_weight_tensor_2048xf32 as %arg199: !stream.resource<constant>{%c8192}, %__parameter_model_blk_20_ffn_gate_weight_tensor_5632x2176xi8 as %arg200: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_20_ffn_up_weight_tensor_5632x2176xi8 as %arg201: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_20_ffn_down_weight_tensor_2048x5984xi8 as %arg202: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_21_attn_norm_weight_tensor_2048xf32 as %arg203: !stream.resource<constant>{%c8192}, %__parameter_model_blk_21_attn_q_weight_tensor_2048x2176xi8 as %arg204: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_21_attn_k_weight_tensor_256x2176xi8 as %arg205: !stream.resource<constant>{%c557056}, %__parameter_model_blk_21_attn_v_weight_tensor_256x2176xi8 as %arg206: !stream.resource<constant>{%c557056}, %__parameter_model_blk_21_attn_output_weight_tensor_2048x2176xi8 as %arg207: !stream.resource<constant>{%c4456448}, %__parameter_model_blk_21_ffn_norm_weight_tensor_2048xf32 as %arg208: !stream.resource<constant>{%c8192}, %__parameter_model_blk_21_ffn_gate_weight_tensor_5632x2176xi8 as %arg209: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_21_ffn_up_weight_tensor_5632x2176xi8 as %arg210: !stream.resource<constant>{%c12255232}, %__parameter_model_blk_21_ffn_down_weight_tensor_2048x5984xi8 as %arg211: !stream.resource<constant>{%c12255232}, %__parameter_model_output_norm_weight_tensor_2048xf32 as %arg212: !stream.resource<constant>{%c8192}, %__parameter_model_output_weight_tensor_32000x2176xi8 as %arg213: !stream.resource<constant>{%c69632000}, %result as %arg214: !stream.resource<external>{%c256000}, %result_0 as %arg215: !stream.resource<transient>{%20}) {
      stream.cmd.concurrent {
        stream.cmd.dispatch @prefill_bs4$async_dispatch_0::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_0_slow_memcpy(%c0_i32 : i32) {
          ro %arg7[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_1::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_1_slow_memcpy(%c4096000_i32 : i32) {
          ro %arg7[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @prefill_bs4$async_dispatch_2::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_2_elementwise_2048000x32_f16xi8xf16 {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_3::@embedded_elf_x86_64::@decode_bs4$async_dispatch_3_elementwise_broadcast_4x2048_i64xf16 {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        ro %arg8[%c0 for %c32] : !stream.resource<external>{%c32},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c16384_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c49152_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c16384_i32, %c49152_i32, %c49216_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c49216_i32, %c16384_i32 : i32, i32) {
          ro %arg9[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c65600_i32 : i32) {
          ro %arg10[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c327744_i32 : i32) {
          ro %arg10[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c65600_i32, %c327744_i32, %c16384_i32, %c32768_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4522048_i32 : i32) {
          ro %arg11[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4554816_i32 : i32) {
          ro %arg11[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4522048_i32, %c4554816_i32, %c16384_i32, %c49152_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51200_i32 : i32) {
          ro %arg12[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c83968_i32 : i32) {
          ro %arg12[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51200_i32, %c83968_i32, %c16384_i32, %c608256_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_17::@embedded_elf_x86_64::@decode_bs4$async_dispatch_17_elementwise_4_i64xf32 {
          ro %arg13[%c0 for %c32] : !stream.resource<external>{%c32},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_18::@embedded_elf_x86_64::@decode_bs4$async_dispatch_18_batch_mmt4d_4x1x4x1x1x8x1_f32 {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        ro %arg14[%c0 for %c512] : !stream.resource<constant>{%c512},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_19::@embedded_elf_x86_64::@decode_bs4$async_dispatch_19_unpack_f32 {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_20::@embedded_elf_x86_64::@decode_bs4$async_dispatch_20_elementwise_128_f32xf16 {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_21::@embedded_elf_x86_64::@decode_bs4$async_dispatch_21_elementwise_128_f32xf16 {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c32768_i32, %c17408_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c32768_i32, %c51200_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c17408_i32, %c51200_i32, %c25600_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c49152_i32, %c41984_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c49152_i32, %c43008_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c41984_i32, %c43008_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_28::@embedded_elf_x86_64::@decode_bs4$async_dispatch_28_elementwise_4_i64[%10](%22 : i32) {
          ro %arg13[%c0 for %c32] : !stream.resource<external>{%c32},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_29::@embedded_elf_x86_64::@decode_bs4$async_dispatch_29_elementwise_4_i64 {
          ro %arg13[%c0 for %c32] : !stream.resource<external>{%c32},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_30::@embedded_elf_x86_64::@decode_bs4$async_dispatch_30_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c19072_i32, %c19136_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c19136_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c19072_i32, %c19264_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608256_i32, %c19264_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_35::@embedded_elf_x86_64::@decode_bs4$async_dispatch_35_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_36::@embedded_elf_x86_64::@decode_bs4$async_dispatch_36_elementwise_broadcast_4xD_i64xf16[%15, %13](%31, %32, %33 : i32, i32, i32) {
          ro %arg17[%c0 for %c32] : !stream.resource<external>{%c32},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_37::@embedded_elf_x86_64::@decode_bs4$async_dispatch_37_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c25600_i32, %34, %31, %c41984_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c58368_i32 : i32) {
          ro %arg18[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c320512_i32 : i32) {
          ro %arg18[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c58368_i32, %c320512_i32, %c41984_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg19[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg20[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg20[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg21[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg21[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg22[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg22[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg23[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg24[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg24[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg25[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg25[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg26[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg26[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_74::@embedded_elf_x86_64::@decode_bs4$async_dispatch_74_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_79::@embedded_elf_x86_64::@decode_bs4$async_dispatch_79_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_80::@embedded_elf_x86_64::@decode_bs4$async_dispatch_80_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg27[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg27[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg28[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg29[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg29[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg30[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg30[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg31[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg31[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg32[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg33[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg33[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg34[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg34[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg35[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg35[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_117::@embedded_elf_x86_64::@decode_bs4$async_dispatch_117_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_122::@embedded_elf_x86_64::@decode_bs4$async_dispatch_122_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_123::@embedded_elf_x86_64::@decode_bs4$async_dispatch_123_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg36[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg36[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg37[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg38[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg38[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg39[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg39[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg40[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg40[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg41[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg42[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg42[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg43[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg43[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg44[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg44[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_160::@embedded_elf_x86_64::@decode_bs4$async_dispatch_160_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_165::@embedded_elf_x86_64::@decode_bs4$async_dispatch_165_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_166::@embedded_elf_x86_64::@decode_bs4$async_dispatch_166_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg45[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg45[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg46[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg47[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg47[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg48[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg48[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg49[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg49[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg50[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg51[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg51[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg52[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg52[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg53[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg53[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_203::@embedded_elf_x86_64::@decode_bs4$async_dispatch_203_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_208::@embedded_elf_x86_64::@decode_bs4$async_dispatch_208_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_209::@embedded_elf_x86_64::@decode_bs4$async_dispatch_209_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg54[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg54[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg55[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg56[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg56[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg57[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg57[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg58[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg58[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg59[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg60[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg60[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg61[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg61[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg62[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg62[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_246::@embedded_elf_x86_64::@decode_bs4$async_dispatch_246_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_251::@embedded_elf_x86_64::@decode_bs4$async_dispatch_251_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_252::@embedded_elf_x86_64::@decode_bs4$async_dispatch_252_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg63[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg63[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg64[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg65[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg65[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg66[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg66[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg67[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg67[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg68[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg69[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg69[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg70[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg70[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg71[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg71[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_289::@embedded_elf_x86_64::@decode_bs4$async_dispatch_289_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_294::@embedded_elf_x86_64::@decode_bs4$async_dispatch_294_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_295::@embedded_elf_x86_64::@decode_bs4$async_dispatch_295_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg72[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg72[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg73[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg74[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg74[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg75[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg75[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg76[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg76[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg77[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg78[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg78[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg79[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg79[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg80[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg80[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_332::@embedded_elf_x86_64::@decode_bs4$async_dispatch_332_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_337::@embedded_elf_x86_64::@decode_bs4$async_dispatch_337_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_338::@embedded_elf_x86_64::@decode_bs4$async_dispatch_338_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg81[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg81[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg82[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg83[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg83[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg84[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg84[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg85[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg85[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg86[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg87[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg87[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg88[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg88[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg89[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg89[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_375::@embedded_elf_x86_64::@decode_bs4$async_dispatch_375_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_380::@embedded_elf_x86_64::@decode_bs4$async_dispatch_380_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_381::@embedded_elf_x86_64::@decode_bs4$async_dispatch_381_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg90[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg90[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg91[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg92[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg92[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg93[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg93[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg94[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg94[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg95[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg96[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg96[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg97[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg97[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg98[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg98[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_418::@embedded_elf_x86_64::@decode_bs4$async_dispatch_418_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_423::@embedded_elf_x86_64::@decode_bs4$async_dispatch_423_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_424::@embedded_elf_x86_64::@decode_bs4$async_dispatch_424_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg99[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg99[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg100[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg101[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg101[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg102[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg102[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg103[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg103[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg104[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg105[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg105[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg106[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg106[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg107[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg107[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_461::@embedded_elf_x86_64::@decode_bs4$async_dispatch_461_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_466::@embedded_elf_x86_64::@decode_bs4$async_dispatch_466_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_467::@embedded_elf_x86_64::@decode_bs4$async_dispatch_467_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg108[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg108[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg109[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg110[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg110[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg111[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg111[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg112[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg112[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg113[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg114[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg114[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg115[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg115[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg116[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg116[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_504::@embedded_elf_x86_64::@decode_bs4$async_dispatch_504_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_509::@embedded_elf_x86_64::@decode_bs4$async_dispatch_509_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_510::@embedded_elf_x86_64::@decode_bs4$async_dispatch_510_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg117[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg117[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg118[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg119[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg119[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg120[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg120[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg121[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg121[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg122[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg123[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg123[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg124[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg124[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg125[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg125[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_547::@embedded_elf_x86_64::@decode_bs4$async_dispatch_547_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_552::@embedded_elf_x86_64::@decode_bs4$async_dispatch_552_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_553::@embedded_elf_x86_64::@decode_bs4$async_dispatch_553_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg126[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg126[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg127[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg128[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg128[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg129[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg129[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg130[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg130[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg131[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg132[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg132[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg133[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg133[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg134[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg134[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_590::@embedded_elf_x86_64::@decode_bs4$async_dispatch_590_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_595::@embedded_elf_x86_64::@decode_bs4$async_dispatch_595_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_596::@embedded_elf_x86_64::@decode_bs4$async_dispatch_596_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg135[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg135[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg136[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg137[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg137[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg138[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg138[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg139[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg139[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg140[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg141[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg141[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg142[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg142[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg143[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg143[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_633::@embedded_elf_x86_64::@decode_bs4$async_dispatch_633_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_638::@embedded_elf_x86_64::@decode_bs4$async_dispatch_638_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_639::@embedded_elf_x86_64::@decode_bs4$async_dispatch_639_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg144[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg144[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg145[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg146[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg146[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg147[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg147[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg148[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg148[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg149[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg150[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg150[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg151[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg151[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg152[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg152[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_676::@embedded_elf_x86_64::@decode_bs4$async_dispatch_676_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_681::@embedded_elf_x86_64::@decode_bs4$async_dispatch_681_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_682::@embedded_elf_x86_64::@decode_bs4$async_dispatch_682_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg153[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg153[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg154[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg155[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg155[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg156[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg156[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg157[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg157[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg158[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg159[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg159[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg160[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg160[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg161[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg161[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_719::@embedded_elf_x86_64::@decode_bs4$async_dispatch_719_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_724::@embedded_elf_x86_64::@decode_bs4$async_dispatch_724_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_725::@embedded_elf_x86_64::@decode_bs4$async_dispatch_725_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg162[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg162[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg163[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg164[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg164[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg165[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg165[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg166[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg166[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg167[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg168[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg168[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg169[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg169[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg170[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg170[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_762::@embedded_elf_x86_64::@decode_bs4$async_dispatch_762_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_767::@embedded_elf_x86_64::@decode_bs4$async_dispatch_767_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_768::@embedded_elf_x86_64::@decode_bs4$async_dispatch_768_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg171[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg171[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg172[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg173[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg173[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg174[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg174[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg175[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg175[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg176[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg177[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg177[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg178[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg178[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg179[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg179[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_805::@embedded_elf_x86_64::@decode_bs4$async_dispatch_805_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_810::@embedded_elf_x86_64::@decode_bs4$async_dispatch_810_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_811::@embedded_elf_x86_64::@decode_bs4$async_dispatch_811_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg180[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg180[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg181[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg182[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg182[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg183[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg183[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg184[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg184[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg185[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg186[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg186[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg187[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg187[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg188[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg188[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_848::@embedded_elf_x86_64::@decode_bs4$async_dispatch_848_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_853::@embedded_elf_x86_64::@decode_bs4$async_dispatch_853_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_854::@embedded_elf_x86_64::@decode_bs4$async_dispatch_854_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg189[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg189[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg190[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg191[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg191[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg192[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg192[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg193[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg193[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg194[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg195[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg195[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg196[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg196[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg197[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg197[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_891::@embedded_elf_x86_64::@decode_bs4$async_dispatch_891_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c35456_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c35456_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c35584_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c35584_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_896::@embedded_elf_x86_64::@decode_bs4$async_dispatch_896_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_897::@embedded_elf_x86_64::@decode_bs4$async_dispatch_897_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg198[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg198[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c19072_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c19072_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c35456_i32, %c16896_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c35456_i32 : i32, i32) {
          ro %arg199[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c51840_i32 : i32) {
          ro %arg200[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c772736_i32 : i32) {
          ro %arg200[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12307072_i32 : i32) {
          ro %arg201[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13027968_i32 : i32) {
          ro %arg201[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12307072_i32, %c13027968_i32, %c35456_i32, %c24562304_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c51840_i32, %c772736_i32, %c35456_i32, %c24562304_i32, %c12307072_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12352128_i32 : i32) {
          ro %arg202[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c24607360_i32 : i32) {
          ro %arg202[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12352128_i32, %c24607360_i32, %c12307072_i32, %c19072_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c19072_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c16896_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c19072_i32, %c16896_i32, %c51840_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c51840_i32, %c19072_i32 : i32, i32) {
          ro %arg203[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c68224_i32 : i32) {
          ro %arg204[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c330368_i32 : i32) {
          ro %arg204[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_10::@embedded_elf_x86_64::@decode_bs4$async_dispatch_10_matmul_like_4x2048x64x32_f16xf16xf32(%c68224_i32, %c330368_i32, %c19072_i32, %c35456_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c4524672_i32 : i32) {
          ro %arg205[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c4557440_i32 : i32) {
          ro %arg205[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c4524672_i32, %c4557440_i32, %c19072_i32, %c16896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_11::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_11_slow_memcpy(%c51840_i32 : i32) {
          ro %arg206[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_12::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_12_slow_memcpy(%c84608_i32 : i32) {
          ro %arg206[%c0 for %c557056] : !stream.resource<constant>{%c557056},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_13::@embedded_elf_x86_64::@decode_bs4$async_dispatch_13_matmul_like_4x256x64x32_f16xf16xf32(%c51840_i32, %c84608_i32, %c19072_i32, %c608896_i32 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_22::@embedded_elf_x86_64::@decode_bs4$async_dispatch_22_slow_memcpy(%c35456_i32, %c610944_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_23::@embedded_elf_x86_64::@decode_bs4$async_dispatch_23_slow_memcpy(%c35456_i32, %c619136_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_24::@embedded_elf_x86_64::@decode_bs4$async_dispatch_24_elementwise_broadcast_4x32x2x32_f16(%c610944_i32, %c619136_i32, %c19072_i32 : i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_25::@embedded_elf_x86_64::@decode_bs4$async_dispatch_25_slow_memcpy(%c16896_i32, %c35456_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_26::@embedded_elf_x86_64::@decode_bs4$async_dispatch_26_slow_memcpy(%c16896_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_27::@embedded_elf_x86_64::@decode_bs4$async_dispatch_27_elementwise_broadcast_4x4x2x32_f16(%c35456_i32, %c36480_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_934::@embedded_elf_x86_64::@decode_bs4$async_dispatch_934_elementwise_4_i64[%10](%22 : i32) {
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_31::@embedded_elf_x86_64::@decode_bs4$async_dispatch_31_elementwise_broadcast_4x4_i64(%c37504_i32, %c16384_i32 : i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c16896_i32, %c16384_i32, %24, %26 : i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_33::@embedded_elf_x86_64::@decode_bs4$async_dispatch_33_elementwise_broadcast_4x4_i64(%c37504_i32, %c16512_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_32::@embedded_elf_x86_64::@decode_bs4$async_dispatch_32_scatter_Dx2x32x1xf16_dispatch_tensor_store[%12](%c608896_i32, %c16512_i32, %24, %26 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        rw %arg16[%c0 for %8] : !stream.resource<external>{%8}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_939::@embedded_elf_x86_64::@decode_bs4$async_dispatch_939_gather_4xDx4x32x64xf16_generic[%11, %10](%28, %30, %22 : i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_940::@embedded_elf_x86_64::@decode_bs4$async_dispatch_940_gather_4xDx4x32x64xf16_generic[%11, %10](%34, %28, %30, %22 : i32, i32, i32, i32) {
          ro %arg16[%c0 for %8] : !stream.resource<external>{%8},
          ro %arg15[%c0 for %5] : !stream.resource<external>{%5},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_38::@embedded_elf_x86_64::@decode_bs4$async_dispatch_38_attention_128xDx64xf16_dispatch_tensor_store[%17, %13](%c19072_i32, %34, %31, %c35456_i32, %35, %33 : i32, i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_8::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_8_slow_memcpy(%c51840_i32 : i32) {
          ro %arg207[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_9::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_9_slow_memcpy(%c313984_i32 : i32) {
          ro %arg207[%c0 for %c4456448] : !stream.resource<constant>{%c4456448},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_41::@embedded_elf_x86_64::@decode_bs4$async_dispatch_41_matmul_like_4x2048x64x32_f16xf16xf32(%c51840_i32, %c313984_i32, %c35456_i32, %c16384_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c16384_i32, %c32768_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c16384_i32, %c0_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c32768_i32, %c0_i32, %c65536_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c65536_i32, %c0_i32 : i32, i32) {
          ro %arg208[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c81920_i32 : i32) {
          ro %arg209[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c802816_i32 : i32) {
          ro %arg209[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_43::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_43_slow_memcpy(%c12337152_i32 : i32) {
          ro %arg210[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_44::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_44_slow_memcpy(%c13058048_i32 : i32) {
          ro %arg210[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_50::@embedded_elf_x86_64::@decode_bs4$async_dispatch_50_matmul_like_4x5632x64x32_f16xf16xf32(%c12337152_i32, %c13058048_i32, %c0_i32, %c32768_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_51::@embedded_elf_x86_64::@decode_bs4$async_dispatch_51_matmul_like_4x5632x64x32_f16xf16xf32(%c81920_i32, %c802816_i32, %c0_i32, %c32768_i32, %c12337152_i32 : i32, i32, i32, i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_49::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_49_slow_memcpy(%c12382208_i32 : i32) {
          ro %arg211[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_50::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_50_slow_memcpy(%c13103104_i32 : i32) {
          ro %arg211[%c0 for %c12255232] : !stream.resource<constant>{%c12255232},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_54::@embedded_elf_x86_64::@decode_bs4$async_dispatch_54_matmul_like_4x2048x176x32_f16xf16xf32(%c12382208_i32, %c13103104_i32, %c12337152_i32, %c16384_i32 : i32, i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_4::@embedded_elf_x86_64::@decode_bs4$async_dispatch_4_elementwise_8192_f16xf32(%c0_i32, %c16384_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @decode_bs4$async_dispatch_5::@embedded_elf_x86_64::@decode_bs4$async_dispatch_5_reduction_4x2048_f32(%c0_i32, %c49152_i32 : i32, i32) {
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_6::@embedded_elf_x86_64::@decode_bs4$async_dispatch_6_elementwise_4x2048_f32xf32xf16(%c16384_i32, %c49152_i32, %c0_i32 : i32, i32, i32) {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
      }
      stream.cmd.concurrent {
        stream.cmd.dispatch @decode_bs4$async_dispatch_7::@embedded_elf_x86_64::@decode_bs4$async_dispatch_7_elementwise_4x2048_f32xf16xf16(%c0_i32, %c16384_i32 : i32, i32) {
          ro %arg212[%c0 for %c8192] : !stream.resource<constant>{%c8192},
          ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_0::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_0_slow_memcpy(%c32768_i32 : i32) {
          ro %arg213[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
        stream.cmd.dispatch @prefill_bs4$async_dispatch_1::@embedded_elf_x86_64::@prefill_bs4$async_dispatch_1_slow_memcpy(%c4128768_i32 : i32) {
          ro %arg213[%c0 for %c69632000] : !stream.resource<constant>{%c69632000},
          wo %arg215[%c0 for %20] : !stream.resource<transient>{%20}
        }
      }
      stream.cmd.dispatch @decode_bs4$async_dispatch_964::@embedded_elf_x86_64::@decode_bs4$async_dispatch_964_matmul_like_4x32000x64x32_f16xf16xf32 {
        ro %arg215[%c0 for %20] : !stream.resource<transient>{%20},
        wo %arg214[%c0 for %c256000] : !stream.resource<external>{%c256000}
      }
    } => !stream.timepoint
    %37 = stream.resource.dealloca on(#hal.device.affinity<@__device_0>) await(%36) => %result_0 : !stream.resource<transient>{%20} => !stream.timepoint
    stream.timepoint.chain_external on(#hal.device.affinity<@__device_0>) %37 => (%arg6 : !hal.fence)
    %38 = stream.tensor.export on(#hal.device.affinity<@__device_0>) %result : tensor<4x1x32000xf16> in !stream.resource<external>{%c256000} -> !hal.buffer_view
    util.return %38 : !hal.buffer_view
  }
  util.func public @decode_bs4(%arg0: !hal.buffer_view, %arg1: !hal.buffer_view, %arg2: !hal.buffer_view, %arg3: !hal.buffer_view, %arg4: !hal.buffer_view) -> !hal.buffer_view attributes {iree.abi.stub} {
    %0 = util.null : !hal.fence
    %c-1_i32 = arith.constant -1 : i32
    %c0 = arith.constant 0 : index
    %device_0 = hal.devices.get %c0 : !hal.device
    %fence = hal.fence.create device(%device_0 : !hal.device) flags("None") : !hal.fence
    %1 = util.call @decode_bs4$async(%arg0, %arg1, %arg2, %arg3, %arg4, %0, %fence) : (!hal.buffer_view, !hal.buffer_view, !hal.buffer_view, !hal.buffer_view, !hal.buffer_view, !hal.fence, !hal.fence) -> !hal.buffer_view
    %status = hal.fence.await until([%fence]) timeout_millis(%c-1_i32) flags("None") : i32
    util.return %1 : !hal.buffer_view
  }
}
