# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_7.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_1/sim/design_1_sim_clk_gen_0_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
