// Seed: 1299097868
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout tri id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1'd0;
endmodule
module module_1 #(
    parameter id_5 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_6;
  ;
  assign {id_3, -1, 1} = id_5 == id_6;
  assign id_6[(1'b0) : id_5] = id_5;
  logic id_7 = 1;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_3,
      id_7,
      id_1,
      id_3
  );
  assign modCall_1.id_3 = 0;
  wire [1 : 1] id_8;
endmodule
