INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/LSD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/ShowLight_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShowLight_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/ShowLight_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShowLight_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/ShowNumber.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShowNumber
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/ShowStatus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShowStatus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/ShowTime.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShowTime
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sources_1/new/compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.srcs/sim_1/new/Main_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Youngsc/Desktop/1190200122- ԬҰ/Homework_yy/Homework_yy.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
