Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu Aug  7 02:01:28 2025
| Host         : eddd3f79d6f5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file place_report_timing_summary_0.rpt -pb place_report_timing_summary_0.pb -rpx place_report_timing_summary_0.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-16   Warning   Address collision              16          
TIMING-18  Warning   Missing input or output delay  28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     59.574        0.000                      0                 1398        0.133        0.000                      0                 1398       40.410        0.000                       0                   406  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            59.574        0.000                      0                 1398        0.133        0.000                      0                 1398       40.410        0.000                       0                   406  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       59.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.574ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.647ns  (logic 10.322ns (43.650%)  route 13.325ns (56.350%))
  Logic Levels:           26  (CARRY4=10 LUT2=2 LUT3=3 LUT4=5 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 88.133 - 83.330 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.595     5.140    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.012 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, estimated)        0.065     8.077    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.502 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=2, estimated)        2.741    11.243    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[1]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.367 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=27, estimated)       1.220    12.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/memory_file_reg_1_1
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.154    12.741 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[9]_i_2/O
                         net (fo=33, estimated)       1.119    13.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[1]
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.327    14.187 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3/O
                         net (fo=1, estimated)        0.746    14.933    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.440 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, estimated)        0.000    15.440    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.774 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=3, estimated)        0.813    16.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
    SLICE_X14Y84         LUT4 (Prop_lut4_I1_O)        0.303    16.890 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, estimated)        0.514    17.404    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.528 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, estimated)        0.497    18.025    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    18.149 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.792 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[3]
                         net (fo=8, estimated)        0.951    19.743    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1[2]
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.307    20.050 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    20.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__0_i_2_1[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.430 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    20.430    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.753 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[1]
                         net (fo=2, estimated)        0.620    21.373    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_6
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.306    21.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1/O
                         net (fo=2, estimated)        0.472    22.151    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1_n_0
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.124    22.275 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5/O
                         net (fo=1, routed)           0.000    22.275    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.651 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    22.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.768 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.768    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.091 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.505    23.596    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    24.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, estimated)        0.457    24.611    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    24.906 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    24.906    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, estimated)        0.518    25.672    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    25.974 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, estimated)        0.606    26.580    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    26.704 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, estimated)        0.326    27.030    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I3_O)        0.124    27.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_14/O
                         net (fo=4, estimated)        0.845    27.999    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry_0
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.150    28.149 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[5]_i_4/O
                         net (fo=1, estimated)        0.310    28.459    processor/stage_IFID/operation_result_reg[5]
    SLICE_X8Y88          LUT6 (Prop_lut6_I4_O)        0.328    28.787 r  processor/stage_IFID/operation_result[5]_i_1/O
                         net (fo=1, routed)           0.000    28.787    processor/stage_EX/operation_result_reg[15]_0[5]
    SLICE_X8Y88          FDRE                                         r  processor/stage_EX/operation_result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.433    88.133    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  processor/stage_EX/operation_result_reg[5]/C
                         clock pessimism              0.182    88.315    
                         clock uncertainty           -0.035    88.280    
    SLICE_X8Y88          FDRE (Setup_fdre_C_D)        0.081    88.361    processor/stage_EX/operation_result_reg[5]
  -------------------------------------------------------------------
                         required time                         88.361    
                         arrival time                         -28.787    
  -------------------------------------------------------------------
                         slack                                 59.574    

Slack (MET) :             59.619ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.550ns  (logic 10.288ns (43.686%)  route 13.262ns (56.314%))
  Logic Levels:           26  (CARRY4=10 LUT2=2 LUT3=2 LUT4=6 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 88.133 - 83.330 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.595     5.140    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.012 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, estimated)        0.065     8.077    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.502 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=2, estimated)        2.741    11.243    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[1]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.367 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=27, estimated)       1.220    12.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/memory_file_reg_1_1
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.154    12.741 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[9]_i_2/O
                         net (fo=33, estimated)       1.119    13.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[1]
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.327    14.187 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3/O
                         net (fo=1, estimated)        0.746    14.933    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.440 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, estimated)        0.000    15.440    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.774 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=3, estimated)        0.813    16.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
    SLICE_X14Y84         LUT4 (Prop_lut4_I1_O)        0.303    16.890 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, estimated)        0.514    17.404    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.528 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, estimated)        0.497    18.025    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    18.149 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.792 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[3]
                         net (fo=8, estimated)        0.951    19.743    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1[2]
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.307    20.050 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    20.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__0_i_2_1[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.430 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    20.430    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.753 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[1]
                         net (fo=2, estimated)        0.620    21.373    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_6
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.306    21.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1/O
                         net (fo=2, estimated)        0.472    22.151    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1_n_0
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.124    22.275 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5/O
                         net (fo=1, routed)           0.000    22.275    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.651 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    22.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.768 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.768    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.091 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.505    23.596    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    24.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, estimated)        0.457    24.611    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    24.906 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    24.906    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, estimated)        0.518    25.672    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    25.974 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, estimated)        0.606    26.580    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    26.704 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, estimated)        0.625    27.329    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_0
    SLICE_X9Y86          LUT4 (Prop_lut4_I2_O)        0.118    27.447 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[1]_i_8/O
                         net (fo=1, estimated)        0.494    27.941    processor/stage_IFID/operation_result_reg[1]_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I3_O)        0.326    28.267 r  processor/stage_IFID/operation_result[1]_i_3/O
                         net (fo=1, estimated)        0.299    28.566    processor/stage_IFID/operation_result[1]_i_3_n_0
    SLICE_X9Y88          LUT6 (Prop_lut6_I1_O)        0.124    28.690 r  processor/stage_IFID/operation_result[1]_i_1/O
                         net (fo=1, routed)           0.000    28.690    processor/stage_EX/operation_result_reg[15]_0[1]
    SLICE_X9Y88          FDRE                                         r  processor/stage_EX/operation_result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.433    88.133    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  processor/stage_EX/operation_result_reg[1]/C
                         clock pessimism              0.182    88.315    
                         clock uncertainty           -0.035    88.280    
    SLICE_X9Y88          FDRE (Setup_fdre_C_D)        0.029    88.309    processor/stage_EX/operation_result_reg[1]
  -------------------------------------------------------------------
                         required time                         88.309    
                         arrival time                         -28.690    
  -------------------------------------------------------------------
                         slack                                 59.619    

Slack (MET) :             59.666ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.619ns  (logic 10.092ns (42.728%)  route 13.527ns (57.272%))
  Logic Levels:           26  (CARRY4=10 LUT2=2 LUT3=3 LUT4=5 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.595     5.140    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.012 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, estimated)        0.065     8.077    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.502 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=2, estimated)        2.741    11.243    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[1]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.367 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=27, estimated)       1.220    12.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/memory_file_reg_1_1
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.154    12.741 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[9]_i_2/O
                         net (fo=33, estimated)       1.119    13.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[1]
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.327    14.187 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3/O
                         net (fo=1, estimated)        0.746    14.933    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.440 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, estimated)        0.000    15.440    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.774 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=3, estimated)        0.813    16.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
    SLICE_X14Y84         LUT4 (Prop_lut4_I1_O)        0.303    16.890 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, estimated)        0.514    17.404    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.528 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, estimated)        0.497    18.025    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    18.149 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.792 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[3]
                         net (fo=8, estimated)        0.951    19.743    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1[2]
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.307    20.050 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    20.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__0_i_2_1[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.430 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    20.430    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.753 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[1]
                         net (fo=2, estimated)        0.620    21.373    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_6
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.306    21.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1/O
                         net (fo=2, estimated)        0.472    22.151    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1_n_0
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.124    22.275 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5/O
                         net (fo=1, routed)           0.000    22.275    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.651 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    22.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.768 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.768    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.091 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.505    23.596    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    24.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, estimated)        0.457    24.611    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    24.906 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    24.906    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.154 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, estimated)        0.518    25.672    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    25.974 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, estimated)        0.606    26.580    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    26.704 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, estimated)        0.567    27.271    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_0
    SLICE_X7Y85          LUT3 (Prop_lut3_I1_O)        0.124    27.395 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[0]_i_11/O
                         net (fo=1, estimated)        0.483    27.878    processor/stage_IFID/operation_result_reg[0]_2
    SLICE_X7Y85          LUT6 (Prop_lut6_I4_O)        0.124    28.002 r  processor/stage_IFID/operation_result[0]_i_3/O
                         net (fo=1, estimated)        0.633    28.635    processor/stage_IFID/operation_result[0]_i_3_n_0
    SLICE_X6Y89          LUT6 (Prop_lut6_I3_O)        0.124    28.759 r  processor/stage_IFID/operation_result[0]_i_1/O
                         net (fo=1, routed)           0.000    28.759    processor/stage_EX/operation_result_reg[15]_0[0]
    SLICE_X6Y89          FDRE                                         r  processor/stage_EX/operation_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.501    88.201    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X6Y89          FDRE                                         r  processor/stage_EX/operation_result_reg[0]/C
                         clock pessimism              0.182    88.383    
                         clock uncertainty           -0.035    88.348    
    SLICE_X6Y89          FDRE (Setup_fdre_C_D)        0.077    88.425    processor/stage_EX/operation_result_reg[0]
  -------------------------------------------------------------------
                         required time                         88.425    
                         arrival time                         -28.759    
  -------------------------------------------------------------------
                         slack                                 59.666    

Slack (MET) :             59.755ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.480ns  (logic 10.092ns (42.981%)  route 13.388ns (57.019%))
  Logic Levels:           26  (CARRY4=10 LUT2=2 LUT3=2 LUT4=5 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.595     5.140    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.012 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, estimated)        0.065     8.077    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.502 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=2, estimated)        2.741    11.243    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[1]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.367 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=27, estimated)       1.220    12.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/memory_file_reg_1_1
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.154    12.741 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[9]_i_2/O
                         net (fo=33, estimated)       1.119    13.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[1]
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.327    14.187 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3/O
                         net (fo=1, estimated)        0.746    14.933    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.440 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, estimated)        0.000    15.440    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.774 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=3, estimated)        0.813    16.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
    SLICE_X14Y84         LUT4 (Prop_lut4_I1_O)        0.303    16.890 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, estimated)        0.514    17.404    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.528 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, estimated)        0.497    18.025    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    18.149 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.792 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[3]
                         net (fo=8, estimated)        0.951    19.743    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1[2]
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.307    20.050 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    20.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__0_i_2_1[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.430 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    20.430    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.753 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[1]
                         net (fo=2, estimated)        0.620    21.373    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_6
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.306    21.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1/O
                         net (fo=2, estimated)        0.472    22.151    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1_n_0
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.124    22.275 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5/O
                         net (fo=1, routed)           0.000    22.275    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.651 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    22.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.768 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.768    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.091 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.505    23.596    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    24.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, estimated)        0.457    24.611    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    24.906 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    24.906    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.154 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, estimated)        0.518    25.672    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    25.974 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, estimated)        0.606    26.580    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    26.704 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, estimated)        0.563    27.267    processor/stage_IFID/operation_result[6]_i_4_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I2_O)        0.124    27.391 r  processor/stage_IFID/operation_result[7]_i_16/O
                         net (fo=1, estimated)        0.495    27.886    processor/stage_IFID/operation_result[7]_i_16_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I2_O)        0.124    28.010 r  processor/stage_IFID/operation_result[7]_i_6/O
                         net (fo=1, estimated)        0.486    28.496    processor/stage_IFID/operation_result[7]_i_6_n_0
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.124    28.620 r  processor/stage_IFID/operation_result[7]_i_1/O
                         net (fo=1, routed)           0.000    28.620    processor/stage_EX/operation_result_reg[15]_0[7]
    SLICE_X7Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.499    88.199    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[7]/C
                         clock pessimism              0.182    88.381    
                         clock uncertainty           -0.035    88.346    
    SLICE_X7Y87          FDRE (Setup_fdre_C_D)        0.029    88.375    processor/stage_EX/operation_result_reg[7]
  -------------------------------------------------------------------
                         required time                         88.375    
                         arrival time                         -28.620    
  -------------------------------------------------------------------
                         slack                                 59.755    

Slack (MET) :             59.863ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.353ns  (logic 10.092ns (43.215%)  route 13.261ns (56.785%))
  Logic Levels:           26  (CARRY4=10 LUT2=2 LUT3=2 LUT4=5 LUT5=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 88.132 - 83.330 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.595     5.140    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.012 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, estimated)        0.065     8.077    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.502 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=2, estimated)        2.741    11.243    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[1]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.367 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=27, estimated)       1.220    12.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/memory_file_reg_1_1
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.154    12.741 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[9]_i_2/O
                         net (fo=33, estimated)       1.119    13.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[1]
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.327    14.187 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3/O
                         net (fo=1, estimated)        0.746    14.933    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.440 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, estimated)        0.000    15.440    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.774 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=3, estimated)        0.813    16.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
    SLICE_X14Y84         LUT4 (Prop_lut4_I1_O)        0.303    16.890 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, estimated)        0.514    17.404    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.528 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, estimated)        0.497    18.025    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    18.149 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.792 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[3]
                         net (fo=8, estimated)        0.951    19.743    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1[2]
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.307    20.050 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    20.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__0_i_2_1[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.430 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    20.430    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.753 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[1]
                         net (fo=2, estimated)        0.620    21.373    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_6
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.306    21.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1/O
                         net (fo=2, estimated)        0.472    22.151    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1_n_0
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.124    22.275 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5/O
                         net (fo=1, routed)           0.000    22.275    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.651 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    22.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.768 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.768    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.091 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.505    23.596    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    24.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, estimated)        0.457    24.611    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    24.906 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    24.906    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, estimated)        0.518    25.672    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    25.974 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, estimated)        0.606    26.580    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    26.704 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, estimated)        0.625    27.329    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_0
    SLICE_X9Y86          LUT5 (Prop_lut5_I1_O)        0.124    27.453 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[2]_i_8/O
                         net (fo=1, estimated)        0.485    27.938    processor/stage_IFID/operation_result_reg[2]
    SLICE_X9Y86          LUT6 (Prop_lut6_I5_O)        0.124    28.062 r  processor/stage_IFID/operation_result[2]_i_3/O
                         net (fo=1, estimated)        0.307    28.369    processor/stage_IFID/operation_result[2]_i_3_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124    28.493 r  processor/stage_IFID/operation_result[2]_i_1/O
                         net (fo=1, routed)           0.000    28.493    processor/stage_EX/operation_result_reg[15]_0[2]
    SLICE_X8Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.432    88.132    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[2]/C
                         clock pessimism              0.182    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.077    88.356    processor/stage_EX/operation_result_reg[2]
  -------------------------------------------------------------------
                         required time                         88.356    
                         arrival time                         -28.493    
  -------------------------------------------------------------------
                         slack                                 59.863    

Slack (MET) :             59.878ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.357ns  (logic 10.092ns (43.208%)  route 13.265ns (56.792%))
  Logic Levels:           26  (CARRY4=10 LUT2=2 LUT3=2 LUT4=5 LUT5=3 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.595     5.140    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.012 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, estimated)        0.065     8.077    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.502 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=2, estimated)        2.741    11.243    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[1]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.367 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=27, estimated)       1.220    12.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/memory_file_reg_1_1
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.154    12.741 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[9]_i_2/O
                         net (fo=33, estimated)       1.119    13.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[1]
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.327    14.187 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3/O
                         net (fo=1, estimated)        0.746    14.933    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.440 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, estimated)        0.000    15.440    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.774 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=3, estimated)        0.813    16.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
    SLICE_X14Y84         LUT4 (Prop_lut4_I1_O)        0.303    16.890 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, estimated)        0.514    17.404    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.528 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, estimated)        0.497    18.025    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    18.149 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.792 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[3]
                         net (fo=8, estimated)        0.951    19.743    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1[2]
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.307    20.050 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    20.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__0_i_2_1[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.430 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    20.430    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.753 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[1]
                         net (fo=2, estimated)        0.620    21.373    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_6
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.306    21.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1/O
                         net (fo=2, estimated)        0.472    22.151    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1_n_0
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.124    22.275 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5/O
                         net (fo=1, routed)           0.000    22.275    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.651 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    22.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.768 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.768    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.091 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.505    23.596    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    24.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, estimated)        0.457    24.611    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    24.906 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    24.906    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.154 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, estimated)        0.518    25.672    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    25.974 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, estimated)        0.606    26.580    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    26.704 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, estimated)        0.701    27.405    processor/stage_IFID/operation_result[6]_i_4_0
    SLICE_X6Y87          LUT5 (Prop_lut5_I4_O)        0.124    27.529 r  processor/stage_IFID/operation_result[6]_i_11/O
                         net (fo=1, estimated)        0.292    27.821    processor/stage_IFID/operation_result[6]_i_11_n_0
    SLICE_X4Y87          LUT5 (Prop_lut5_I2_O)        0.124    27.945 r  processor/stage_IFID/operation_result[6]_i_4/O
                         net (fo=1, estimated)        0.428    28.373    processor/stage_IFID/operation_result[6]_i_4_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I2_O)        0.124    28.497 r  processor/stage_IFID/operation_result[6]_i_1/O
                         net (fo=1, routed)           0.000    28.497    processor/stage_EX/operation_result_reg[15]_0[6]
    SLICE_X4Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.499    88.199    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X4Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[6]/C
                         clock pessimism              0.182    88.381    
                         clock uncertainty           -0.035    88.346    
    SLICE_X4Y87          FDRE (Setup_fdre_C_D)        0.029    88.375    processor/stage_EX/operation_result_reg[6]
  -------------------------------------------------------------------
                         required time                         88.375    
                         arrival time                         -28.497    
  -------------------------------------------------------------------
                         slack                                 59.878    

Slack (MET) :             60.031ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        23.189ns  (logic 10.092ns (43.521%)  route 13.097ns (56.479%))
  Logic Levels:           26  (CARRY4=10 LUT2=3 LUT3=2 LUT4=5 LUT5=1 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns = ( 88.132 - 83.330 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.595     5.140    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.012 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, estimated)        0.065     8.077    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.502 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=2, estimated)        2.741    11.243    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[1]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.367 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=27, estimated)       1.220    12.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/memory_file_reg_1_1
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.154    12.741 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[9]_i_2/O
                         net (fo=33, estimated)       1.119    13.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[1]
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.327    14.187 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3/O
                         net (fo=1, estimated)        0.746    14.933    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.440 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, estimated)        0.000    15.440    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.774 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=3, estimated)        0.813    16.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
    SLICE_X14Y84         LUT4 (Prop_lut4_I1_O)        0.303    16.890 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, estimated)        0.514    17.404    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.528 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, estimated)        0.497    18.025    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    18.149 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.792 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[3]
                         net (fo=8, estimated)        0.951    19.743    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1[2]
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.307    20.050 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    20.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__0_i_2_1[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.430 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    20.430    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.753 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[1]
                         net (fo=2, estimated)        0.620    21.373    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_6
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.306    21.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1/O
                         net (fo=2, estimated)        0.472    22.151    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1_n_0
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.124    22.275 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5/O
                         net (fo=1, routed)           0.000    22.275    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.651 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    22.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.768 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.768    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.091 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.505    23.596    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    24.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, estimated)        0.457    24.611    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    24.906 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    24.906    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, estimated)        0.518    25.672    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    25.974 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, estimated)        0.606    26.580    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    26.704 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, estimated)        0.326    27.030    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I3_O)        0.124    27.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_14/O
                         net (fo=4, estimated)        0.478    27.632    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry_0
    SLICE_X10Y86         LUT2 (Prop_lut2_I0_O)        0.124    27.756 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[4]_i_3/O
                         net (fo=1, estimated)        0.449    28.205    processor/stage_IFID/operation_result_reg[4]
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124    28.329 r  processor/stage_IFID/operation_result[4]_i_1/O
                         net (fo=1, routed)           0.000    28.329    processor/stage_EX/operation_result_reg[15]_0[4]
    SLICE_X8Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.432    88.132    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[4]/C
                         clock pessimism              0.182    88.314    
                         clock uncertainty           -0.035    88.279    
    SLICE_X8Y87          FDRE (Setup_fdre_C_D)        0.081    88.360    processor/stage_EX/operation_result_reg[4]
  -------------------------------------------------------------------
                         required time                         88.360    
                         arrival time                         -28.329    
  -------------------------------------------------------------------
                         slack                                 60.031    

Slack (MET) :             60.310ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        22.907ns  (logic 10.092ns (44.056%)  route 12.815ns (55.944%))
  Logic Levels:           26  (CARRY4=10 LUT2=2 LUT3=2 LUT4=5 LUT5=1 LUT6=5 RAMB36E1=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 88.133 - 83.330 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.595     5.140    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.012 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, estimated)        0.065     8.077    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.502 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=2, estimated)        2.741    11.243    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[1]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.367 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=27, estimated)       1.220    12.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/memory_file_reg_1_1
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.154    12.741 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[9]_i_2/O
                         net (fo=33, estimated)       1.119    13.860    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/op1_dout_IFID_reg[1]
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.327    14.187 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3/O
                         net (fo=1, estimated)        0.746    14.933    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_i_3_n_0
    SLICE_X13Y84         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    15.440 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry/CO[3]
                         net (fo=1, estimated)        0.000    15.440    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry_n_0
    SLICE_X13Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.774 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0/O[1]
                         net (fo=3, estimated)        0.813    16.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__30_carry__0_n_6
    SLICE_X14Y84         LUT4 (Prop_lut4_I1_O)        0.303    16.890 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11/O
                         net (fo=2, estimated)        0.514    17.404    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_11_n_0
    SLICE_X14Y84         LUT6 (Prop_lut6_I1_O)        0.124    17.528 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3/O
                         net (fo=2, estimated)        0.497    18.025    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_3_n_0
    SLICE_X12Y84         LUT5 (Prop_lut5_I0_O)        0.124    18.149 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    18.149    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    18.792 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/result0__60_carry__0/O[3]
                         net (fo=8, estimated)        0.951    19.743    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1[2]
    SLICE_X8Y82          LUT4 (Prop_lut4_I3_O)        0.307    20.050 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0_carry__1_i_6/O
                         net (fo=1, routed)           0.000    20.050    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__0_i_2_1[2]
    SLICE_X8Y82          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    20.430 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    20.430    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.753 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2/O[1]
                         net (fo=2, estimated)        0.620    21.373    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0_carry__2_n_6
    SLICE_X13Y83         LUT3 (Prop_lut3_I0_O)        0.306    21.679 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1/O
                         net (fo=2, estimated)        0.472    22.151    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_1_n_0
    SLICE_X10Y83         LUT4 (Prop_lut4_I0_O)        0.124    22.275 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5/O
                         net (fo=1, routed)           0.000    22.275    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_i_5_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.651 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1/CO[3]
                         net (fo=1, estimated)        0.000    22.651    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__1_n_0
    SLICE_X10Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.768 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2/CO[3]
                         net (fo=1, estimated)        0.000    22.768    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__2_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.091 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3/O[1]
                         net (fo=1, estimated)        0.505    23.596    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__87_carry__3_n_6
    SLICE_X8Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558    24.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__134_carry/O[0]
                         net (fo=1, estimated)        0.457    24.611    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0[0]
    SLICE_X9Y84          LUT2 (Prop_lut2_I1_O)        0.295    24.906 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/add_inst/op_out0__140_carry__0_i_2/O
                         net (fo=1, routed)           0.000    24.906    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result_reg[5][2]
    SLICE_X9Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    25.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0/O[2]
                         net (fo=2, estimated)        0.518    25.672    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/op_out0__140_carry__0_n_5
    SLICE_X8Y86          LUT4 (Prop_lut4_I2_O)        0.302    25.974 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25/O
                         net (fo=1, estimated)        0.606    26.580    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_n_0
    SLICE_X8Y86          LUT4 (Prop_lut4_I3_O)        0.124    26.704 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_21/O
                         net (fo=6, estimated)        0.326    27.030    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[7]_i_25_0
    SLICE_X9Y86          LUT6 (Prop_lut6_I3_O)        0.124    27.154 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/fit_inst/operation_result[6]_i_14/O
                         net (fo=4, estimated)        0.338    27.492    processor/stage_IFID/operation_result_reg[3]_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I1_O)        0.124    27.616 r  processor/stage_IFID/operation_result[3]_i_3/O
                         net (fo=1, estimated)        0.307    27.923    processor/stage_IFID/operation_result[3]_i_3_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I1_O)        0.124    28.047 r  processor/stage_IFID/operation_result[3]_i_1/O
                         net (fo=1, routed)           0.000    28.047    processor/stage_EX/operation_result_reg[15]_0[3]
    SLICE_X8Y88          FDRE                                         r  processor/stage_EX/operation_result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.433    88.133    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X8Y88          FDRE                                         r  processor/stage_EX/operation_result_reg[3]/C
                         clock pessimism              0.182    88.315    
                         clock uncertainty           -0.035    88.280    
    SLICE_X8Y88          FDRE (Setup_fdre_C_D)        0.077    88.357    processor/stage_EX/operation_result_reg[3]
  -------------------------------------------------------------------
                         required time                         88.357    
                         arrival time                         -28.047    
  -------------------------------------------------------------------
                         slack                                 60.310    

Slack (MET) :             68.432ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        14.671ns  (logic 5.892ns (40.161%)  route 8.779ns (59.839%))
  Logic Levels:           12  (CARRY4=3 LUT3=2 LUT4=2 LUT6=4 RAMB36E1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 88.199 - 83.330 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.595     5.140    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.012 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, estimated)        0.065     8.077    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.502 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=2, estimated)        2.741    11.243    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[1]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.367 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=27, estimated)       1.220    12.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/memory_file_reg_1_1
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.154    12.741 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[9]_i_2/O
                         net (fo=33, estimated)       0.951    13.692    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_3
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.327    14.019 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0_carry_i_11/O
                         net (fo=19, estimated)       0.994    15.013    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/operation_result_reg[9]
    SLICE_X3Y84          LUT4 (Prop_lut4_I0_O)        0.124    15.137 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__22_carry_i_6/O
                         net (fo=1, routed)           0.000    15.137    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__22_carry_i_6_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.687 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__22_carry/CO[3]
                         net (fo=1, estimated)        0.000    15.687    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__22_carry_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.909 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__22_carry__0/O[0]
                         net (fo=1, estimated)        0.566    16.475    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__22_carry__0_n_7
    SLICE_X4Y85          LUT6 (Prop_lut6_I2_O)        0.299    16.774 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0_i_2/O
                         net (fo=1, estimated)        0.453    17.227    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0_i_2_n_0
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.124    17.351 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    17.351    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0_i_1_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    17.603 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry__0/O[0]
                         net (fo=1, estimated)        0.446    18.049    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/sub_inst/result[7]
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.295    18.344 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/sub_inst/operation_result[15]_i_3/O
                         net (fo=1, estimated)        0.408    18.752    processor/stage_IFID/operation_result_reg[15]
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.124    18.876 r  processor/stage_IFID/operation_result[15]_i_1/O
                         net (fo=1, estimated)        0.935    19.811    processor/stage_EX/operation_result_reg[15]_0[15]
    SLICE_X1Y84          FDRE                                         r  processor/stage_EX/operation_result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.499    88.199    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  processor/stage_EX/operation_result_reg[15]/C
                         clock pessimism              0.182    88.381    
                         clock uncertainty           -0.035    88.346    
    SLICE_X1Y84          FDRE (Setup_fdre_C_D)       -0.103    88.243    processor/stage_EX/operation_result_reg[15]
  -------------------------------------------------------------------
                         required time                         88.243    
                         arrival time                         -19.811    
  -------------------------------------------------------------------
                         slack                                 68.432    

Slack (MET) :             69.581ns  (required time - arrival time)
  Source:                 processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/stage_EX/operation_result_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clk_pin rise@83.330ns - clk_pin rise@0.000ns)
  Data Path Delay:        13.656ns  (logic 5.996ns (43.907%)  route 7.660ns (56.093%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=3 RAMB36E1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.595     5.140    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     8.012 r  processor/data_mem/memory_file_reg_0_1/CASCADEOUTB
                         net (fo=1, estimated)        0.065     8.077    processor/data_mem/memory_file_reg_0_1_n_1
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     8.502 r  processor/data_mem/memory_file_reg_1_1/DOBDO[0]
                         net (fo=2, estimated)        2.741    11.243    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/dmem_dout[1]
    SLICE_X10Y87         LUT6 (Prop_lut6_I0_O)        0.124    11.367 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/reg_file_reg_r1_0_7_0_5_i_2/O
                         net (fo=27, estimated)       1.220    12.587    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/memory_file_reg_1_1
    SLICE_X9Y79          LUT3 (Prop_lut3_I0_O)        0.154    12.741 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/operation_result[9]_i_2/O
                         net (fo=33, estimated)       0.951    13.692    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_3
    SLICE_X4Y86          LUT6 (Prop_lut6_I0_O)        0.327    14.019 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0_carry_i_11/O
                         net (fo=19, estimated)       1.002    15.021    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/operation_result_reg[9]
    SLICE_X1Y84          LUT4 (Prop_lut4_I0_O)        0.124    15.145 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    15.145    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_i_6_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.695 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry/CO[3]
                         net (fo=1, estimated)        0.000    15.695    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.029 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0/O[1]
                         net (fo=2, estimated)        0.515    16.544    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__0_carry__0_n_6
    SLICE_X2Y84          LUT2 (Prop_lut2_I0_O)        0.303    16.847 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry_i_3/O
                         net (fo=1, routed)           0.000    16.847    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry_i_3_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    17.199 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/mul_inst/result0__35_carry/O[3]
                         net (fo=1, estimated)        0.630    17.829    processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/sub_inst/result[6]
    SLICE_X3Y88          LUT6 (Prop_lut6_I1_O)        0.307    18.136 r  processor/stage_EX/ALU_RNS_GENBLK[1].RNS_ALU/sub_inst/operation_result[14]_i_3/O
                         net (fo=1, estimated)        0.536    18.672    processor/stage_IFID/operation_result_reg[14]
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.124    18.796 r  processor/stage_IFID/operation_result[14]_i_1/O
                         net (fo=1, routed)           0.000    18.796    processor/stage_EX/operation_result_reg[15]_0[14]
    SLICE_X1Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873    86.609    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.700 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.501    88.201    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  processor/stage_EX/operation_result_reg[14]/C
                         clock pessimism              0.182    88.383    
                         clock uncertainty           -0.035    88.348    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.029    88.377    processor/stage_EX/operation_result_reg[14]
  -------------------------------------------------------------------
                         required time                         88.377    
                         arrival time                         -18.796    
  -------------------------------------------------------------------
                         slack                                 69.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 processor/stage_EX/data_wr_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/data_mem/memory_file_reg_0_3/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.860%)  route 0.210ns (56.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.555     1.656    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  processor/stage_EX/data_wr_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y82          FDRE (Prop_fdre_C_Q)         0.164     1.820 r  processor/stage_EX/data_wr_addr_reg[2]/Q
                         net (fo=16, estimated)       0.210     2.030    processor/data_mem/ADDRARDADDR[2]
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.866     2.202    processor/data_mem/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  processor/data_mem/memory_file_reg_0_3/CLKARDCLK
                         clock pessimism             -0.489     1.714    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.897    processor/data_mem/memory_file_reg_0_3
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.674%)  route 0.319ns (69.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.576     1.677    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.818 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, estimated)       0.319     2.137    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.844     2.180    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMA/CLK
                         clock pessimism             -0.490     1.690    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.000    processor/call_return_stack/stack_reg_0_7_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.674%)  route 0.319ns (69.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.576     1.677    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.818 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, estimated)       0.319     2.137    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.844     2.180    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMA_D1/CLK
                         clock pessimism             -0.490     1.690    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.000    processor/call_return_stack/stack_reg_0_7_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.674%)  route 0.319ns (69.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.576     1.677    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.818 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, estimated)       0.319     2.137    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.844     2.180    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMB/CLK
                         clock pessimism             -0.490     1.690    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.000    processor/call_return_stack/stack_reg_0_7_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.674%)  route 0.319ns (69.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.576     1.677    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.818 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, estimated)       0.319     2.137    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.844     2.180    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMB_D1/CLK
                         clock pessimism             -0.490     1.690    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.000    processor/call_return_stack/stack_reg_0_7_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.674%)  route 0.319ns (69.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.576     1.677    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.818 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, estimated)       0.319     2.137    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.844     2.180    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMC/CLK
                         clock pessimism             -0.490     1.690    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.000    processor/call_return_stack/stack_reg_0_7_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.674%)  route 0.319ns (69.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.576     1.677    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.818 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, estimated)       0.319     2.137    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.844     2.180    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMC_D1/CLK
                         clock pessimism             -0.490     1.690    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.000    processor/call_return_stack/stack_reg_0_7_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.674%)  route 0.319ns (69.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.576     1.677    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.818 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, estimated)       0.319     2.137    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMS32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.844     2.180    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMS32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMD/CLK
                         clock pessimism             -0.490     1.690    
    SLICE_X6Y73          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.000    processor/call_return_stack/stack_reg_0_7_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.674%)  route 0.319ns (69.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.576     1.677    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.818 r  processor/call_return_stack/sp_reg[0]/Q
                         net (fo=24, estimated)       0.319     2.137    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD0
    SLICE_X6Y73          RAMS32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.844     2.180    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMS32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMD_D1/CLK
                         clock pessimism             -0.490     1.690    
    SLICE_X6Y73          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.000    processor/call_return_stack/stack_reg_0_7_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 processor/call_return_stack/sp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/call_return_stack/stack_reg_0_7_6_9/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.128ns (33.791%)  route 0.251ns (66.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.576     1.677    processor/call_return_stack/clk_IBUF_BUFG
    SLICE_X7Y73          FDRE                                         r  processor/call_return_stack/sp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.128     1.805 r  processor/call_return_stack/sp_reg[2]/Q
                         net (fo=22, estimated)       0.251     2.056    processor/call_return_stack/stack_reg_0_7_6_9/ADDRD2
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.844     2.180    processor/call_return_stack/stack_reg_0_7_6_9/WCLK
    SLICE_X6Y73          RAMD32                                       r  processor/call_return_stack/stack_reg_0_7_6_9/RAMA/CLK
                         clock pessimism             -0.490     1.690    
    SLICE_X6Y73          RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.201     1.891    processor/call_return_stack/stack_reg_0_7_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X2Y14  processor/data_mem/memory_file_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y12  processor/data_mem/memory_file_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y13  processor/data_mem/memory_file_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y16  processor/data_mem/memory_file_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y11  processor/data_mem/memory_file_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X0Y18  processor/data_mem/memory_file_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y14  processor/data_mem/memory_file_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y16  processor/data_mem/memory_file_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X2Y15  processor/data_mem/memory_file_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         83.330      79.967     RAMB36_X1Y13  processor/data_mem/memory_file_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.670      40.420     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.660      40.410     SLICE_X6Y74   processor/call_return_stack/stack_reg_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/stage_EX/EX_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.740ns  (logic 4.344ns (44.599%)  route 5.396ns (55.401%))
  Logic Levels:           3  (LUT3=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.600     5.144    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  processor/stage_EX/EX_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.419     5.563 f  processor/stage_EX/EX_reg_reg[3]/Q
                         net (fo=29, estimated)       1.330     6.893    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/data_present_lut_0
    SLICE_X10Y90         LUT3 (Prop_lut3_I2_O)        0.296     7.189 f  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/data_width_loop[0].storage_srl_i_3/O
                         net (fo=10, estimated)       0.657     7.846    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/EX_reg_reg[6]
    SLICE_X10Y90         LUT5 (Prop_lut5_I2_O)        0.124     7.970 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/pio_OBUF[11]_inst_i_2/O
                         net (fo=16, estimated)       3.409    11.379    pio_OBUF[11]
    J1                   OBUF (Prop_obuf_I_O)         3.505    14.884 r  pio_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.884    pio[11]
    J1                                                                r  pio[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.503ns  (logic 4.043ns (53.883%)  route 3.460ns (46.117%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.554     5.098    UART/transmitter/clk_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.518     5.616 r  UART/transmitter/serial_flop/Q
                         net (fo=1, estimated)        3.460     9.076    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    12.601 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000    12.601    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.022ns  (logic 3.948ns (56.225%)  route 3.074ns (43.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.553     5.097    UART/receiver/clk_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.456     5.553 r  UART/receiver/data_present_flop/Q
                         net (fo=4, estimated)        3.074     8.627    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         3.492    12.119 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.119    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/receiver/data_present_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 1.334ns (50.736%)  route 1.296ns (49.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.560     1.661    UART/receiver/clk_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  UART/receiver/data_present_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.802 r  UART/receiver/data_present_flop/Q
                         net (fo=4, estimated)        1.296     3.098    led_OBUF[1]
    C16                  OBUF (Prop_obuf_I_O)         1.193     4.291 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.291    led[1]
    C16                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/transmitter/serial_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_TX_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.848ns  (logic 1.390ns (48.792%)  route 1.458ns (51.208%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.560     1.661    UART/transmitter/clk_IBUF_BUFG
    SLICE_X10Y92         FDRE                                         r  UART/transmitter/serial_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.164     1.825 r  UART/transmitter/serial_flop/Q
                         net (fo=1, estimated)        1.458     3.284    UART_TX_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.509 r  UART_TX_out_OBUF_inst/O
                         net (fo=0)                   0.000     4.509    UART_TX_out
    J18                                                               r  UART_TX_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/stage_EX/IO_port_ID_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.336ns  (logic 1.415ns (42.420%)  route 1.921ns (57.580%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.075    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.101 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.584     1.685    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  processor/stage_EX/IO_port_ID_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.849 r  processor/stage_EX/IO_port_ID_reg[0]/Q
                         net (fo=10, estimated)       0.484     2.333    processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/data_present_lut[0]
    SLICE_X10Y90         LUT5 (Prop_lut5_I1_O)        0.045     2.378 r  processor/stage_EX/ALU_RNS_GENBLK[0].RNS_ALU/mul_inst/pio_OBUF[11]_inst_i_2/O
                         net (fo=16, estimated)       1.437     3.815    pio_OBUF[11]
    J1                   OBUF (Prop_obuf_I_O)         1.206     5.021 r  pio_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.021    pio[11]
    J1                                                                r  pio[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay           311 Endpoints
Min Delay           311 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op3_dout_IFID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.989ns  (logic 2.444ns (30.592%)  route 5.545ns (69.408%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        4.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      2.469     3.932    processor/programcounter/btn_IBUF[0]
    SLICE_X4Y76          LUT3 (Prop_lut3_I0_O)        0.150     4.082 r  processor/programcounter/IFID_reg[17]_i_2/O
                         net (fo=8, estimated)        0.473     4.555    processor/programcounter/prog_ctr_reg_rep_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I4_O)        0.332     4.887 r  processor/programcounter/reg_file_reg_r3_0_7_0_5_i_2/O
                         net (fo=10, estimated)       0.987     5.874    processor/reg_file/reg_file_reg_r3_0_7_0_5/ADDRA1
    SLICE_X6Y78          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.020 r  processor/reg_file/reg_file_reg_r3_0_7_0_5/RAMA/O
                         net (fo=1, estimated)        0.998     7.018    processor/programcounter/rd_data30[0]
    SLICE_X5Y78          LUT4 (Prop_lut4_I3_O)        0.353     7.371 r  processor/programcounter/op3_dout_IFID[0]_i_1/O
                         net (fo=1, estimated)        0.618     7.989    processor/stage_IFID/op3_dout_IFID_reg[0]_0
    SLICE_X5Y83          FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.496     4.866    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  processor/stage_IFID/op3_dout_IFID_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.822ns  (logic 2.391ns (30.567%)  route 5.431ns (69.433%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      2.623     4.086    processor/programcounter/btn_IBUF[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.124     4.210 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12/O
                         net (fo=5, estimated)        0.591     4.801    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12_n_0
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.118     4.919 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=28, estimated)       1.257     6.176    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/ADDRC0
    SLICE_X8Y78          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.355     6.531 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMC/O
                         net (fo=1, estimated)        0.960     7.491    processor/programcounter/rd_data11[4]
    SLICE_X9Y79          LUT6 (Prop_lut6_I5_O)        0.331     7.822 r  processor/programcounter/op1_dout_IFID[4]_i_1/O
                         net (fo=1, routed)           0.000     7.822    processor/stage_IFID/op1_dout_IFID_reg[4]_1
    SLICE_X9Y79          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.425     4.795    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.784ns  (logic 2.414ns (31.012%)  route 5.370ns (68.988%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      2.552     4.015    processor/programcounter/btn_IBUF[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     4.139 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=4, estimated)        0.480     4.619    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.119     4.738 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=28, estimated)       1.400     6.138    processor/reg_file/RNS_reg_file_reg_r2_0_7_6_11/ADDRB1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.360     6.498 r  processor/reg_file/RNS_reg_file_reg_r2_0_7_6_11/RAMB/O
                         net (fo=1, estimated)        0.938     7.436    processor/programcounter/rd_data21[8]
    SLICE_X4Y81          LUT6 (Prop_lut6_I4_O)        0.348     7.784 r  processor/programcounter/op2_dout_IFID[8]_i_1/O
                         net (fo=1, routed)           0.000     7.784    processor/stage_IFID/op2_dout_IFID_reg[8]_0
    SLICE_X4Y81          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.493     4.863    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.782ns  (logic 2.407ns (30.930%)  route 5.375ns (69.070%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      2.623     4.086    processor/programcounter/btn_IBUF[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.124     4.210 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12/O
                         net (fo=5, estimated)        0.591     4.801    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12_n_0
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.118     4.919 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=28, estimated)       1.172     6.091    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRB0
    SLICE_X2Y82          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.354     6.445 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMB/O
                         net (fo=1, estimated)        0.989     7.434    processor/programcounter/rd_data11[14]
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.348     7.782 r  processor/programcounter/op1_dout_IFID[14]_i_1/O
                         net (fo=1, routed)           0.000     7.782    processor/stage_IFID/op1_dout_IFID_reg[14]_0
    SLICE_X2Y83          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.498     4.868    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[14]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.726ns  (logic 2.385ns (30.870%)  route 5.341ns (69.130%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      2.623     4.086    processor/programcounter/btn_IBUF[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.124     4.210 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12/O
                         net (fo=5, estimated)        0.591     4.801    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12_n_0
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.118     4.919 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=28, estimated)       1.182     6.101    processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/ADDRA0
    SLICE_X2Y82          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.352     6.453 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_12_15/RAMA/O
                         net (fo=1, estimated)        0.945     7.398    processor/programcounter/rd_data11[12]
    SLICE_X3Y83          LUT6 (Prop_lut6_I4_O)        0.328     7.726 r  processor/programcounter/op1_dout_IFID[12]_i_1/O
                         net (fo=1, routed)           0.000     7.726    processor/stage_IFID/op1_dout_IFID_reg[12]_0
    SLICE_X3Y83          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.498     4.868    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[12]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.720ns  (logic 2.407ns (31.178%)  route 5.313ns (68.822%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      2.623     4.086    processor/programcounter/btn_IBUF[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.124     4.210 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12/O
                         net (fo=5, estimated)        0.591     4.801    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12_n_0
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.118     4.919 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=28, estimated)       1.160     6.079    processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/ADDRB0
    SLICE_X6Y82          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.354     6.433 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_6_11/RAMB/O
                         net (fo=1, estimated)        0.939     7.372    processor/programcounter/rd_data11[8]
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.348     7.720 r  processor/programcounter/op1_dout_IFID[8]_i_1/O
                         net (fo=1, routed)           0.000     7.720    processor/stage_IFID/op1_dout_IFID_reg[8]_0
    SLICE_X3Y82          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.497     4.867    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X3Y82          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[8]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.714ns  (logic 2.407ns (31.203%)  route 5.307ns (68.797%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      2.623     4.086    processor/programcounter/btn_IBUF[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.124     4.210 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12/O
                         net (fo=5, estimated)        0.591     4.801    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12_n_0
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.118     4.919 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=28, estimated)       1.242     6.161    processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/ADDRB0
    SLICE_X8Y78          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.354     6.515 r  processor/reg_file/RNS_reg_file_reg_r1_0_7_0_5/RAMB/O
                         net (fo=1, estimated)        0.851     7.366    processor/programcounter/rd_data11[2]
    SLICE_X9Y78          LUT6 (Prop_lut6_I5_O)        0.348     7.714 r  processor/programcounter/op1_dout_IFID[2]_i_1/O
                         net (fo=1, routed)           0.000     7.714    processor/stage_IFID/op1_dout_IFID_reg[2]_0
    SLICE_X9Y78          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.424     4.794    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.712ns  (logic 2.391ns (31.003%)  route 5.321ns (68.997%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      2.623     4.086    processor/programcounter/btn_IBUF[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.124     4.210 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12/O
                         net (fo=5, estimated)        0.591     4.801    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12_n_0
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.118     4.919 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=28, estimated)       1.018     5.937    processor/reg_file/reg_file_reg_r1_0_7_6_7__0/DPRA0
    SLICE_X6Y80          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.355     6.292 r  processor/reg_file/reg_file_reg_r1_0_7_6_7__0/DP/O
                         net (fo=1, estimated)        1.089     7.381    processor/programcounter/p_1_in0_out[7]
    SLICE_X5Y82          LUT6 (Prop_lut6_I3_O)        0.331     7.712 r  processor/programcounter/op1_dout_IFID[7]_i_1/O
                         net (fo=1, routed)           0.000     7.712    processor/stage_IFID/op1_dout_IFID_reg[7]_0
    SLICE_X5Y82          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.495     4.865    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op1_dout_IFID_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.682ns  (logic 2.385ns (31.046%)  route 5.297ns (68.954%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.794ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      2.623     4.086    processor/programcounter/btn_IBUF[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.124     4.210 f  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12/O
                         net (fo=5, estimated)        0.591     4.801    processor/programcounter/reg_file_reg_r1_0_7_0_5_i_12_n_0
    SLICE_X4Y79          LUT2 (Prop_lut2_I1_O)        0.118     4.919 r  processor/programcounter/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=28, estimated)       1.115     6.034    processor/reg_file/reg_file_reg_r1_0_7_0_5/ADDRA0
    SLICE_X8Y79          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.352     6.386 r  processor/reg_file/reg_file_reg_r1_0_7_0_5/RAMA/O
                         net (fo=1, estimated)        0.968     7.354    processor/programcounter/p_1_in0_out[0]
    SLICE_X9Y78          LUT6 (Prop_lut6_I3_O)        0.328     7.682 r  processor/programcounter/op1_dout_IFID[0]_i_1/O
                         net (fo=1, routed)           0.000     7.682    processor/stage_IFID/op1_dout_IFID_reg[0]_0
    SLICE_X9Y78          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.424     4.794    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  processor/stage_IFID/op1_dout_IFID_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/op2_dout_IFID_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.622ns  (logic 2.388ns (31.330%)  route 5.234ns (68.670%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      2.552     4.015    processor/programcounter/btn_IBUF[0]
    SLICE_X4Y77          LUT6 (Prop_lut6_I2_O)        0.124     4.139 f  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4/O
                         net (fo=4, estimated)        0.480     4.619    processor/programcounter/reg_file_reg_r2_0_7_0_5_i_4_n_0
    SLICE_X5Y77          LUT2 (Prop_lut2_I1_O)        0.119     4.738 r  processor/programcounter/reg_file_reg_r2_0_7_0_5_i_2/O
                         net (fo=28, estimated)       1.408     6.146    processor/reg_file/RNS_reg_file_reg_r2_0_7_6_11/ADDRA1
    SLICE_X6Y81          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.354     6.500 r  processor/reg_file/RNS_reg_file_reg_r2_0_7_6_11/RAMA/O
                         net (fo=1, estimated)        0.794     7.294    processor/programcounter/rd_data21[6]
    SLICE_X5Y81          LUT6 (Prop_lut6_I5_O)        0.328     7.622 r  processor/programcounter/op2_dout_IFID[6]_i_1/O
                         net (fo=1, routed)           0.000     7.622    processor/stage_IFID/op2_dout_IFID_reg[6]_2
    SLICE_X5Y81          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        1.873     3.279    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.370 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      1.493     4.863    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  processor/stage_IFID/op2_dout_IFID_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.231ns (25.299%)  route 0.682ns (74.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      0.682     0.913    processor/stage_MEMWB/btn_IBUF[0]
    SLICE_X1Y90          FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.860     2.196    processor/stage_MEMWB/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.231ns (25.299%)  route 0.682ns (74.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      0.682     0.913    processor/stage_MEMWB/btn_IBUF[0]
    SLICE_X1Y90          FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.860     2.196    processor/stage_MEMWB/clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.231ns (25.253%)  route 0.684ns (74.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      0.684     0.915    processor/stage_IFID/btn_IBUF[0]
    SLICE_X0Y90          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.860     2.196    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[18]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.915ns  (logic 0.231ns (25.253%)  route 0.684ns (74.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      0.684     0.915    processor/stage_IFID/btn_IBUF[0]
    SLICE_X0Y90          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.860     2.196    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[19]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.231ns (25.229%)  route 0.685ns (74.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      0.685     0.916    processor/stage_IFID/btn_IBUF[0]
    SLICE_X2Y90          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.860     2.196    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[15]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.231ns (25.229%)  route 0.685ns (74.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      0.685     0.916    processor/stage_IFID/btn_IBUF[0]
    SLICE_X2Y90          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.860     2.196    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.231ns (25.229%)  route 0.685ns (74.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.196ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      0.685     0.916    processor/stage_MEMWB/btn_IBUF[0]
    SLICE_X2Y90          FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.860     2.196    processor/stage_MEMWB/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  processor/stage_MEMWB/branch_conds_MEMWB_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_EX/EX_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.231ns (24.829%)  route 0.699ns (75.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      0.699     0.930    processor/stage_EX/btn_IBUF[0]
    SLICE_X2Y89          FDRE                                         r  processor/stage_EX/EX_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.859     2.195    processor/stage_EX/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  processor/stage_EX/EX_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.231ns (24.829%)  route 0.699ns (75.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      0.699     0.930    processor/stage_IFID/btn_IBUF[0]
    SLICE_X2Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.859     2.195    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[10]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            processor/stage_IFID/IFID_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.231ns (24.829%)  route 0.699ns (75.171%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.195ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=125, estimated)      0.699     0.930    processor/stage_IFID/btn_IBUF[0]
    SLICE_X2Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.307    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.336 r  clk_IBUF_BUFG_inst/O
                         net (fo=405, estimated)      0.859     2.195    processor/stage_IFID/clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  processor/stage_IFID/IFID_reg_reg[12]/C





