// Seed: 3579932516
module module_0 (
    output wand id_0,
    input  tri1 id_1
);
  tri0 id_3;
  assign id_0 = 1;
  wire id_4;
  assign module_1.id_0 = 0;
  integer id_5;
  assign id_3 = id_3 + 1'b0;
  wire id_6;
  wire id_7;
  always @(*);
  assign id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output wire id_4,
    input tri id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    output tri0 id_11,
    input wand id_12
);
  assign id_4 = ~1;
  wand id_14;
  tri0 id_15 = id_8;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  assign {id_14, id_9 == 1, 1'd0} = 1;
endmodule
