*** Start analyzing build configuration ***
Auto-config - Scanning: C:\Users\beyondHDL\Desktop\NewCoding
Auto-config - VLOG: C:\Users\beyondHDL\Desktop\NewCoding
Auto-config - Wrote:
    C:\Users\beyondHDL\Desktop\NewCoding\.dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  C:\Users\beyondHDL\Desktop\NewCoding\.dvt\default.build
    -f C:\Users\beyondHDL\Desktop\NewCoding\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in C:\Users\beyondHDL\Desktop\NewCoding\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [23 ms] ***
*** Start SystemVerilog build ***
*** Loading top files ***
Loading (1) C:\Users\beyondHDL\Desktop\NewCoding\MiniMIPS32.v ...
Loading (2) C:\Users\beyondHDL\Desktop\NewCoding\defines.v ...
Done C:\Users\beyondHDL\Desktop\NewCoding\defines.v [19 ms, 68 lines, Verilog_2001] ...
Done C:\Users\beyondHDL\Desktop\NewCoding\MiniMIPS32.v [3 ms, 187 lines, Verilog_2001] ...
Loading (3) C:\Users\beyondHDL\Desktop\NewCoding\MiniMIPS32_SYS.v ...
Skip (optimized) C:\Users\beyondHDL\Desktop\NewCoding\defines.v ...
Done C:\Users\beyondHDL\Desktop\NewCoding\MiniMIPS32_SYS.v [0 ms, 56 lines, Verilog_2001] ...
Loading (4) C:\Users\beyondHDL\Desktop\NewCoding\exe_stage.v ...
Skip (optimized) C:\Users\beyondHDL\Desktop\NewCoding\defines.v ...
Done C:\Users\beyondHDL\Desktop\NewCoding\exe_stage.v [1 ms, 113 lines, Verilog_2001] ...
Loading (5) C:\Users\beyondHDL\Desktop\NewCoding\exmem_reg.v ...
Skip (optimized) C:\Users\beyondHDL\Desktop\NewCoding\defines.v ...
Done C:\Users\beyondHDL\Desktop\NewCoding\exmem_reg.v [1 ms, 54 lines, Verilog_2001] ...
Loading (6) C:\Users\beyondHDL\Desktop\NewCoding\hilo.v ...
Skip (optimized) C:\Users\beyondHDL\Desktop\NewCoding\defines.v ...
Done C:\Users\beyondHDL\Desktop\NewCoding\hilo.v [1 ms, 29 lines, Verilog_2001] ...
Loading (7) C:\Users\beyondHDL\Desktop\NewCoding\id_stage.v ...
Skip (optimized) C:\Users\beyondHDL\Desktop\NewCoding\defines.v ...
Done C:\Users\beyondHDL\Desktop\NewCoding\id_stage.v [2 ms, 228 lines, Verilog_2001] ...
Loading (8) C:\Users\beyondHDL\Desktop\NewCoding\idex_reg.v ...
Skip (optimized) C:\Users\beyondHDL\Desktop\NewCoding\defines.v ...
Done C:\Users\beyondHDL\Desktop\NewCoding\idex_reg.v [1 ms, 58 lines, Verilog_2001] ...
Loading (9) C:\Users\beyondHDL\Desktop\NewCoding\if_stage.v ...
Skip (optimized) C:\Users\beyondHDL\Desktop\NewCoding\defines.v ...
Done C:\Users\beyondHDL\Desktop\NewCoding\if_stage.v [0 ms, 34 lines, Verilog_2001] ...
Loading (10) C:\Users\beyondHDL\Desktop\NewCoding\ifid_reg.v ...
Skip (optimized) C:\Users\beyondHDL\Desktop\NewCoding\defines.v ...
Done C:\Users\beyondHDL\Desktop\NewCoding\ifid_reg.v [0 ms, 30 lines, Verilog_2001] ...
Loading (11) C:\Users\beyondHDL\Desktop\NewCoding\mem_stage.v ...
Skip (optimized) C:\Users\beyondHDL\Desktop\NewCoding\defines.v ...
Done C:\Users\beyondHDL\Desktop\NewCoding\mem_stage.v [1 ms, 95 lines, Verilog_2001] ...
Loading (12) C:\Users\beyondHDL\Desktop\NewCoding\memwb_reg.v ...
Skip (optimized) C:\Users\beyondHDL\Desktop\NewCoding\defines.v ...
Done C:\Users\beyondHDL\Desktop\NewCoding\memwb_reg.v [1 ms, 54 lines, Verilog_2001] ...
Loading (13) C:\Users\beyondHDL\Desktop\NewCoding\regfile.v ...
Skip (optimized) C:\Users\beyondHDL\Desktop\NewCoding\defines.v ...
Done C:\Users\beyondHDL\Desktop\NewCoding\regfile.v [3 ms, 94 lines, Verilog_2001] ...
Loading (14) C:\Users\beyondHDL\Desktop\NewCoding\wb_stage.v ...
Skip (optimized) C:\Users\beyondHDL\Desktop\NewCoding\defines.v ...
Done C:\Users\beyondHDL\Desktop\NewCoding\wb_stage.v [0 ms, 47 lines, Verilog_2001] ...
*** Done parsing [LT 16.0 ms, PT 30.0 ms, SGT 3%, UGT 9%] ***
*** Total number of lines [1 147] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [1 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [37 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [1 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [6 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [0 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [58 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [65 ms] ...
Performing mixed post full build step 7 (Verilog - US) [62 ms] ...
*** Done mixed mode extension build [306 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [1 ms] ***
*** Total build time [369 ms] ***
