\hypertarget{struct_tcc}{}\section{Tcc Struct Reference}
\label{struct_tcc}\index{Tcc@{Tcc}}


T\+CC hardware registers.  




{\ttfamily \#include $<$tcc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___c_t_r_l_a___type}{T\+C\+C\+\_\+\+C\+T\+R\+L\+A\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_aa651e8406e628b45f41caf390b339049}{C\+T\+R\+LA}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x00 (R/W 32) Control A. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___c_t_r_l_b_c_l_r___type}{T\+C\+C\+\_\+\+C\+T\+R\+L\+B\+C\+L\+R\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_acdcc7ad4d23d1ba99a7958f6216f9152}{C\+T\+R\+L\+B\+C\+LR}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x04 (R/W 8) Control B Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___c_t_r_l_b_s_e_t___type}{T\+C\+C\+\_\+\+C\+T\+R\+L\+B\+S\+E\+T\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_aa5b2b1748fa05c22acd1e9db0224b01f}{C\+T\+R\+L\+B\+S\+ET}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x05 (R/W 8) Control B Set. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_tcc_a4e5d6a915ea4537cf07dee3bb8de31b3}{Reserved1}} \mbox{[}0x2\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_t_c_c___s_y_n_c_b_u_s_y___type}{T\+C\+C\+\_\+\+S\+Y\+N\+C\+B\+U\+S\+Y\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_ae9b6701602427f3812cbe1b13c368235}{S\+Y\+N\+C\+B\+U\+SY}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x08 (R/ 32) Synchronization Busy. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___f_c_t_r_l_a___type}{T\+C\+C\+\_\+\+F\+C\+T\+R\+L\+A\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_a03e99b5d80cc8c4507ace1e2c4234adf}{F\+C\+T\+R\+LA}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x0C (R/W 32) Recoverable Fault A Configuration. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___f_c_t_r_l_b___type}{T\+C\+C\+\_\+\+F\+C\+T\+R\+L\+B\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_a46b880c5a28c3b17c20fc1d76ce2b093}{F\+C\+T\+R\+LB}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x10 (R/W 32) Recoverable Fault B Configuration. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___w_e_x_c_t_r_l___type}{T\+C\+C\+\_\+\+W\+E\+X\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_aad33ead9530dfb9aeac8b4dee64007cd}{W\+E\+X\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x14 (R/W 32) Waveform Extension Configuration. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type}{T\+C\+C\+\_\+\+D\+R\+V\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_a1e68869c006eabb53d7259494b255c4d}{D\+R\+V\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x18 (R/W 32) Driver Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_tcc_a2e22156efdbee765577c760f170204da}{Reserved2}} \mbox{[}0x2\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___d_b_g_c_t_r_l___type}{T\+C\+C\+\_\+\+D\+B\+G\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_a721809f2f5c39fde4b2a969ed30b1bf8}{D\+B\+G\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x1E (R/W 8) Debug Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_tcc_a04871068e4c9aaff01e365b7b670bde9}{Reserved3}} \mbox{[}0x1\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___e_v_c_t_r_l___type}{T\+C\+C\+\_\+\+E\+V\+C\+T\+R\+L\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_a5840e5fa650180136e44fe3a96c6dbec}{E\+V\+C\+T\+RL}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x20 (R/W 32) Event Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___i_n_t_e_n_c_l_r___type}{T\+C\+C\+\_\+\+I\+N\+T\+E\+N\+C\+L\+R\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_a444b5d7ae83cf9c73ece383f39c4c7ba}{I\+N\+T\+E\+N\+C\+LR}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x24 (R/W 32) Interrupt Enable Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___i_n_t_e_n_s_e_t___type}{T\+C\+C\+\_\+\+I\+N\+T\+E\+N\+S\+E\+T\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_a22a208b86a37c61d35daf19fe8a3e8d8}{I\+N\+T\+E\+N\+S\+ET}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x28 (R/W 32) Interrupt Enable Set. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___i_n_t_f_l_a_g___type}{T\+C\+C\+\_\+\+I\+N\+T\+F\+L\+A\+G\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_ac336c2677229711cac183a8a51b2a6c9}{I\+N\+T\+F\+L\+AG}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x2C (R/W 32) Interrupt Flag Status and Clear. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___s_t_a_t_u_s___type}{T\+C\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_af6917afcdf62cd2447e23fd6233aee35}{S\+T\+A\+T\+US}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x30 (R/W 32) Status. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___c_o_u_n_t___type}{T\+C\+C\+\_\+\+C\+O\+U\+N\+T\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_a9557ee66e5d5d14ee25936822ac5ed87}{C\+O\+U\+NT}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x34 (R/W 32) Count. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___p_a_t_t___type}{T\+C\+C\+\_\+\+P\+A\+T\+T\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_a83f6b6d53e8159a0444875b4b8eb485d}{P\+A\+TT}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x38 (R/W 16) Pattern. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_tcc_afdb8a8dce919f0c98e4427301fb81799}{Reserved4}} \mbox{[}0x2\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___w_a_v_e___type}{T\+C\+C\+\_\+\+W\+A\+V\+E\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_a652764bd72a23db34e8de5af242e7d3f}{W\+A\+VE}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x3C (R/W 32) Waveform Control. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___p_e_r___type}{T\+C\+C\+\_\+\+P\+E\+R\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_a2a7c4d62153e1e55dcb754b1c9145729}{P\+ER}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x40 (R/W 32) Period. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___c_c___type}{T\+C\+C\+\_\+\+C\+C\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_af4049bf3c19020ebf9dfbeaeca03d6ed}{CC}} \mbox{[}4\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x44 (R/W 32) Compare and Capture. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_tcc_a2d9b47c3fd63e946e1e94e1a64ebf163}{Reserved5}} \mbox{[}0x10\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___p_a_t_t_b___type}{T\+C\+C\+\_\+\+P\+A\+T\+T\+B\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_a4df130a533cfdea3d0a85621aeebe247}{P\+A\+T\+TB}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x64 (R/W 16) Pattern Buffer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} \mbox{\hyperlink{struct_tcc_acb4c89ce95041141d5c215027bd15bb1}{Reserved6}} \mbox{[}0x2\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___w_a_v_e_b___type}{T\+C\+C\+\_\+\+W\+A\+V\+E\+B\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_a64d27160396a5a9232b4d13e0c72a632}{W\+A\+V\+EB}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x68 (R/W 32) Waveform Control Buffer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___p_e_r_b___type}{T\+C\+C\+\_\+\+P\+E\+R\+B\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_a7a37803958084cd2f8c4b5ca00739173}{P\+E\+RB}}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x6C (R/W 32) Period Buffer. \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___c_c_b___type}{T\+C\+C\+\_\+\+C\+C\+B\+\_\+\+Type}} \mbox{\hyperlink{struct_tcc_aba8520af432406f53a29252ceb6fab8d}{C\+CB}} \mbox{[}4\mbox{]}
\begin{DoxyCompactList}\small\item\em Offset\+: 0x70 (R/W 32) Compare and Capture Buffer. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
T\+CC hardware registers. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_tcc_af4049bf3c19020ebf9dfbeaeca03d6ed}\label{struct_tcc_af4049bf3c19020ebf9dfbeaeca03d6ed}} 
\index{Tcc@{Tcc}!CC@{CC}}
\index{CC@{CC}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{CC}{CC}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___c_c___type}{T\+C\+C\+\_\+\+C\+C\+\_\+\+Type}} CC}



Offset\+: 0x44 (R/W 32) Compare and Capture. 

\mbox{\Hypertarget{struct_tcc_aba8520af432406f53a29252ceb6fab8d}\label{struct_tcc_aba8520af432406f53a29252ceb6fab8d}} 
\index{Tcc@{Tcc}!CCB@{CCB}}
\index{CCB@{CCB}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{CCB}{CCB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___c_c_b___type}{T\+C\+C\+\_\+\+C\+C\+B\+\_\+\+Type}} C\+CB}



Offset\+: 0x70 (R/W 32) Compare and Capture Buffer. 

\mbox{\Hypertarget{struct_tcc_a9557ee66e5d5d14ee25936822ac5ed87}\label{struct_tcc_a9557ee66e5d5d14ee25936822ac5ed87}} 
\index{Tcc@{Tcc}!COUNT@{COUNT}}
\index{COUNT@{COUNT}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{COUNT}{COUNT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___c_o_u_n_t___type}{T\+C\+C\+\_\+\+C\+O\+U\+N\+T\+\_\+\+Type}} C\+O\+U\+NT}



Offset\+: 0x34 (R/W 32) Count. 

\mbox{\Hypertarget{struct_tcc_aa651e8406e628b45f41caf390b339049}\label{struct_tcc_aa651e8406e628b45f41caf390b339049}} 
\index{Tcc@{Tcc}!CTRLA@{CTRLA}}
\index{CTRLA@{CTRLA}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{CTRLA}{CTRLA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___c_t_r_l_a___type}{T\+C\+C\+\_\+\+C\+T\+R\+L\+A\+\_\+\+Type}} C\+T\+R\+LA}



Offset\+: 0x00 (R/W 32) Control A. 

\mbox{\Hypertarget{struct_tcc_acdcc7ad4d23d1ba99a7958f6216f9152}\label{struct_tcc_acdcc7ad4d23d1ba99a7958f6216f9152}} 
\index{Tcc@{Tcc}!CTRLBCLR@{CTRLBCLR}}
\index{CTRLBCLR@{CTRLBCLR}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{CTRLBCLR}{CTRLBCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___c_t_r_l_b_c_l_r___type}{T\+C\+C\+\_\+\+C\+T\+R\+L\+B\+C\+L\+R\+\_\+\+Type}} C\+T\+R\+L\+B\+C\+LR}



Offset\+: 0x04 (R/W 8) Control B Clear. 

\mbox{\Hypertarget{struct_tcc_aa5b2b1748fa05c22acd1e9db0224b01f}\label{struct_tcc_aa5b2b1748fa05c22acd1e9db0224b01f}} 
\index{Tcc@{Tcc}!CTRLBSET@{CTRLBSET}}
\index{CTRLBSET@{CTRLBSET}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{CTRLBSET}{CTRLBSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___c_t_r_l_b_s_e_t___type}{T\+C\+C\+\_\+\+C\+T\+R\+L\+B\+S\+E\+T\+\_\+\+Type}} C\+T\+R\+L\+B\+S\+ET}



Offset\+: 0x05 (R/W 8) Control B Set. 

\mbox{\Hypertarget{struct_tcc_a721809f2f5c39fde4b2a969ed30b1bf8}\label{struct_tcc_a721809f2f5c39fde4b2a969ed30b1bf8}} 
\index{Tcc@{Tcc}!DBGCTRL@{DBGCTRL}}
\index{DBGCTRL@{DBGCTRL}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{DBGCTRL}{DBGCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___d_b_g_c_t_r_l___type}{T\+C\+C\+\_\+\+D\+B\+G\+C\+T\+R\+L\+\_\+\+Type}} D\+B\+G\+C\+T\+RL}



Offset\+: 0x1E (R/W 8) Debug Control. 

\mbox{\Hypertarget{struct_tcc_a1e68869c006eabb53d7259494b255c4d}\label{struct_tcc_a1e68869c006eabb53d7259494b255c4d}} 
\index{Tcc@{Tcc}!DRVCTRL@{DRVCTRL}}
\index{DRVCTRL@{DRVCTRL}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{DRVCTRL}{DRVCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___d_r_v_c_t_r_l___type}{T\+C\+C\+\_\+\+D\+R\+V\+C\+T\+R\+L\+\_\+\+Type}} D\+R\+V\+C\+T\+RL}



Offset\+: 0x18 (R/W 32) Driver Control. 

\mbox{\Hypertarget{struct_tcc_a5840e5fa650180136e44fe3a96c6dbec}\label{struct_tcc_a5840e5fa650180136e44fe3a96c6dbec}} 
\index{Tcc@{Tcc}!EVCTRL@{EVCTRL}}
\index{EVCTRL@{EVCTRL}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{EVCTRL}{EVCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___e_v_c_t_r_l___type}{T\+C\+C\+\_\+\+E\+V\+C\+T\+R\+L\+\_\+\+Type}} E\+V\+C\+T\+RL}



Offset\+: 0x20 (R/W 32) Event Control. 

\mbox{\Hypertarget{struct_tcc_a03e99b5d80cc8c4507ace1e2c4234adf}\label{struct_tcc_a03e99b5d80cc8c4507ace1e2c4234adf}} 
\index{Tcc@{Tcc}!FCTRLA@{FCTRLA}}
\index{FCTRLA@{FCTRLA}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{FCTRLA}{FCTRLA}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___f_c_t_r_l_a___type}{T\+C\+C\+\_\+\+F\+C\+T\+R\+L\+A\+\_\+\+Type}} F\+C\+T\+R\+LA}



Offset\+: 0x0C (R/W 32) Recoverable Fault A Configuration. 

\mbox{\Hypertarget{struct_tcc_a46b880c5a28c3b17c20fc1d76ce2b093}\label{struct_tcc_a46b880c5a28c3b17c20fc1d76ce2b093}} 
\index{Tcc@{Tcc}!FCTRLB@{FCTRLB}}
\index{FCTRLB@{FCTRLB}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{FCTRLB}{FCTRLB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___f_c_t_r_l_b___type}{T\+C\+C\+\_\+\+F\+C\+T\+R\+L\+B\+\_\+\+Type}} F\+C\+T\+R\+LB}



Offset\+: 0x10 (R/W 32) Recoverable Fault B Configuration. 

\mbox{\Hypertarget{struct_tcc_a444b5d7ae83cf9c73ece383f39c4c7ba}\label{struct_tcc_a444b5d7ae83cf9c73ece383f39c4c7ba}} 
\index{Tcc@{Tcc}!INTENCLR@{INTENCLR}}
\index{INTENCLR@{INTENCLR}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{INTENCLR}{INTENCLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___i_n_t_e_n_c_l_r___type}{T\+C\+C\+\_\+\+I\+N\+T\+E\+N\+C\+L\+R\+\_\+\+Type}} I\+N\+T\+E\+N\+C\+LR}



Offset\+: 0x24 (R/W 32) Interrupt Enable Clear. 

\mbox{\Hypertarget{struct_tcc_a22a208b86a37c61d35daf19fe8a3e8d8}\label{struct_tcc_a22a208b86a37c61d35daf19fe8a3e8d8}} 
\index{Tcc@{Tcc}!INTENSET@{INTENSET}}
\index{INTENSET@{INTENSET}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{INTENSET}{INTENSET}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___i_n_t_e_n_s_e_t___type}{T\+C\+C\+\_\+\+I\+N\+T\+E\+N\+S\+E\+T\+\_\+\+Type}} I\+N\+T\+E\+N\+S\+ET}



Offset\+: 0x28 (R/W 32) Interrupt Enable Set. 

\mbox{\Hypertarget{struct_tcc_ac336c2677229711cac183a8a51b2a6c9}\label{struct_tcc_ac336c2677229711cac183a8a51b2a6c9}} 
\index{Tcc@{Tcc}!INTFLAG@{INTFLAG}}
\index{INTFLAG@{INTFLAG}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{INTFLAG}{INTFLAG}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___i_n_t_f_l_a_g___type}{T\+C\+C\+\_\+\+I\+N\+T\+F\+L\+A\+G\+\_\+\+Type}} I\+N\+T\+F\+L\+AG}



Offset\+: 0x2C (R/W 32) Interrupt Flag Status and Clear. 

\mbox{\Hypertarget{struct_tcc_a83f6b6d53e8159a0444875b4b8eb485d}\label{struct_tcc_a83f6b6d53e8159a0444875b4b8eb485d}} 
\index{Tcc@{Tcc}!PATT@{PATT}}
\index{PATT@{PATT}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{PATT}{PATT}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___p_a_t_t___type}{T\+C\+C\+\_\+\+P\+A\+T\+T\+\_\+\+Type}} P\+A\+TT}



Offset\+: 0x38 (R/W 16) Pattern. 

\mbox{\Hypertarget{struct_tcc_a4df130a533cfdea3d0a85621aeebe247}\label{struct_tcc_a4df130a533cfdea3d0a85621aeebe247}} 
\index{Tcc@{Tcc}!PATTB@{PATTB}}
\index{PATTB@{PATTB}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{PATTB}{PATTB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___p_a_t_t_b___type}{T\+C\+C\+\_\+\+P\+A\+T\+T\+B\+\_\+\+Type}} P\+A\+T\+TB}



Offset\+: 0x64 (R/W 16) Pattern Buffer. 

\mbox{\Hypertarget{struct_tcc_a2a7c4d62153e1e55dcb754b1c9145729}\label{struct_tcc_a2a7c4d62153e1e55dcb754b1c9145729}} 
\index{Tcc@{Tcc}!PER@{PER}}
\index{PER@{PER}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{PER}{PER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___p_e_r___type}{T\+C\+C\+\_\+\+P\+E\+R\+\_\+\+Type}} P\+ER}



Offset\+: 0x40 (R/W 32) Period. 

\mbox{\Hypertarget{struct_tcc_a7a37803958084cd2f8c4b5ca00739173}\label{struct_tcc_a7a37803958084cd2f8c4b5ca00739173}} 
\index{Tcc@{Tcc}!PERB@{PERB}}
\index{PERB@{PERB}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{PERB}{PERB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___p_e_r_b___type}{T\+C\+C\+\_\+\+P\+E\+R\+B\+\_\+\+Type}} P\+E\+RB}



Offset\+: 0x6C (R/W 32) Period Buffer. 

\mbox{\Hypertarget{struct_tcc_a4e5d6a915ea4537cf07dee3bb8de31b3}\label{struct_tcc_a4e5d6a915ea4537cf07dee3bb8de31b3}} 
\index{Tcc@{Tcc}!Reserved1@{Reserved1}}
\index{Reserved1@{Reserved1}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{Reserved1}{Reserved1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved1}

\mbox{\Hypertarget{struct_tcc_a2e22156efdbee765577c760f170204da}\label{struct_tcc_a2e22156efdbee765577c760f170204da}} 
\index{Tcc@{Tcc}!Reserved2@{Reserved2}}
\index{Reserved2@{Reserved2}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{Reserved2}{Reserved2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved2}

\mbox{\Hypertarget{struct_tcc_a04871068e4c9aaff01e365b7b670bde9}\label{struct_tcc_a04871068e4c9aaff01e365b7b670bde9}} 
\index{Tcc@{Tcc}!Reserved3@{Reserved3}}
\index{Reserved3@{Reserved3}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{Reserved3}{Reserved3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved3}

\mbox{\Hypertarget{struct_tcc_afdb8a8dce919f0c98e4427301fb81799}\label{struct_tcc_afdb8a8dce919f0c98e4427301fb81799}} 
\index{Tcc@{Tcc}!Reserved4@{Reserved4}}
\index{Reserved4@{Reserved4}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{Reserved4}{Reserved4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved4}

\mbox{\Hypertarget{struct_tcc_a2d9b47c3fd63e946e1e94e1a64ebf163}\label{struct_tcc_a2d9b47c3fd63e946e1e94e1a64ebf163}} 
\index{Tcc@{Tcc}!Reserved5@{Reserved5}}
\index{Reserved5@{Reserved5}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{Reserved5}{Reserved5}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved5}

\mbox{\Hypertarget{struct_tcc_acb4c89ce95041141d5c215027bd15bb1}\label{struct_tcc_acb4c89ce95041141d5c215027bd15bb1}} 
\index{Tcc@{Tcc}!Reserved6@{Reserved6}}
\index{Reserved6@{Reserved6}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{Reserved6}{Reserved6}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___s_a_m_d21_e15_a__definitions_ga0d957f1433aaf5d70e4dc2b68288442d}{Ro\+Reg8}} Reserved6}

\mbox{\Hypertarget{struct_tcc_af6917afcdf62cd2447e23fd6233aee35}\label{struct_tcc_af6917afcdf62cd2447e23fd6233aee35}} 
\index{Tcc@{Tcc}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{STATUS}{STATUS}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___s_t_a_t_u_s___type}{T\+C\+C\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+Type}} S\+T\+A\+T\+US}



Offset\+: 0x30 (R/W 32) Status. 

\mbox{\Hypertarget{struct_tcc_ae9b6701602427f3812cbe1b13c368235}\label{struct_tcc_ae9b6701602427f3812cbe1b13c368235}} 
\index{Tcc@{Tcc}!SYNCBUSY@{SYNCBUSY}}
\index{SYNCBUSY@{SYNCBUSY}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{SYNCBUSY}{SYNCBUSY}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} \mbox{\hyperlink{union_t_c_c___s_y_n_c_b_u_s_y___type}{T\+C\+C\+\_\+\+S\+Y\+N\+C\+B\+U\+S\+Y\+\_\+\+Type}} S\+Y\+N\+C\+B\+U\+SY}



Offset\+: 0x08 (R/ 32) Synchronization Busy. 

\mbox{\Hypertarget{struct_tcc_a652764bd72a23db34e8de5af242e7d3f}\label{struct_tcc_a652764bd72a23db34e8de5af242e7d3f}} 
\index{Tcc@{Tcc}!WAVE@{WAVE}}
\index{WAVE@{WAVE}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{WAVE}{WAVE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___w_a_v_e___type}{T\+C\+C\+\_\+\+W\+A\+V\+E\+\_\+\+Type}} W\+A\+VE}



Offset\+: 0x3C (R/W 32) Waveform Control. 

\mbox{\Hypertarget{struct_tcc_a64d27160396a5a9232b4d13e0c72a632}\label{struct_tcc_a64d27160396a5a9232b4d13e0c72a632}} 
\index{Tcc@{Tcc}!WAVEB@{WAVEB}}
\index{WAVEB@{WAVEB}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{WAVEB}{WAVEB}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___w_a_v_e_b___type}{T\+C\+C\+\_\+\+W\+A\+V\+E\+B\+\_\+\+Type}} W\+A\+V\+EB}



Offset\+: 0x68 (R/W 32) Waveform Control Buffer. 

\mbox{\Hypertarget{struct_tcc_aad33ead9530dfb9aeac8b4dee64007cd}\label{struct_tcc_aad33ead9530dfb9aeac8b4dee64007cd}} 
\index{Tcc@{Tcc}!WEXCTRL@{WEXCTRL}}
\index{WEXCTRL@{WEXCTRL}!Tcc@{Tcc}}
\subsubsection{\texorpdfstring{WEXCTRL}{WEXCTRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{union_t_c_c___w_e_x_c_t_r_l___type}{T\+C\+C\+\_\+\+W\+E\+X\+C\+T\+R\+L\+\_\+\+Type}} W\+E\+X\+C\+T\+RL}



Offset\+: 0x14 (R/W 32) Waveform Extension Configuration. 



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{tcc_8h}{tcc.\+h}}\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{tcc__lighting_8h}{tcc\+\_\+lighting.\+h}}\end{DoxyCompactItemize}
