

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_927'
================================================================
* Date:           Mon Jan 26 23:11:05 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.583 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1028|     1028|  10.280 us|  10.280 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_90_8_VITIS_LOOP_91_9  |     1026|     1026|         4|          1|          1|  1024|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:91]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:90]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten195 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten195"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%store_ln90 = store i9 0, i9 %i" [top.cpp:90]   --->   Operation 12 'store' 'store_ln90' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln91 = store i7 12, i7 %j" [top.cpp:91]   --->   Operation 13 'store' 'store_ln91' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body73.12"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten195_load = load i11 %indvar_flatten195" [top.cpp:90]   --->   Operation 15 'load' 'indvar_flatten195_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.94ns)   --->   "%icmp_ln90 = icmp_eq  i11 %indvar_flatten195_load, i11 1024" [top.cpp:90]   --->   Operation 16 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.94ns)   --->   "%add_ln90 = add i11 %indvar_flatten195_load, i11 1" [top.cpp:90]   --->   Operation 17 'add' 'add_ln90' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %icmp_ln90, void %for.inc84.12, void %for.body73.13.preheader.exitStub" [top.cpp:90]   --->   Operation 18 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:90]   --->   Operation 19 'load' 'j_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:90]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i7 %j_load" [top.cpp:90]   --->   Operation 21 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.92ns)   --->   "%add_ln90_4 = add i9 %i_load, i9 1" [top.cpp:90]   --->   Operation 22 'add' 'add_ln90_4' <Predicate = (!icmp_ln90)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_load, i32 6" [top.cpp:91]   --->   Operation 23 'bitselect' 'tmp' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.44ns)   --->   "%select_ln91 = select i1 %tmp, i6 12, i6 %trunc_ln90" [top.cpp:91]   --->   Operation 24 'select' 'select_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i6 %select_ln91" [top.cpp:90]   --->   Operation 25 'zext' 'zext_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.45ns)   --->   "%select_ln90 = select i1 %tmp, i9 %add_ln90_4, i9 %i_load" [top.cpp:90]   --->   Operation 26 'select' 'select_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i9 %select_ln90" [top.cpp:93]   --->   Operation 27 'trunc' 'trunc_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln91_s = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %select_ln91, i32 4, i32 5" [top.cpp:91]   --->   Operation 28 'partselect' 'lshr_ln91_s' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln93, i2 %lshr_ln91_s" [top.cpp:93]   --->   Operation 29 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i10 %tmp_s" [top.cpp:93]   --->   Operation 30 'zext' 'zext_ln93' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1, i64 0, i64 %zext_ln93" [top.cpp:93]   --->   Operation 31 'getelementptr' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" [top.cpp:93]   --->   Operation 32 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27' <Predicate = (!icmp_ln90)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 33 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 56)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 34 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 52)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 35 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 48)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 36 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 44)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 37 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 40)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 38 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 36)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 39 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 32)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 40 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 28)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 41 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 24)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 42 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 20)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 43 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 16)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 44 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 == 12)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit" [top.cpp:93]   --->   Operation 45 'br' 'br_ln93' <Predicate = (!icmp_ln90 & select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.88ns)   --->   "%add_ln91 = add i7 %zext_ln90, i7 16" [top.cpp:91]   --->   Operation 46 'add' 'add_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.48ns)   --->   "%store_ln90 = store i11 %add_ln90, i11 %indvar_flatten195" [top.cpp:90]   --->   Operation 47 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 48 [1/1] (0.48ns)   --->   "%store_ln90 = store i9 %select_ln90, i9 %i" [top.cpp:90]   --->   Operation 48 'store' 'store_ln90' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 49 [1/1] (0.48ns)   --->   "%store_ln91 = store i7 %add_ln91, i7 %j" [top.cpp:91]   --->   Operation 49 'store' 'store_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.48>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body73.12" [top.cpp:91]   --->   Operation 50 'br' 'br_ln91' <Predicate = (!icmp_ln90)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.58>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_90_8_VITIS_LOOP_91_9_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [top.cpp:92]   --->   Operation 53 'specpipeline' 'specpipeline_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%col_sum_12_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_12" [top.cpp:93]   --->   Operation 54 'read' 'col_sum_12_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%col_sum_16_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_16" [top.cpp:93]   --->   Operation 55 'read' 'col_sum_16_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%col_sum_20_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_20" [top.cpp:93]   --->   Operation 56 'read' 'col_sum_20_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%col_sum_24_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_24" [top.cpp:93]   --->   Operation 57 'read' 'col_sum_24_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%col_sum_28_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_28" [top.cpp:93]   --->   Operation 58 'read' 'col_sum_28_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%col_sum_32_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_32" [top.cpp:93]   --->   Operation 59 'read' 'col_sum_32_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%col_sum_36_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_36" [top.cpp:93]   --->   Operation 60 'read' 'col_sum_36_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%col_sum_40_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_40" [top.cpp:93]   --->   Operation 61 'read' 'col_sum_40_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%col_sum_44_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_44" [top.cpp:93]   --->   Operation 62 'read' 'col_sum_44_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%col_sum_48_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_48" [top.cpp:93]   --->   Operation 63 'read' 'col_sum_48_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%col_sum_52_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_52" [top.cpp:93]   --->   Operation 64 'read' 'col_sum_52_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%col_sum_56_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_56" [top.cpp:93]   --->   Operation 65 'read' 'col_sum_56_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%col_sum_60_read = read i24 @_ssdm_op_Read.ap_auto.i24P0A, i24 %col_sum_60" [top.cpp:93]   --->   Operation 66 'read' 'col_sum_60_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.81ns)   --->   "%tmp_4 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.13i24.i24.i6, i6 12, i24 %col_sum_12_read, i6 16, i24 %col_sum_16_read, i6 20, i24 %col_sum_20_read, i6 24, i24 %col_sum_24_read, i6 28, i24 %col_sum_28_read, i6 32, i24 %col_sum_32_read, i6 36, i24 %col_sum_36_read, i6 40, i24 %col_sum_40_read, i6 44, i24 %col_sum_44_read, i6 48, i24 %col_sum_48_read, i6 52, i24 %col_sum_52_read, i6 56, i24 %col_sum_56_read, i6 60, i24 %col_sum_60_read, i24 0, i6 %select_ln91" [top.cpp:93]   --->   Operation 67 'sparsemux' 'tmp_4' <Predicate = true> <Delay = 0.81> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i24 %tmp_4" [top.cpp:93]   --->   Operation 68 'sext' 'sext_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27 = load i10 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp" [top.cpp:93]   --->   Operation 69 'load' 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln93_4 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27" [top.cpp:93]   --->   Operation 70 'sext' 'sext_ln93_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (1.10ns)   --->   "%col_sum = add i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27, i24 %tmp_4" [top.cpp:93]   --->   Operation 71 'add' 'col_sum' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.10ns)   --->   "%add_ln93_4 = add i25 %sext_ln93_4, i25 %sext_ln93" [top.cpp:93]   --->   Operation 72 'add' 'add_ln93_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (1.12ns)   --->   "%icmp_ln93_6 = icmp_eq  i25 %add_ln93_4, i25 0" [top.cpp:93]   --->   Operation 73 'icmp' 'icmp_ln93_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93_6, void %if.end.i.i210.12, void %if.then.i.i208.12" [top.cpp:93]   --->   Operation 74 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.12.case.606302, i6 12, void %V32.i.i27.i.i180462.12.case.126290, i6 16, void %V32.i.i27.i.i180462.12.case.166291, i6 20, void %V32.i.i27.i.i180462.12.case.206292, i6 24, void %V32.i.i27.i.i180462.12.case.246293, i6 28, void %V32.i.i27.i.i180462.12.case.286294, i6 32, void %V32.i.i27.i.i180462.12.case.326295, i6 36, void %V32.i.i27.i.i180462.12.case.366296, i6 40, void %V32.i.i27.i.i180462.12.case.406297, i6 44, void %V32.i.i27.i.i180462.12.case.446298, i6 48, void %V32.i.i27.i.i180462.12.case.486299, i6 52, void %V32.i.i27.i.i180462.12.case.526300, i6 56, void %V32.i.i27.i.i180462.12.case.566301" [top.cpp:93]   --->   Operation 75 'switch' 'switch_ln93' <Predicate = (icmp_ln93_6)> <Delay = 0.88>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 0" [top.cpp:93]   --->   Operation 76 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 56)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 77 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 56)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_52, i24 0" [top.cpp:93]   --->   Operation 78 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 52)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 79 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 52)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 0" [top.cpp:93]   --->   Operation 80 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 48)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 81 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 48)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_44, i24 0" [top.cpp:93]   --->   Operation 82 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 44)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 83 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 44)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 0" [top.cpp:93]   --->   Operation 84 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 40)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 85 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 40)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_36, i24 0" [top.cpp:93]   --->   Operation 86 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 36)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 87 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 36)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 0" [top.cpp:93]   --->   Operation 88 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 32)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 89 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 32)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_28, i24 0" [top.cpp:93]   --->   Operation 90 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 28)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 91 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 28)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 0" [top.cpp:93]   --->   Operation 92 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 24)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 93 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 24)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_20, i24 0" [top.cpp:93]   --->   Operation 94 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 20)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 95 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 20)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 0" [top.cpp:93]   --->   Operation 96 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 16)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 97 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 16)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_12, i24 0" [top.cpp:93]   --->   Operation 98 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 12)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 99 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 == 12)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_60, i24 0" [top.cpp:93]   --->   Operation 100 'write' 'write_ln93' <Predicate = (icmp_ln93_6 & select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6289" [top.cpp:93]   --->   Operation 101 'br' 'br_ln93' <Predicate = (icmp_ln93_6 & select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln93_4, i32 24" [top.cpp:93]   --->   Operation 102 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.12.case.60, i6 12, void %V32.i.i27.i.i180462.12.case.12, i6 16, void %V32.i.i27.i.i180462.12.case.16, i6 20, void %V32.i.i27.i.i180462.12.case.20, i6 24, void %V32.i.i27.i.i180462.12.case.24, i6 28, void %V32.i.i27.i.i180462.12.case.28, i6 32, void %V32.i.i27.i.i180462.12.case.32, i6 36, void %V32.i.i27.i.i180462.12.case.36, i6 40, void %V32.i.i27.i.i180462.12.case.40, i6 44, void %V32.i.i27.i.i180462.12.case.44, i6 48, void %V32.i.i27.i.i180462.12.case.48, i6 52, void %V32.i.i27.i.i180462.12.case.52, i6 56, void %V32.i.i27.i.i180462.12.case.56" [top.cpp:93]   --->   Operation 103 'switch' 'switch_ln93' <Predicate = true> <Delay = 0.88>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum, i32 23" [top.cpp:93]   --->   Operation 104 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln93)   --->   "%xor_ln93 = xor i1 %tmp_10, i1 1" [top.cpp:93]   --->   Operation 105 'xor' 'xor_ln93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln93 = and i1 %tmp_11, i1 %xor_ln93" [top.cpp:93]   --->   Operation 106 'and' 'and_ln93' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln93_4)   --->   "%xor_ln93_7 = xor i1 %tmp_11, i1 1" [top.cpp:93]   --->   Operation 107 'xor' 'xor_ln93_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln93_4 = and i1 %tmp_10, i1 %xor_ln93_7" [top.cpp:93]   --->   Operation 108 'and' 'and_ln93_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.33ns)   --->   "%xor_ln93_8 = xor i1 %tmp_10, i1 %tmp_11" [top.cpp:93]   --->   Operation 109 'xor' 'xor_ln93_8' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %xor_ln93_8, void %for.inc81.12, void %if.end.i.i.i232.12" [top.cpp:93]   --->   Operation 110 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93, void %if.else.i.i.i241.12, void %if.then2.i.i.i240.12" [top.cpp:93]   --->   Operation 111 'br' 'br_ln93' <Predicate = (xor_ln93_8)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %and_ln93_4, void %if.end15.i.i.i248.12, void %if.then9.i.i.i247.12" [top.cpp:93]   --->   Operation 112 'br' 'br_ln93' <Predicate = (xor_ln93_8 & !and_ln93)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.12.case.606288, i6 12, void %V32.i.i27.i.i180462.12.case.126276, i6 16, void %V32.i.i27.i.i180462.12.case.166277, i6 20, void %V32.i.i27.i.i180462.12.case.206278, i6 24, void %V32.i.i27.i.i180462.12.case.246279, i6 28, void %V32.i.i27.i.i180462.12.case.286280, i6 32, void %V32.i.i27.i.i180462.12.case.326281, i6 36, void %V32.i.i27.i.i180462.12.case.366282, i6 40, void %V32.i.i27.i.i180462.12.case.406283, i6 44, void %V32.i.i27.i.i180462.12.case.446284, i6 48, void %V32.i.i27.i.i180462.12.case.486285, i6 52, void %V32.i.i27.i.i180462.12.case.526286, i6 56, void %V32.i.i27.i.i180462.12.case.566287" [top.cpp:93]   --->   Operation 113 'switch' 'switch_ln93' <Predicate = (xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.88>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc81.12" [top.cpp:93]   --->   Operation 114 'br' 'br_ln93' <Predicate = (xor_ln93_8 & !and_ln93)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.88ns)   --->   "%switch_ln93 = switch i6 %select_ln91, void %V32.i.i27.i.i180462.12.case.606274, i6 12, void %V32.i.i27.i.i180462.12.case.126262, i6 16, void %V32.i.i27.i.i180462.12.case.166263, i6 20, void %V32.i.i27.i.i180462.12.case.206264, i6 24, void %V32.i.i27.i.i180462.12.case.246265, i6 28, void %V32.i.i27.i.i180462.12.case.286266, i6 32, void %V32.i.i27.i.i180462.12.case.326267, i6 36, void %V32.i.i27.i.i180462.12.case.366268, i6 40, void %V32.i.i27.i.i180462.12.case.406269, i6 44, void %V32.i.i27.i.i180462.12.case.446270, i6 48, void %V32.i.i27.i.i180462.12.case.486271, i6 52, void %V32.i.i27.i.i180462.12.case.526272, i6 56, void %V32.i.i27.i.i180462.12.case.566273" [top.cpp:93]   --->   Operation 115 'switch' 'switch_ln93' <Predicate = (xor_ln93_8 & and_ln93)> <Delay = 0.88>

State 3 <SV = 2> <Delay = 0.48>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln93 = br void %if.end.i.i210.12" [top.cpp:93]   --->   Operation 116 'br' 'br_ln93' <Predicate = (icmp_ln93_6)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 %col_sum" [top.cpp:93]   --->   Operation 117 'write' 'write_ln93' <Predicate = (select_ln91 == 56)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_52, i24 %col_sum" [top.cpp:93]   --->   Operation 118 'write' 'write_ln93' <Predicate = (select_ln91 == 52)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 %col_sum" [top.cpp:93]   --->   Operation 119 'write' 'write_ln93' <Predicate = (select_ln91 == 48)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_44, i24 %col_sum" [top.cpp:93]   --->   Operation 120 'write' 'write_ln93' <Predicate = (select_ln91 == 44)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 %col_sum" [top.cpp:93]   --->   Operation 121 'write' 'write_ln93' <Predicate = (select_ln91 == 40)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_36, i24 %col_sum" [top.cpp:93]   --->   Operation 122 'write' 'write_ln93' <Predicate = (select_ln91 == 36)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 %col_sum" [top.cpp:93]   --->   Operation 123 'write' 'write_ln93' <Predicate = (select_ln91 == 32)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_28, i24 %col_sum" [top.cpp:93]   --->   Operation 124 'write' 'write_ln93' <Predicate = (select_ln91 == 28)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 %col_sum" [top.cpp:93]   --->   Operation 125 'write' 'write_ln93' <Predicate = (select_ln91 == 24)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_20, i24 %col_sum" [top.cpp:93]   --->   Operation 126 'write' 'write_ln93' <Predicate = (select_ln91 == 20)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 %col_sum" [top.cpp:93]   --->   Operation 127 'write' 'write_ln93' <Predicate = (select_ln91 == 16)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_12, i24 %col_sum" [top.cpp:93]   --->   Operation 128 'write' 'write_ln93' <Predicate = (select_ln91 == 12)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_60, i24 %col_sum" [top.cpp:93]   --->   Operation 129 'write' 'write_ln93' <Predicate = (select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 130 'br' 'br_ln93' <Predicate = (select_ln91 == 56 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 131 'br' 'br_ln93' <Predicate = (select_ln91 == 52 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 132 'br' 'br_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 133 'br' 'br_ln93' <Predicate = (select_ln91 == 44 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 134 'br' 'br_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 135 'br' 'br_ln93' <Predicate = (select_ln91 == 36 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 136 'br' 'br_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 137 'br' 'br_ln93' <Predicate = (select_ln91 == 28 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 138 'br' 'br_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 139 'br' 'br_ln93' <Predicate = (select_ln91 == 20 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 140 'br' 'br_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 141 'br' 'br_ln93' <Predicate = (select_ln91 == 12 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6275" [top.cpp:93]   --->   Operation 142 'br' 'br_ln93' <Predicate = (select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 143 'br' 'br_ln93' <Predicate = (select_ln91 == 56 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 144 'br' 'br_ln93' <Predicate = (select_ln91 == 52 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 145 'br' 'br_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 146 'br' 'br_ln93' <Predicate = (select_ln91 == 44 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 147 'br' 'br_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 148 'br' 'br_ln93' <Predicate = (select_ln91 == 36 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 149 'br' 'br_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 150 'br' 'br_ln93' <Predicate = (select_ln91 == 28 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 151 'br' 'br_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 152 'br' 'br_ln93' <Predicate = (select_ln91 == 20 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 153 'br' 'br_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 154 'br' 'br_ln93' <Predicate = (select_ln91 == 12 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln93 = br void %V32.i.i27.i.i180462.12.exit6261" [top.cpp:93]   --->   Operation 155 'br' 'br_ln93' <Predicate = (select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 184 'ret' 'ret_ln0' <Predicate = (icmp_ln90)> <Delay = 0.48>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 8388608" [top.cpp:93]   --->   Operation 156 'write' 'write_ln93' <Predicate = (select_ln91 == 56 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_52, i24 8388608" [top.cpp:93]   --->   Operation 157 'write' 'write_ln93' <Predicate = (select_ln91 == 52 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388608" [top.cpp:93]   --->   Operation 158 'write' 'write_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_44, i24 8388608" [top.cpp:93]   --->   Operation 159 'write' 'write_ln93' <Predicate = (select_ln91 == 44 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 8388608" [top.cpp:93]   --->   Operation 160 'write' 'write_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_36, i24 8388608" [top.cpp:93]   --->   Operation 161 'write' 'write_ln93' <Predicate = (select_ln91 == 36 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388608" [top.cpp:93]   --->   Operation 162 'write' 'write_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_28, i24 8388608" [top.cpp:93]   --->   Operation 163 'write' 'write_ln93' <Predicate = (select_ln91 == 28 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 8388608" [top.cpp:93]   --->   Operation 164 'write' 'write_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_20, i24 8388608" [top.cpp:93]   --->   Operation 165 'write' 'write_ln93' <Predicate = (select_ln91 == 20 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388608" [top.cpp:93]   --->   Operation 166 'write' 'write_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_12, i24 8388608" [top.cpp:93]   --->   Operation 167 'write' 'write_ln93' <Predicate = (select_ln91 == 12 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_60, i24 8388608" [top.cpp:93]   --->   Operation 168 'write' 'write_ln93' <Predicate = (select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56 & xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln93 = br void %if.end15.i.i.i248.12" [top.cpp:93]   --->   Operation 169 'br' 'br_ln93' <Predicate = (xor_ln93_8 & !and_ln93 & and_ln93_4)> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_56, i24 8388607" [top.cpp:93]   --->   Operation 170 'write' 'write_ln93' <Predicate = (select_ln91 == 56 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_52, i24 8388607" [top.cpp:93]   --->   Operation 171 'write' 'write_ln93' <Predicate = (select_ln91 == 52 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_48, i24 8388607" [top.cpp:93]   --->   Operation 172 'write' 'write_ln93' <Predicate = (select_ln91 == 48 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_44, i24 8388607" [top.cpp:93]   --->   Operation 173 'write' 'write_ln93' <Predicate = (select_ln91 == 44 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_40, i24 8388607" [top.cpp:93]   --->   Operation 174 'write' 'write_ln93' <Predicate = (select_ln91 == 40 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_36, i24 8388607" [top.cpp:93]   --->   Operation 175 'write' 'write_ln93' <Predicate = (select_ln91 == 36 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_32, i24 8388607" [top.cpp:93]   --->   Operation 176 'write' 'write_ln93' <Predicate = (select_ln91 == 32 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_28, i24 8388607" [top.cpp:93]   --->   Operation 177 'write' 'write_ln93' <Predicate = (select_ln91 == 28 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_24, i24 8388607" [top.cpp:93]   --->   Operation 178 'write' 'write_ln93' <Predicate = (select_ln91 == 24 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_20, i24 8388607" [top.cpp:93]   --->   Operation 179 'write' 'write_ln93' <Predicate = (select_ln91 == 20 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_16, i24 8388607" [top.cpp:93]   --->   Operation 180 'write' 'write_ln93' <Predicate = (select_ln91 == 16 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_12, i24 8388607" [top.cpp:93]   --->   Operation 181 'write' 'write_ln93' <Predicate = (select_ln91 == 12 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%write_ln93 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %col_sum_60, i24 8388607" [top.cpp:93]   --->   Operation 182 'write' 'write_ln93' <Predicate = (select_ln91 != 12 & select_ln91 != 16 & select_ln91 != 20 & select_ln91 != 24 & select_ln91 != 28 & select_ln91 != 32 & select_ln91 != 36 & select_ln91 != 40 & select_ln91 != 44 & select_ln91 != 48 & select_ln91 != 52 & select_ln91 != 56 & xor_ln93_8 & and_ln93)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.inc81.12" [top.cpp:93]   --->   Operation 183 'br' 'br_ln93' <Predicate = (xor_ln93_8 & and_ln93)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.219ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln90', top.cpp:90) of constant 0 on local variable 'i', top.cpp:90 [20]  (0.489 ns)
	'load' operation 9 bit ('i_load', top.cpp:90) on local variable 'i', top.cpp:90 [30]  (0.000 ns)
	'add' operation 9 bit ('add_ln90_4', top.cpp:90) [32]  (0.921 ns)
	'select' operation 9 bit ('select_ln90', top.cpp:90) [38]  (0.458 ns)
	'getelementptr' operation 10 bit ('top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp', top.cpp:93) [44]  (0.000 ns)
	'load' operation 24 bit ('top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27', top.cpp:93) on array 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1' [60]  (1.352 ns)

 <State 2>: 3.583ns
The critical path consists of the following:
	'load' operation 24 bit ('top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27', top.cpp:93) on array 'top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1' [60]  (1.352 ns)
	'add' operation 25 bit ('add_ln93_4', top.cpp:93) [63]  (1.110 ns)
	'icmp' operation 1 bit ('icmp_ln93_6', top.cpp:93) [64]  (1.121 ns)

 <State 3>: 0.489ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
