{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645801562733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645801562734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 25 09:06:02 2022 " "Processing started: Fri Feb 25 09:06:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645801562734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645801562734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Level -c Top_Level " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Level -c Top_Level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645801562734 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645801563106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645801563106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/practicas/clockdiv/clockdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /practicas/clockdiv/clockdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDiv " "Found entity 1: ClockDiv" {  } { { "../../ClockDiv/ClockDiv.v" "" { Text "C:/Practicas/ClockDiv/ClockDiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645801571051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645801571051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/practicas/biestables/flipflop_d/flipflop_d.v 1 1 " "Found 1 design units, including 1 entities, in source file /practicas/biestables/flipflop_d/flipflop_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop_D " "Found entity 1: FlipFlop_D" {  } { { "../FlipFlop_D/FlipFlop_D.v" "" { Text "C:/Practicas/Biestables/FlipFlop_D/FlipFlop_D.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645801571053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645801571053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/practicas/biestables/flipflop_t/flipflop_t.v 1 1 " "Found 1 design units, including 1 entities, in source file /practicas/biestables/flipflop_t/flipflop_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop_T " "Found entity 1: FlipFlop_T" {  } { { "../FlipFlop_T/FlipFlop_T.v" "" { Text "C:/Practicas/Biestables/FlipFlop_T/FlipFlop_T.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645801571054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645801571054 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "jk.v(18) " "Verilog HDL information at jk.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "../FlipFlop_JK/jk.v" "" { Text "C:/Practicas/Biestables/FlipFlop_JK/jk.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1645801571055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/practicas/biestables/flipflop_jk/jk.v 1 1 " "Found 1 design units, including 1 entities, in source file /practicas/biestables/flipflop_jk/jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk " "Found entity 1: jk" {  } { { "../FlipFlop_JK/jk.v" "" { Text "C:/Practicas/Biestables/FlipFlop_JK/jk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645801571056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645801571056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Level " "Found entity 1: Top_Level" {  } { { "Top_Level.v" "" { Text "C:/Practicas/Biestables/Top_Level/Top_Level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645801571057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645801571057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jk " "Elaborating entity \"jk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645801571086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv ClockDiv:JK_DIVIDER " "Elaborating entity \"ClockDiv\" for hierarchy \"ClockDiv:JK_DIVIDER\"" {  } { { "../FlipFlop_JK/jk.v" "JK_DIVIDER" { Text "C:/Practicas/Biestables/FlipFlop_JK/jk.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645801571094 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display7Segment\[1\] GND " "Pin \"display7Segment\[1\]\" is stuck at GND" {  } { { "../FlipFlop_JK/jk.v" "" { Text "C:/Practicas/Biestables/FlipFlop_JK/jk.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645801571421 "|jk|display7Segment[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display7Segment\[2\] GND " "Pin \"display7Segment\[2\]\" is stuck at GND" {  } { { "../FlipFlop_JK/jk.v" "" { Text "C:/Practicas/Biestables/FlipFlop_JK/jk.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645801571421 "|jk|display7Segment[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display7Segment\[6\] VCC " "Pin \"display7Segment\[6\]\" is stuck at VCC" {  } { { "../FlipFlop_JK/jk.v" "" { Text "C:/Practicas/Biestables/FlipFlop_JK/jk.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645801571421 "|jk|display7Segment[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645801571421 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645801571480 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645801571870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645801571870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645801571896 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645801571896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645801571896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645801571896 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Practicas/Biestables/Top_Level/output_files/Top_Level.map.smsg " "Generated suppressed messages file C:/Practicas/Biestables/Top_Level/output_files/Top_Level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645801571912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645801571919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 25 09:06:11 2022 " "Processing ended: Fri Feb 25 09:06:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645801571919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645801571919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645801571919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645801571919 ""}
