
# Survey
- Automated HW/SW Co-design for Edge AI: State, Challenges and Steps Ahead

# Systolic Array for AI
- Design of Neural Network Architecture using Systolic Array Implemented in Verilog Code. In 2018 International Symposium on Electronics and Smart Devices (ISESD)
- CMSA: Configurable Multi-directional Systolic Array for Convolutional Neural Networks. In 2020 IEEE 38th International Conference on Computer Design (ICCD).
- S2TA: Exploiting Structured Sparsity for Energy-Efficient Mobile CNN Acceleration. 


# Calculate Data in Compressed Format
Eyeriss v2: A Flexible Accelerator for Emerging Deep Neural Networks on Mobile Devices. IEEE Journal on Emerging and Selected Topics in Circuits and Systems 9, 2 (2019),


# FPGA for AI
- Design Flow of Accelerating Hybrid Extremely Low Bit-Width Neural Network in Embedded FPGA. In 2018 28th International Conference on Field Programmable Logic and Applications (FPL).
- - AutoDNNchip: An automated dnn chip predictor and builder for both FPGAs and ASICs. In Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 40–50.

# ASIC for AI
- - AutoDNNchip: An automated dnn chip predictor and builder for both FPGAs and ASICs. In Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 40–50.


# RISC-V for AI
- [custum instruction] Neural Network-based Vehicle Image Classification for IoT Devices. In 2019 IEEE International Workshop on Signal Processing Systems (SiPS).
- [custum instruction] XpulpNN: Enabling Energy Efficient and Flexible Inference of Quantized Neural Networks on RISC-V based IoT End Nodes. IEEE Transactions on Emerging Topics in Computing (2021),
- [custum instruction] Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 25, 10, (2017). 

# Hardware Architecture Exploration
- Timeloop: A Systematic Approach to DNN Accelerator Evaluation. In 2019 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).
- Chipyard - An Integrated SoC Research and Implementation Environment. In 2020 57th ACM/IEEE Design Automation Conference (DAC).
- Best of both worlds: Automl codesign of a cnn and its hardware accelerator. In 2020 57th ACM/IEEE Design Automation Conference (DAC). IEEE, 1–6.
- Magnet: A modular accelerator generator for neural networks. In 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). IEEE, 1–8.
- AutoDNNchip: An automated dnn chip predictor and builder for both FPGAs and ASICs. In Proceedings of the 2020 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 40–50.
- Software-Defined Design Space Exploration for an Efficient DNN Accelerator Architecture. IEEE Trans. Comput. 70, 1 (2021), 45–56.
- EasyQuant: Post-training Quantization via Scale Optimization. 2020
- Post-Training Sparsity-Aware Quantization. 2021


# Hardware-aware Nerual Netwrok Search
- Best of both worlds: Automl codesign of a cnn and its hardware accelerator. In 2020 57th ACM/IEEE Design Automation Conference (DAC). IEEE, 1–6.
- Hardware/software co-exploration of neural architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 39, 12
- 





# References
- https://github.com/Vitorian/awesome-fpga
