#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Aug 13 20:18:47 2016
# Process ID: 4360
# Current directory: D:/MIZ702/CH29/MIZ702_1280X720P_OV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5336 D:\MIZ702\CH29\MIZ702_1280X720P_OV\MIZ702.xpr
# Log file: D:/MIZ702/CH29/MIZ702_1280X720P_OV/vivado.log
# Journal file: D:/MIZ702/CH29/MIZ702_1280X720P_OV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MIZ702/CH29/ip_repo/OV5640_IP_ML'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 928.836 ; gain = 314.305
open_bd_design {D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - CLK_VIDEO_OUT_GEN
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - video_lock_monitor
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:ila:6.0 - ila_0
Adding component instance block -- xilinx.com:user:OV5640_IP_ML:1.0 - OV5640_IP_ML_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1126.660 ; gain = 185.570
set_property location {2 356 575} [get_bd_cells OV5640_IP_ML_0]
startgroup
set_property -dict [list CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {12.5} CONFIG.CLKOUT3_REQUESTED_PHASE {90} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {41.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11.000} CONFIG.MMCM_CLKOUT1_DIVIDE {33} CONFIG.MMCM_CLKOUT2_DIVIDE {66} CONFIG.MMCM_CLKOUT2_PHASE {90.000} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {310.108} CONFIG.CLKOUT1_PHASE_ERROR {313.282} CONFIG.CLKOUT2_JITTER {383.358} CONFIG.CLKOUT2_PHASE_ERROR {313.282} CONFIG.CLKOUT3_JITTER {430.945} CONFIG.CLKOUT3_PHASE_ERROR {313.282}] [get_bd_cells CLK_VIDEO_OUT_GEN]
endgroup
disconnect_bd_net /OV7725_IP_ML_0_clk_date_o [get_bd_pins OV5640_IP_ML_0/clk_date_o]
connect_bd_net [get_bd_pins CLK_VIDEO_OUT_GEN/clk_out3] [get_bd_pins v_vid_in_axi4s_0/aclk]
save_bd_design
Wrote  : <D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd> 
validate_bd_design
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axi_vdma_0/S_AXIS_S2MM(4) and /v_vid_in_axi4s_0/video_out(3)
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1189.613 ; gain = 0.000
generate_target all [get_files  D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_vdma_0/s_axis_s2mm_tdata'(32) to net 'v_vid_in_axi4s_0_video_out_TDATA'(24) - Only lower order bits will be connected.
Verilog Output written to : D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'system_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block CLK_VIDEO_OUT_GEN .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_lock_monitor .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_vdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_v_vid_in_axi4s_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_v_vid_in_axi4s_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_v_vid_in_axi4s_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'system_v_vid_in_axi4s_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_v_vid_in_axi4s_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_ila_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_ila_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_ila_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_ila_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV5640_IP_ML_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
Exporting to file D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1342.215 ; gain = 152.602
export_ip_user_files -of_objects [get_files D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd] -no_script -force -quiet
export_simulation -of_objects [get_files D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd] -directory D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Aug 13 20:45:17 2016] Launched synth_1...
Run output will be captured here: D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.runs/synth_1/runme.log
[Sat Aug 13 20:45:17 2016] Launched impl_1...
Run output will be captured here: D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.runs/impl_1/runme.log
file copy -force D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.runs/impl_1/system_wrapper.sysdef D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.sdk/system_wrapper.hdf

launch_sdk -workspace D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.sdk -hwspec D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.sdk -hwspec D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.CLKOUT3_REQUESTED_PHASE {0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.750} CONFIG.MMCM_CLKOUT1_DIVIDE {38} CONFIG.MMCM_CLKOUT2_DIVIDE {76} CONFIG.MMCM_CLKOUT2_PHASE {0.000} CONFIG.CLKOUT1_JITTER {140.839} CONFIG.CLKOUT1_PHASE_ERROR {101.231} CONFIG.CLKOUT2_JITTER {177.138} CONFIG.CLKOUT2_PHASE_ERROR {101.231} CONFIG.CLKOUT3_JITTER {202.856} CONFIG.CLKOUT3_PHASE_ERROR {101.231}] [get_bd_cells CLK_VIDEO_OUT_GEN]
endgroup
save_bd_design
Wrote  : <D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd> 
WARNING: [BD 41-1282] Ignoring parameter ASSOCIATED_RESET
WARNING: [BD 41-1282] Ignoring parameter ASSOCIATED_RESET
startgroup
endgroup
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MIZ702/CH29/ip_repo/OV5640_IP_ML'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:OV5640_IP_ML:1.0 [get_ips  system_OV5640_IP_ML_0_0]
Upgrading 'D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_OV5640_IP_ML_0_0 from OV5640_IP_ML_v1_0 1.0 to OV5640_IP_ML_v1_0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'd:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/ip/system_OV5640_IP_ML_0_0/system_OV5640_IP_ML_0_0.upgrade_log'.
Wrote  : <D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd> 
generate_target all [get_files  D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd]
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axi_vdma_0/S_AXIS_S2MM(4) and /v_vid_in_axi4s_0/video_out(3)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_vdma_0/s_axis_s2mm_tdata'(32) to net 'v_vid_in_axi4s_0_video_out_TDATA'(24) - Only lower order bits will be connected.
Verilog Output written to : D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'system_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_v_axi4s_vid_out_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'system_v_tc_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_v_tc_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block CLK_VIDEO_OUT_GEN .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_axi_gpio_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_gpio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_lock_monitor .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_axi_vdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_axi_vdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_v_vid_in_axi4s_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_v_vid_in_axi4s_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_v_vid_in_axi4s_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'system_v_vid_in_axi4s_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_v_vid_in_axi4s_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_ila_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_ila_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_ila_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_ila_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_OV5640_IP_ML_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_OV5640_IP_ML_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_OV5640_IP_ML_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV5640_IP_ML_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
Exporting to file D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1469.238 ; gain = 36.359
export_ip_user_files -of_objects [get_files D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd] -no_script -force -quiet
export_simulation -of_objects [get_files D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd] -directory D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Aug 13 21:27:29 2016] Launched synth_1...
Run output will be captured here: D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.runs/synth_1/runme.log
[Sat Aug 13 21:27:29 2016] Launched impl_1...
Run output will be captured here: D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.runs/impl_1/runme.log
file copy -force D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.runs/impl_1/system_wrapper.sysdef D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.sdk/system_wrapper.hdf

launch_sdk -workspace D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.sdk -hwspec D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.sdk -hwspec D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.CLKOUT3_USED {false} CONFIG.CLK_IN1_BOARD_INTERFACE {Custom} CONFIG.CLK_IN2_BOARD_INTERFACE {Custom} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2}] [get_bd_cells CLK_VIDEO_OUT_GEN]
WARNING: [BD 41-1684] Pin /CLK_VIDEO_OUT_GEN/clk_out3 is now disabled. All connections to this pin have been removed. 
endgroup
connect_bd_net [get_bd_pins OV5640_IP_ML_0/clk_date_o] [get_bd_pins v_vid_in_axi4s_0/aclk]
save_bd_design
Wrote  : <D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd> 
generate_target all [get_files  D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd]
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /axi_vdma_0 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /v_axi4s_vid_out_0/video_in(3) and /axi_vdma_0/M_AXIS_MM2S(4)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axi_vdma_0/S_AXIS_S2MM(4) and /v_vid_in_axi4s_0/video_out(3)
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/v_axi4s_vid_out_0/s_axis_video_tdata'(24) to net 'axi_vdma_0_M_AXIS_MM2S_TDATA'(32) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_vdma_0/s_axis_s2mm_tdata'(32) to net 'v_vid_in_axi4s_0_video_out_TDATA'(24) - Only lower order bits will be connected.
Verilog Output written to : D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'system_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block CLK_VIDEO_OUT_GEN .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video_lock_monitor .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV5640_IP_ML_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_cc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_cc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m01_couplers/auto_cc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_pc_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_pc_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'system_auto_us_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'system_auto_us_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s01_couplers/auto_us .
Exporting to file D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/hdl/system.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1542.801 ; gain = 0.000
export_ip_user_files -of_objects [get_files D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd] -no_script -force -quiet
export_simulation -of_objects [get_files D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd] -directory D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.ip_user_files/sim_scripts -force -quiet
make_wrapper -files [get_files D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sat Aug 13 21:50:25 2016] Launched synth_1...
Run output will be captured here: D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.runs/synth_1/runme.log
[Sat Aug 13 21:50:25 2016] Launched impl_1...
Run output will be captured here: D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.runs/impl_1/runme.log
file copy -force D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.runs/impl_1/system_wrapper.sysdef D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.sdk/system_wrapper.hdf

launch_sdk -workspace D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.sdk -hwspec D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.sdk -hwspec D:/MIZ702/CH29/MIZ702_1280X720P_OV/MIZ702.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
regenerate_bd_layout
set_property location {5 1779 918} [get_bd_cells OV5640_IP_ML_0]
undo
INFO: [Common 17-17] undo 'set_property location {5 1779 918} [get_bd_cells OV5640_IP_ML_0]'
set_property location {1 67 95} [get_bd_cells rst_processing_system7_0_100M]
set_property location {1 37 313} [get_bd_cells OV5640_IP_ML_0]
set_property location {1 55 540} [get_bd_cells ila_0]
set_property location {2 494 159} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2 510 539} [get_bd_cells v_vid_in_axi4s_0]
set_property location {4 1358 454} [get_bd_cells v_tc_0]
set_property location {5 1745 487} [get_bd_cells v_axi4s_vid_out_0]
set_property location {5 1723 401} [get_bd_cells v_axi4s_vid_out_0]
set_property location {-258 294} [get_bd_ports cmos_vsync_i]
set_property location {-248 310} [get_bd_ports cmos_data_i]
set_property location {-245 355} [get_bd_ports cmos_data_i]
set_property location {-234 305} [get_bd_ports cmos_pclk_i]
set_property location {-243 317} [get_bd_ports cmos_pclk_i]
set_property location {-263 299} [get_bd_ports cmos_href_i]
set_property location {-237 250} [get_bd_ports cmos_sclk_o]
set_property location {-289 217} [get_bd_ports cmos_sdat_io]
set_property location {-246 197} [get_bd_ports cmos_xclk_o]
set_property location {-243 260} [get_bd_ports cmos_xclk_o]
set_property location {-242 234} [get_bd_ports cmos_sdat_io]
set_property location {-235 205} [get_bd_ports cmos_sclk_o]
set_property location {1 46 72} [get_bd_cells rst_processing_system7_0_100M]
set_property location {1 51 42} [get_bd_cells rst_processing_system7_0_100M]
set_property location {-243 201} [get_bd_ports cmos_sclk_o]
set_property location {-239 251} [get_bd_ports cmos_xclk_o]
set_property location {-240 208} [get_bd_ports cmos_sclk_o]
set_property location {5 1719 493} [get_bd_cells v_axi4s_vid_out_0]
set_property location {5 1718 520} [get_bd_cells v_axi4s_vid_out_0]
set_property location {5 1729 87} [get_bd_cells processing_system7_0]
save_bd_design
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 13 22:41:26 2016...
