Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Thu May  9 21:06:17 2024
| Host         : Moo_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  380         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (380)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (839)
5. checking no_input_delay (6)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (380)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: clock_debounce/out_clock_reg/Q (HIGH)

 There are 312 register/latch pins with no clock driven by root clock pin: clock_div/out_clock_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pong_fsm_wrap/draw_wrap/clock_sec/out_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (839)
--------------------------------------------------
 There are 839 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  868          inf        0.000                      0                  868           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           868 Endpoints
Min Delay           868 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.388ns  (logic 3.985ns (47.511%)  route 4.403ns (52.489%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[2]/C
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  pong_fsm_wrap/p1_score_reg[2]/Q
                         net (fo=8, routed)           0.849     1.190    ssd_wrap/ssd_OBUF[7]_inst_i_3[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.097     1.287 f  ssd_wrap/ssd_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.411     1.697    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.097     1.794 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.716     2.510    pong_fsm_wrap/ssd_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I3_O)        0.101     2.611 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.428     5.039    ssd_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.349     8.388 r  ssd_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.388    ssd[7]
    T10                                                               r  ssd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.042ns (50.006%)  route 4.041ns (49.994%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[3]/C
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.313     0.313 f  pong_fsm_wrap/p1_score_reg[3]/Q
                         net (fo=7, routed)           0.527     0.840    pong_fsm_wrap/Q[2]
    SLICE_X3Y99          LUT3 (Prop_lut3_I0_O)        0.215     1.055 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.299     1.354    pong_fsm_wrap/ssd_OBUF[7]_inst_i_6_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.239     1.593 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_2/O
                         net (fo=7, routed)           0.717     2.309    pong_fsm_wrap/ssd_OBUF[7]_inst_i_2_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.097     2.406 r  pong_fsm_wrap/ssd_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.498     4.905    ssd_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.178     8.083 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.083    ssd[6]
    R10                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 3.815ns (48.344%)  route 4.076ns (51.656%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[2]/C
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  pong_fsm_wrap/p1_score_reg[2]/Q
                         net (fo=8, routed)           0.849     1.190    ssd_wrap/ssd_OBUF[7]_inst_i_3[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.097     1.287 f  ssd_wrap/ssd_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.411     1.697    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.097     1.794 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.723     2.518    pong_fsm_wrap/ssd_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.097     2.615 r  pong_fsm_wrap/ssd_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.094     4.708    ssd_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.183     7.892 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.892    ssd[2]
    T11                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p2_score_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.667ns  (logic 4.023ns (52.473%)  route 3.644ns (47.527%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE                         0.000     0.000 r  pong_fsm_wrap/p2_score_reg[1]/C
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  pong_fsm_wrap/p2_score_reg[1]/Q
                         net (fo=9, routed)           0.750     1.063    pong_fsm_wrap/p2_score[1]
    SLICE_X2Y96          LUT6 (Prop_lut6_I4_O)        0.215     1.278 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.460     1.738    pong_fsm_wrap/ssd_OBUF[7]_inst_i_11_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.097     1.835 f  pong_fsm_wrap/ssd_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           0.734     2.568    pong_fsm_wrap/ssd_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I2_O)        0.099     2.667 r  pong_fsm_wrap/ssd_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.700     4.368    ssd_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.299     7.667 r  ssd_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.667    ssd[3]
    P15                                                               r  ssd[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.578ns  (logic 3.805ns (50.206%)  route 3.773ns (49.794%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[2]/C
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  pong_fsm_wrap/p1_score_reg[2]/Q
                         net (fo=8, routed)           0.849     1.190    ssd_wrap/ssd_OBUF[7]_inst_i_3[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.097     1.287 f  ssd_wrap/ssd_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.411     1.697    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.097     1.794 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.716     2.510    pong_fsm_wrap/ssd_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.097     2.607 r  pong_fsm_wrap/ssd_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.798     4.405    ssd_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.173     7.578 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.578    ssd[4]
    K13                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.274ns  (logic 3.728ns (51.249%)  route 3.546ns (48.751%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[2]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[2]/Q
                         net (fo=17, routed)          0.873     1.214    ssd_wrap/Q[2]
    SLICE_X0Y97          LUT3 (Prop_lut3_I0_O)        0.097     1.311 r  ssd_wrap/anode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.673     3.984    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.290     7.274 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.274    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p1_score_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.220ns  (logic 3.938ns (54.542%)  route 3.282ns (45.458%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE                         0.000     0.000 r  pong_fsm_wrap/p1_score_reg[2]/C
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  pong_fsm_wrap/p1_score_reg[2]/Q
                         net (fo=8, routed)           0.849     1.190    ssd_wrap/ssd_OBUF[7]_inst_i_3[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.097     1.287 f  ssd_wrap/ssd_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.411     1.697    pong_fsm_wrap/ssd_OBUF[5]_inst_i_1_1
    SLICE_X2Y96          LUT6 (Prop_lut6_I5_O)        0.097     1.794 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.723     2.518    pong_fsm_wrap/ssd_OBUF[7]_inst_i_4_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I3_O)        0.101     2.619 r  pong_fsm_wrap/ssd_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.299     3.918    ssd_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.302     7.220 r  ssd_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.220    ssd[1]
    L18                                                               r  ssd[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/p2_score_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.124ns  (logic 3.837ns (53.867%)  route 3.286ns (46.133%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE                         0.000     0.000 r  pong_fsm_wrap/p2_score_reg[1]/C
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.313     0.313 r  pong_fsm_wrap/p2_score_reg[1]/Q
                         net (fo=9, routed)           0.750     1.063    pong_fsm_wrap/p2_score[1]
    SLICE_X2Y96          LUT6 (Prop_lut6_I4_O)        0.215     1.278 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.460     1.738    pong_fsm_wrap/ssd_OBUF[7]_inst_i_11_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.097     1.835 r  pong_fsm_wrap/ssd_OBUF[7]_inst_i_5/O
                         net (fo=7, routed)           0.734     2.568    pong_fsm_wrap/ssd_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I3_O)        0.097     2.665 r  pong_fsm_wrap/ssd_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.343     4.008    ssd_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.115     7.124 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.124    ssd[5]
    K16                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.046ns  (logic 3.702ns (52.538%)  route 3.344ns (47.462%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[1]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.313     0.313 f  ssd_wrap/refresh_count_reg[1]/Q
                         net (fo=21, routed)          0.901     1.214    ssd_wrap/Q[1]
    SLICE_X2Y95          LUT3 (Prop_lut3_I2_O)        0.213     1.427 r  ssd_wrap/anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.443     3.870    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.176     7.046 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.046    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.504ns  (logic 3.635ns (55.885%)  route 2.869ns (44.115%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=19, routed)          0.786     1.127    ssd_wrap/Q[0]
    SLICE_X0Y95          LUT3 (Prop_lut3_I2_O)        0.097     1.224 r  ssd_wrap/anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.084     3.307    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.197     6.504 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.504    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_pulse_gen/row_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_pulse_gen/row_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.209ns (74.891%)  route 0.070ns (25.109%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE                         0.000     0.000 r  sync_pulse_gen/row_count_reg[1]/C
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  sync_pulse_gen/row_count_reg[1]/Q
                         net (fo=8, routed)           0.070     0.234    sync_pulse_gen/row_count[1]
    SLICE_X3Y140         LUT6 (Prop_lut6_I1_O)        0.045     0.279 r  sync_pulse_gen/row_count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.279    sync_pulse_gen/row_count[5]_i_1__1_n_0
    SLICE_X3Y140         FDRE                                         r  sync_pulse_gen/row_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/p2_score_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.301%)  route 0.138ns (45.699%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  pong_fsm_wrap/FSM_onehot_state_reg[5]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pong_fsm_wrap/FSM_onehot_state_reg[5]/Q
                         net (fo=10, routed)          0.138     0.302    pong_fsm_wrap/FSM_onehot_state_reg_n_0_[5]
    SLICE_X4Y98          FDRE                                         r  pong_fsm_wrap/p2_score_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/p2_score_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.301%)  route 0.138ns (45.699%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  pong_fsm_wrap/FSM_onehot_state_reg[5]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pong_fsm_wrap/FSM_onehot_state_reg[5]/Q
                         net (fo=10, routed)          0.138     0.302    pong_fsm_wrap/FSM_onehot_state_reg_n_0_[5]
    SLICE_X4Y98          FDRE                                         r  pong_fsm_wrap/p2_score_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/p2_score_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.301%)  route 0.138ns (45.699%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  pong_fsm_wrap/FSM_onehot_state_reg[5]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pong_fsm_wrap/FSM_onehot_state_reg[5]/Q
                         net (fo=10, routed)          0.138     0.302    pong_fsm_wrap/FSM_onehot_state_reg_n_0_[5]
    SLICE_X4Y98          FDRE                                         r  pong_fsm_wrap/p2_score_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/p2_score_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.301%)  route 0.138ns (45.699%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE                         0.000     0.000 r  pong_fsm_wrap/FSM_onehot_state_reg[5]/C
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pong_fsm_wrap/FSM_onehot_state_reg[5]/Q
                         net (fo=10, routed)          0.138     0.302    pong_fsm_wrap/FSM_onehot_state_reg_n_0_[5]
    SLICE_X4Y98          FDRE                                         r  pong_fsm_wrap/p2_score_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_pulse_gen/row_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_pulse_gen/row_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.396%)  route 0.117ns (38.604%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE                         0.000     0.000 r  sync_pulse_gen/row_count_reg[9]/C
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_pulse_gen/row_count_reg[9]/Q
                         net (fo=3, routed)           0.117     0.258    sync_pulse_gen/row_count[9]
    SLICE_X3Y141         LUT6 (Prop_lut6_I4_O)        0.045     0.303 r  sync_pulse_gen/row_count[9]_i_1__1/O
                         net (fo=1, routed)           0.000     0.303    sync_pulse_gen/row_count[9]_i_1__1_n_0
    SLICE_X3Y141         FDRE                                         r  sync_pulse_gen/row_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/score_limit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/score_limit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.186ns (61.228%)  route 0.118ns (38.772%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE                         0.000     0.000 r  pong_fsm_wrap/score_limit_reg[2]/C
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/score_limit_reg[2]/Q
                         net (fo=23, routed)          0.118     0.259    pong_fsm_wrap/score_limit_reg_n_0_[2]
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.045     0.304 r  pong_fsm_wrap/score_limit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.304    pong_fsm_wrap/score_limit[2]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  pong_fsm_wrap/score_limit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_start/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_start/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.880%)  route 0.120ns (39.120%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE                         0.000     0.000 r  debounce_start/debounce_counter_reg[1]/C
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  debounce_start/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.120     0.261    debounce_start/debounce_counter_reg_n_0_[1]
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.045     0.306 r  debounce_start/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    debounce_start/FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y86          FDRE                                         r  debounce_start/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.779%)  route 0.120ns (39.221%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDRE                         0.000     0.000 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[2]/C
    SLICE_X11Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[2]/Q
                         net (fo=6, routed)           0.120     0.261    pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg_n_0_[2]
    SLICE_X10Y108        LUT4 (Prop_lut4_I3_O)        0.045     0.306 r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.306    pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count[3]_i_1_n_0
    SLICE_X10Y108        FDRE                                         r  pong_fsm_wrap/VGA_Sync_to_Count_wrap/column_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 debounce_change_mode/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            debounce_change_mode/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.541%)  route 0.121ns (39.459%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  debounce_change_mode/debounce_counter_reg[1]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  debounce_change_mode/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.121     0.262    debounce_change_mode/debounce_counter_reg_n_0_[1]
    SLICE_X2Y90          LUT6 (Prop_lut6_I5_O)        0.045     0.307 r  debounce_change_mode/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.307    debounce_change_mode/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X2Y90          FDRE                                         r  debounce_change_mode/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





