// Seed: 504036956
module module_0 ();
  wire id_2;
  module_2(
      id_2, id_2, id_2, id_2
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  genvar id_5;
  wire id_6;
  wire id_7;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
program module_3 (
    id_1
);
  output wire id_1;
  integer id_2;
  module_2(
      id_2, id_2, id_2, id_2
  );
  initial begin
    id_1 <= 1'b0;
    if (1 - 1) disable id_3;
    else id_3 = #id_4(id_3);
  end
endprogram
