`timescale 1 ns / 1 ps
// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================
 
module PEG_Yvec_PEG_Yvec_Pipeline_computation (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        start_32_3,
        empty,
        local_C_7_address0,
        local_C_7_ce0,
        local_C_7_q0,
        local_C_7_address1,
        local_C_7_ce1,
        local_C_7_we1,
        local_C_7_d1,
        local_C_6_address0,
        local_C_6_ce0,
        local_C_6_q0,
        local_C_6_address1,
        local_C_6_ce1,
        local_C_6_we1,
        local_C_6_d1,
        local_C_5_address0,
        local_C_5_ce0,
        local_C_5_q0,
        local_C_5_address1,
        local_C_5_ce1,
        local_C_5_we1,
        local_C_5_d1,
        local_C_4_address0,
        local_C_4_ce0,
        local_C_4_q0,
        local_C_4_address1,
        local_C_4_ce1,
        local_C_4_we1,
        local_C_4_d1,
        local_C_3_address0,
        local_C_3_ce0,
        local_C_3_q0,
        local_C_3_address1,
        local_C_3_ce1,
        local_C_3_we1,
        local_C_3_d1,
        local_C_2_address0,
        local_C_2_ce0,
        local_C_2_q0,
        local_C_2_address1,
        local_C_2_ce1,
        local_C_2_we1,
        local_C_2_d1,
        local_C_1_address0,
        local_C_1_ce0,
        local_C_1_q0,
        local_C_1_address1,
        local_C_1_ce1,
        local_C_1_we1,
        local_C_1_d1,
        local_C_address0,
        local_C_ce0,
        local_C_q0,
        local_C_address1,
        local_C_ce1,
        local_C_we1,
        local_C_d1,
        fifo_aXvec_s_dout,
        fifo_aXvec_s_empty_n,
        fifo_aXvec_s_read,
        elem_i_val_row_sroa_1635_2_2_out_i,
        elem_i_val_row_sroa_1635_2_2_out_o,
        elem_i_val_row_sroa_1635_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_1635_1_2_out_i,
        elem_i_val_row_sroa_1635_1_2_out_o,
        elem_i_val_row_sroa_1635_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_1635_0_2_out_i,
        elem_i_val_row_sroa_1635_0_2_out_o,
        elem_i_val_row_sroa_1635_0_2_out_o_ap_vld,
        elem_i_val_row_sroa_1432_2_2_out_i,
        elem_i_val_row_sroa_1432_2_2_out_o,
        elem_i_val_row_sroa_1432_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_1432_1_2_out_i,
        elem_i_val_row_sroa_1432_1_2_out_o,
        elem_i_val_row_sroa_1432_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_1432_0_2_out_i,
        elem_i_val_row_sroa_1432_0_2_out_o,
        elem_i_val_row_sroa_1432_0_2_out_o_ap_vld,
        elem_i_val_row_sroa_1229_2_2_out_i,
        elem_i_val_row_sroa_1229_2_2_out_o,
        elem_i_val_row_sroa_1229_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_1229_1_2_out_i,
        elem_i_val_row_sroa_1229_1_2_out_o,
        elem_i_val_row_sroa_1229_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_1229_0_2_out_i,
        elem_i_val_row_sroa_1229_0_2_out_o,
        elem_i_val_row_sroa_1229_0_2_out_o_ap_vld,
        elem_i_val_row_sroa_1026_2_2_out_i,
        elem_i_val_row_sroa_1026_2_2_out_o,
        elem_i_val_row_sroa_1026_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_1026_1_2_out_i,
        elem_i_val_row_sroa_1026_1_2_out_o,
        elem_i_val_row_sroa_1026_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_1026_0_2_out_i,
        elem_i_val_row_sroa_1026_0_2_out_o,
        elem_i_val_row_sroa_1026_0_2_out_o_ap_vld,
        elem_i_val_row_sroa_823_2_2_out_i,
        elem_i_val_row_sroa_823_2_2_out_o,
        elem_i_val_row_sroa_823_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_823_1_2_out_i,
        elem_i_val_row_sroa_823_1_2_out_o,
        elem_i_val_row_sroa_823_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_823_0_2_out_i,
        elem_i_val_row_sroa_823_0_2_out_o,
        elem_i_val_row_sroa_823_0_2_out_o_ap_vld,
        elem_i_val_row_sroa_620_2_2_out_i,
        elem_i_val_row_sroa_620_2_2_out_o,
        elem_i_val_row_sroa_620_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_620_1_2_out_i,
        elem_i_val_row_sroa_620_1_2_out_o,
        elem_i_val_row_sroa_620_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_620_0_2_out_i,
        elem_i_val_row_sroa_620_0_2_out_o,
        elem_i_val_row_sroa_620_0_2_out_o_ap_vld,
        elem_i_val_row_sroa_417_2_2_out_i,
        elem_i_val_row_sroa_417_2_2_out_o,
        elem_i_val_row_sroa_417_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_417_1_2_out_i,
        elem_i_val_row_sroa_417_1_2_out_o,
        elem_i_val_row_sroa_417_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_417_0_2_out_i,
        elem_i_val_row_sroa_417_0_2_out_o,
        elem_i_val_row_sroa_417_0_2_out_o_ap_vld,
        elem_i_val_row_sroa_0_2_2_out_i,
        elem_i_val_row_sroa_0_2_2_out_o,
        elem_i_val_row_sroa_0_2_2_out_o_ap_vld,
        elem_i_val_row_sroa_0_1_2_out_i,
        elem_i_val_row_sroa_0_1_2_out_o,
        elem_i_val_row_sroa_0_1_2_out_o_ap_vld,
        elem_i_val_row_sroa_0_0_2_out_i,
        elem_i_val_row_sroa_0_0_2_out_o,
        elem_i_val_row_sroa_0_0_2_out_o_ap_vld
);
parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] start_32_3;
input  [31:0] empty;
output  [12:0] local_C_7_address0;
output   local_C_7_ce0;
input  [63:0] local_C_7_q0;
output  [12:0] local_C_7_address1;
output   local_C_7_ce1;
output   local_C_7_we1;
output  [63:0] local_C_7_d1;
output  [12:0] local_C_6_address0;
output   local_C_6_ce0;
input  [63:0] local_C_6_q0;
output  [12:0] local_C_6_address1;
output   local_C_6_ce1;
output   local_C_6_we1;
output  [63:0] local_C_6_d1;
output  [12:0] local_C_5_address0;
output   local_C_5_ce0;
input  [63:0] local_C_5_q0;
output  [12:0] local_C_5_address1;
output   local_C_5_ce1;
output   local_C_5_we1;
output  [63:0] local_C_5_d1;
output  [12:0] local_C_4_address0;
output   local_C_4_ce0;
input  [63:0] local_C_4_q0;
output  [12:0] local_C_4_address1;
output   local_C_4_ce1;
output   local_C_4_we1;
output  [63:0] local_C_4_d1;
output  [12:0] local_C_3_address0;
output   local_C_3_ce0;
input  [63:0] local_C_3_q0;
output  [12:0] local_C_3_address1;
output   local_C_3_ce1;
output   local_C_3_we1;
output  [63:0] local_C_3_d1;
output  [12:0] local_C_2_address0;
output   local_C_2_ce0;
input  [63:0] local_C_2_q0;
output  [12:0] local_C_2_address1;
output   local_C_2_ce1;
output   local_C_2_we1;
output  [63:0] local_C_2_d1;
output  [12:0] local_C_1_address0;
output   local_C_1_ce0;
input  [63:0] local_C_1_q0;
output  [12:0] local_C_1_address1;
output   local_C_1_ce1;
output   local_C_1_we1;
output  [63:0] local_C_1_d1;
output  [12:0] local_C_address0;
output   local_C_ce0;
input  [63:0] local_C_q0;
output  [12:0] local_C_address1;
output   local_C_ce1;
output   local_C_we1;
output  [63:0] local_C_d1;
input  [400:0] fifo_aXvec_s_dout;
input   fifo_aXvec_s_empty_n;
output   fifo_aXvec_s_read;
input  [7:0] elem_i_val_row_sroa_1635_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_1635_2_2_out_o;
output   elem_i_val_row_sroa_1635_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1635_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_1635_1_2_out_o;
output   elem_i_val_row_sroa_1635_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1635_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_1635_0_2_out_o;
output   elem_i_val_row_sroa_1635_0_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1432_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_1432_2_2_out_o;
output   elem_i_val_row_sroa_1432_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1432_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_1432_1_2_out_o;
output   elem_i_val_row_sroa_1432_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1432_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_1432_0_2_out_o;
output   elem_i_val_row_sroa_1432_0_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1229_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_1229_2_2_out_o;
output   elem_i_val_row_sroa_1229_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1229_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_1229_1_2_out_o;
output   elem_i_val_row_sroa_1229_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1229_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_1229_0_2_out_o;
output   elem_i_val_row_sroa_1229_0_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1026_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_1026_2_2_out_o;
output   elem_i_val_row_sroa_1026_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1026_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_1026_1_2_out_o;
output   elem_i_val_row_sroa_1026_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_1026_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_1026_0_2_out_o;
output   elem_i_val_row_sroa_1026_0_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_823_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_823_2_2_out_o;
output   elem_i_val_row_sroa_823_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_823_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_823_1_2_out_o;
output   elem_i_val_row_sroa_823_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_823_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_823_0_2_out_o;
output   elem_i_val_row_sroa_823_0_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_620_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_620_2_2_out_o;
output   elem_i_val_row_sroa_620_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_620_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_620_1_2_out_o;
output   elem_i_val_row_sroa_620_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_620_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_620_0_2_out_o;
output   elem_i_val_row_sroa_620_0_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_417_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_417_2_2_out_o;
output   elem_i_val_row_sroa_417_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_417_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_417_1_2_out_o;
output   elem_i_val_row_sroa_417_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_417_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_417_0_2_out_o;
output   elem_i_val_row_sroa_417_0_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_0_2_2_out_i;
output  [7:0] elem_i_val_row_sroa_0_2_2_out_o;
output   elem_i_val_row_sroa_0_2_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_0_1_2_out_i;
output  [7:0] elem_i_val_row_sroa_0_1_2_out_o;
output   elem_i_val_row_sroa_0_1_2_out_o_ap_vld;
input  [7:0] elem_i_val_row_sroa_0_0_2_out_i;
output  [7:0] elem_i_val_row_sroa_0_0_2_out_o;
output   elem_i_val_row_sroa_0_0_2_out_o_ap_vld;
reg ap_idle;
reg local_C_7_ce0;
reg local_C_7_ce1;
reg local_C_7_we1;
reg local_C_6_ce0;
reg local_C_6_ce1;
reg local_C_6_we1;
reg local_C_5_ce0;
reg local_C_5_ce1;
reg local_C_5_we1;
reg local_C_4_ce0;
reg local_C_4_ce1;
reg local_C_4_we1;
reg local_C_3_ce0;
reg local_C_3_ce1;
reg local_C_3_we1;
reg local_C_2_ce0;
reg local_C_2_ce1;
reg local_C_2_we1;
reg local_C_1_ce0;
reg local_C_1_ce1;
reg local_C_1_we1;
reg local_C_ce0;
reg local_C_ce1;
reg local_C_we1;
reg fifo_aXvec_s_read;
reg[7:0] elem_i_val_row_sroa_1635_2_2_out_o;
reg elem_i_val_row_sroa_1635_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1635_1_2_out_o;
reg elem_i_val_row_sroa_1635_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1635_0_2_out_o;
reg elem_i_val_row_sroa_1635_0_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1432_2_2_out_o;
reg elem_i_val_row_sroa_1432_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1432_1_2_out_o;
reg elem_i_val_row_sroa_1432_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1432_0_2_out_o;
reg elem_i_val_row_sroa_1432_0_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1229_2_2_out_o;
reg elem_i_val_row_sroa_1229_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1229_1_2_out_o;
reg elem_i_val_row_sroa_1229_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1229_0_2_out_o;
reg elem_i_val_row_sroa_1229_0_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1026_2_2_out_o;
reg elem_i_val_row_sroa_1026_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1026_1_2_out_o;
reg elem_i_val_row_sroa_1026_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_1026_0_2_out_o;
reg elem_i_val_row_sroa_1026_0_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_823_2_2_out_o;
reg elem_i_val_row_sroa_823_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_823_1_2_out_o;
reg elem_i_val_row_sroa_823_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_823_0_2_out_o;
reg elem_i_val_row_sroa_823_0_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_620_2_2_out_o;
reg elem_i_val_row_sroa_620_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_620_1_2_out_o;
reg elem_i_val_row_sroa_620_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_620_0_2_out_o;
reg elem_i_val_row_sroa_620_0_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_417_2_2_out_o;
reg elem_i_val_row_sroa_417_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_417_1_2_out_o;
reg elem_i_val_row_sroa_417_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_417_0_2_out_o;
reg elem_i_val_row_sroa_417_0_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_0_2_2_out_o;
reg elem_i_val_row_sroa_0_2_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_0_1_2_out_o;
reg elem_i_val_row_sroa_0_1_2_out_o_ap_vld;
reg[7:0] elem_i_val_row_sroa_0_0_2_out_o;
reg elem_i_val_row_sroa_0_0_2_out_o_ap_vld;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln227_fu_476_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_nbreadreq_fu_272_p3;
reg   [0:0] tmp_reg_2390;
reg   [0:0] tmp_reg_2390_pp0_iter1_reg;
reg   [0:0] tmp_reg_2390_pp0_iter2_reg;
reg   [0:0] tmp_reg_2390_pp0_iter3_reg;
reg   [0:0] tmp_reg_2390_pp0_iter4_reg;
reg   [0:0] p_vld_reg_2394;
reg   [31:0] trunc_ln1_reg_2422;
reg   [31:0] trunc_ln78_3_reg_2427;
reg   [31:0] trunc_ln78_4_reg_2432;
reg   [31:0] trunc_ln78_5_reg_2437;
reg   [31:0] trunc_ln78_6_reg_2442;
reg   [31:0] trunc_ln78_7_reg_2447;
reg   [31:0] trunc_ln78_8_reg_2452;
reg   [31:0] trunc_ln78_9_reg_2457;
wire   [7:0] trunc_ln78_fu_572_p1;
reg   [7:0] trunc_ln78_reg_2462;
reg   [7:0] trunc_ln78_1_reg_2467;
reg   [1:0] tmp_17_reg_2472;
reg   [7:0] elem_i_val_row_sroa_s_reg_2477;
reg   [7:0] trunc_ln78_2_reg_2482;
reg   [1:0] tmp_18_reg_2487;
reg   [7:0] elem_i_val_row_sroa_1_reg_2492;
reg   [7:0] trunc_ln78_s_reg_2497;
reg   [1:0] tmp_19_reg_2502;
reg   [7:0] elem_i_val_row_sroa_2_reg_2507;
reg   [7:0] trunc_ln78_10_reg_2512;
reg   [1:0] tmp_20_reg_2517;
reg   [7:0] elem_i_val_row_sroa_3_reg_2522;
reg   [7:0] trunc_ln78_11_reg_2527;
reg   [1:0] tmp_21_reg_2532;
reg   [7:0] elem_i_val_row_sroa_4_reg_2537;
reg   [7:0] trunc_ln78_12_reg_2542;
reg   [1:0] tmp_22_reg_2547;
reg   [7:0] elem_i_val_row_sroa_5_reg_2552;
reg   [7:0] trunc_ln78_13_reg_2557;
reg   [1:0] tmp_23_reg_2562;
reg   [7:0] elem_i_val_row_sroa_6_reg_2567;
reg   [7:0] trunc_ln78_14_reg_2572;
reg   [1:0] tmp_24_reg_2577;
wire   [31:0] elem_val_axv_fu_1040_p1;
reg   [31:0] elem_val_axv_reg_2582;
reg   [31:0] elem_val_axv_reg_2582_pp0_iter2_reg;
wire   [31:0] elem_val_axv_1_fu_1043_p1;
reg   [31:0] elem_val_axv_1_reg_2588;
reg   [31:0] elem_val_axv_1_reg_2588_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_fu_1046_p1;
reg   [31:0] bitcast_ln78_reg_2594;
reg   [31:0] bitcast_ln78_reg_2594_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_1_fu_1049_p1;
reg   [31:0] bitcast_ln78_1_reg_2600;
reg   [31:0] bitcast_ln78_1_reg_2600_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_2_fu_1052_p1;
reg   [31:0] bitcast_ln78_2_reg_2606;
reg   [31:0] bitcast_ln78_2_reg_2606_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_3_fu_1055_p1;
reg   [31:0] bitcast_ln78_3_reg_2612;
reg   [31:0] bitcast_ln78_3_reg_2612_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_4_fu_1058_p1;
reg   [31:0] bitcast_ln78_4_reg_2618;
reg   [31:0] bitcast_ln78_4_reg_2618_pp0_iter2_reg;
wire   [31:0] bitcast_ln78_5_fu_1061_p1;
reg   [31:0] bitcast_ln78_5_reg_2624;
reg   [31:0] bitcast_ln78_5_reg_2624_pp0_iter2_reg;
wire   [0:0] trunc_ln78_16_fu_1087_p1;
reg   [0:0] trunc_ln78_16_reg_2630;
reg   [0:0] trunc_ln78_16_reg_2630_pp0_iter2_reg;
reg   [0:0] trunc_ln78_16_reg_2630_pp0_iter3_reg;
wire   [0:0] trunc_ln78_18_fu_1114_p1;
reg   [0:0] trunc_ln78_18_reg_2637;
reg   [0:0] trunc_ln78_18_reg_2637_pp0_iter2_reg;
reg   [0:0] trunc_ln78_18_reg_2637_pp0_iter3_reg;
wire   [0:0] trunc_ln78_20_fu_1141_p1;
reg   [0:0] trunc_ln78_20_reg_2644;
reg   [0:0] trunc_ln78_20_reg_2644_pp0_iter2_reg;
reg   [0:0] trunc_ln78_20_reg_2644_pp0_iter3_reg;
wire   [0:0] trunc_ln78_22_fu_1168_p1;
reg   [0:0] trunc_ln78_22_reg_2651;
reg   [0:0] trunc_ln78_22_reg_2651_pp0_iter2_reg;
reg   [0:0] trunc_ln78_22_reg_2651_pp0_iter3_reg;
wire   [0:0] trunc_ln78_24_fu_1195_p1;
reg   [0:0] trunc_ln78_24_reg_2658;
reg   [0:0] trunc_ln78_24_reg_2658_pp0_iter2_reg;
reg   [0:0] trunc_ln78_24_reg_2658_pp0_iter3_reg;
wire   [0:0] trunc_ln78_26_fu_1222_p1;
reg   [0:0] trunc_ln78_26_reg_2665;
reg   [0:0] trunc_ln78_26_reg_2665_pp0_iter2_reg;
reg   [0:0] trunc_ln78_26_reg_2665_pp0_iter3_reg;
wire   [0:0] trunc_ln78_28_fu_1249_p1;
reg   [0:0] trunc_ln78_28_reg_2672;
reg   [0:0] trunc_ln78_28_reg_2672_pp0_iter2_reg;
reg   [0:0] trunc_ln78_28_reg_2672_pp0_iter3_reg;
wire   [0:0] trunc_ln77_fu_1276_p1;
reg   [0:0] trunc_ln77_reg_2679;
reg   [0:0] trunc_ln77_reg_2679_pp0_iter2_reg;
reg   [0:0] trunc_ln77_reg_2679_pp0_iter3_reg;
wire   [0:0] tmp_25_fu_1280_p3;
reg   [0:0] tmp_25_reg_2686;
reg   [0:0] tmp_25_reg_2686_pp0_iter2_reg;
reg   [0:0] tmp_25_reg_2686_pp0_iter3_reg;
reg   [0:0] tmp_25_reg_2686_pp0_iter4_reg;
reg   [12:0] local_C_addr_reg_2690;
reg   [12:0] local_C_addr_reg_2690_pp0_iter2_reg;
reg   [12:0] local_C_addr_reg_2690_pp0_iter3_reg;
reg   [12:0] local_C_addr_reg_2690_pp0_iter4_reg;
wire   [0:0] tmp_26_fu_1315_p3;
reg   [0:0] tmp_26_reg_2697;
reg   [0:0] tmp_26_reg_2697_pp0_iter2_reg;
reg   [0:0] tmp_26_reg_2697_pp0_iter3_reg;
reg   [0:0] tmp_26_reg_2697_pp0_iter4_reg;
reg   [12:0] local_C_1_addr_reg_2701;
reg   [12:0] local_C_1_addr_reg_2701_pp0_iter2_reg;
reg   [12:0] local_C_1_addr_reg_2701_pp0_iter3_reg;
reg   [12:0] local_C_1_addr_reg_2701_pp0_iter4_reg;
wire   [0:0] tmp_27_fu_1350_p3;
reg   [0:0] tmp_27_reg_2708;
reg   [0:0] tmp_27_reg_2708_pp0_iter2_reg;
reg   [0:0] tmp_27_reg_2708_pp0_iter3_reg;
reg   [0:0] tmp_27_reg_2708_pp0_iter4_reg;
reg   [12:0] local_C_2_addr_reg_2712;
reg   [12:0] local_C_2_addr_reg_2712_pp0_iter2_reg;
reg   [12:0] local_C_2_addr_reg_2712_pp0_iter3_reg;
reg   [12:0] local_C_2_addr_reg_2712_pp0_iter4_reg;
wire   [0:0] tmp_28_fu_1385_p3;
reg   [0:0] tmp_28_reg_2719;
reg   [0:0] tmp_28_reg_2719_pp0_iter2_reg;
reg   [0:0] tmp_28_reg_2719_pp0_iter3_reg;
reg   [0:0] tmp_28_reg_2719_pp0_iter4_reg;
reg   [12:0] local_C_3_addr_reg_2723;
reg   [12:0] local_C_3_addr_reg_2723_pp0_iter2_reg;
reg   [12:0] local_C_3_addr_reg_2723_pp0_iter3_reg;
reg   [12:0] local_C_3_addr_reg_2723_pp0_iter4_reg;
wire   [0:0] tmp_29_fu_1420_p3;
reg   [0:0] tmp_29_reg_2730;
reg   [0:0] tmp_29_reg_2730_pp0_iter2_reg;
reg   [0:0] tmp_29_reg_2730_pp0_iter3_reg;
reg   [0:0] tmp_29_reg_2730_pp0_iter4_reg;
reg   [12:0] local_C_4_addr_reg_2734;
reg   [12:0] local_C_4_addr_reg_2734_pp0_iter2_reg;
reg   [12:0] local_C_4_addr_reg_2734_pp0_iter3_reg;
reg   [12:0] local_C_4_addr_reg_2734_pp0_iter4_reg;
wire   [0:0] tmp_30_fu_1455_p3;
reg   [0:0] tmp_30_reg_2741;
reg   [0:0] tmp_30_reg_2741_pp0_iter2_reg;
reg   [0:0] tmp_30_reg_2741_pp0_iter3_reg;
reg   [0:0] tmp_30_reg_2741_pp0_iter4_reg;
reg   [12:0] local_C_5_addr_reg_2745;
reg   [12:0] local_C_5_addr_reg_2745_pp0_iter2_reg;
reg   [12:0] local_C_5_addr_reg_2745_pp0_iter3_reg;
reg   [12:0] local_C_5_addr_reg_2745_pp0_iter4_reg;
wire   [0:0] tmp_31_fu_1490_p3;
reg   [0:0] tmp_31_reg_2752;
reg   [0:0] tmp_31_reg_2752_pp0_iter2_reg;
reg   [0:0] tmp_31_reg_2752_pp0_iter3_reg;
reg   [0:0] tmp_31_reg_2752_pp0_iter4_reg;
reg   [12:0] local_C_6_addr_reg_2756;
reg   [12:0] local_C_6_addr_reg_2756_pp0_iter2_reg;
reg   [12:0] local_C_6_addr_reg_2756_pp0_iter3_reg;
reg   [12:0] local_C_6_addr_reg_2756_pp0_iter4_reg;
wire   [0:0] tmp_32_fu_1525_p3;
reg   [0:0] tmp_32_reg_2763;
reg   [0:0] tmp_32_reg_2763_pp0_iter2_reg;
reg   [0:0] tmp_32_reg_2763_pp0_iter3_reg;
reg   [0:0] tmp_32_reg_2763_pp0_iter4_reg;
reg   [12:0] local_C_7_addr_reg_2767;
reg   [12:0] local_C_7_addr_reg_2767_pp0_iter2_reg;
reg   [12:0] local_C_7_addr_reg_2767_pp0_iter3_reg;
reg   [12:0] local_C_7_addr_reg_2767_pp0_iter4_reg;
wire   [31:0] c_val_d0_u_fu_1896_p1;
reg   [31:0] c_val_d0_u_reg_2774;
reg   [31:0] c_val_d0_u_reg_2774_pp0_iter3_reg;
reg   [31:0] c_val_d1_u_reg_2780;
reg   [31:0] c_val_d1_u_reg_2780_pp0_iter3_reg;
wire   [31:0] c_val_d0_u_2_fu_1910_p1;
reg   [31:0] c_val_d0_u_2_reg_2786;
reg   [31:0] c_val_d0_u_2_reg_2786_pp0_iter3_reg;
reg   [31:0] c_val_d1_u_3_reg_2792;
reg   [31:0] c_val_d1_u_3_reg_2792_pp0_iter3_reg;
wire   [31:0] c_val_d0_u_4_fu_1924_p1;
reg   [31:0] c_val_d0_u_4_reg_2798;
reg   [31:0] c_val_d0_u_4_reg_2798_pp0_iter3_reg;
reg   [31:0] c_val_d1_u_6_reg_2804;
reg   [31:0] c_val_d1_u_6_reg_2804_pp0_iter3_reg;
wire   [31:0] c_val_d0_u_6_fu_1938_p1;
reg   [31:0] c_val_d0_u_6_reg_2810;
reg   [31:0] c_val_d0_u_6_reg_2810_pp0_iter3_reg;
reg   [31:0] c_val_d1_u_9_reg_2816;
reg   [31:0] c_val_d1_u_9_reg_2816_pp0_iter3_reg;
wire   [31:0] c_val_d0_u_8_fu_1952_p1;
reg   [31:0] c_val_d0_u_8_reg_2822;
reg   [31:0] c_val_d0_u_8_reg_2822_pp0_iter3_reg;
reg   [31:0] c_val_d1_u_12_reg_2828;
reg   [31:0] c_val_d1_u_12_reg_2828_pp0_iter3_reg;
wire   [31:0] c_val_d0_u_10_fu_1966_p1;
reg   [31:0] c_val_d0_u_10_reg_2834;
reg   [31:0] c_val_d0_u_10_reg_2834_pp0_iter3_reg;
reg   [31:0] c_val_d1_u_15_reg_2840;
reg   [31:0] c_val_d1_u_15_reg_2840_pp0_iter3_reg;
wire   [31:0] c_val_d0_u_12_fu_1980_p1;
reg   [31:0] c_val_d0_u_12_reg_2846;
reg   [31:0] c_val_d0_u_12_reg_2846_pp0_iter3_reg;
reg   [31:0] c_val_d1_u_18_reg_2852;
reg   [31:0] c_val_d1_u_18_reg_2852_pp0_iter3_reg;
wire   [31:0] c_val_d0_u_14_fu_1994_p1;
reg   [31:0] c_val_d0_u_14_reg_2858;
reg   [31:0] c_val_d0_u_14_reg_2858_pp0_iter3_reg;
reg   [31:0] c_val_d1_u_21_reg_2864;
reg   [31:0] c_val_d1_u_21_reg_2864_pp0_iter3_reg;
wire   [31:0] empty_57_fu_2013_p1;
wire   [31:0] empty_56_fu_2029_p1;
wire   [31:0] empty_55_fu_2045_p1;
wire   [31:0] empty_54_fu_2061_p1;
wire   [31:0] empty_53_fu_2077_p1;
wire   [31:0] empty_52_fu_2093_p1;
wire   [31:0] empty_51_fu_2109_p1;
wire   [31:0] empty_50_fu_2125_p1;
wire   [31:0] c_val_d1_u_2_fu_2140_p3;
reg   [31:0] c_val_d1_u_2_reg_2918;
wire   [31:0] c_val_d0_u_1_fu_2146_p3;
reg   [31:0] c_val_d0_u_1_reg_2923;
wire   [31:0] c_val_d1_u_5_fu_2156_p3;
reg   [31:0] c_val_d1_u_5_reg_2928;
wire   [31:0] c_val_d0_u_3_fu_2162_p3;
reg   [31:0] c_val_d0_u_3_reg_2933;
wire   [31:0] c_val_d1_u_8_fu_2172_p3;
reg   [31:0] c_val_d1_u_8_reg_2938;
wire   [31:0] c_val_d0_u_5_fu_2178_p3;
reg   [31:0] c_val_d0_u_5_reg_2943;
wire   [31:0] c_val_d1_u_11_fu_2188_p3;
reg   [31:0] c_val_d1_u_11_reg_2948;
wire   [31:0] c_val_d0_u_7_fu_2194_p3;
reg   [31:0] c_val_d0_u_7_reg_2953;
wire   [31:0] c_val_d1_u_14_fu_2204_p3;
reg   [31:0] c_val_d1_u_14_reg_2958;
wire   [31:0] c_val_d0_u_9_fu_2210_p3;
reg   [31:0] c_val_d0_u_9_reg_2963;
wire   [31:0] c_val_d1_u_17_fu_2220_p3;
reg   [31:0] c_val_d1_u_17_reg_2968;
wire   [31:0] c_val_d0_u_11_fu_2226_p3;
reg   [31:0] c_val_d0_u_11_reg_2973;
wire   [31:0] c_val_d1_u_20_fu_2236_p3;
reg   [31:0] c_val_d1_u_20_reg_2978;
wire   [31:0] c_val_d0_u_13_fu_2242_p3;
reg   [31:0] c_val_d0_u_13_reg_2983;
wire   [31:0] c_val_d1_u_23_fu_2252_p3;
reg   [31:0] c_val_d1_u_23_reg_2988;
wire   [31:0] c_val_d0_u_15_fu_2258_p3;
reg   [31:0] c_val_d0_u_15_reg_2993;
wire   [63:0] zext_ln159_fu_1306_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln159_1_fu_1341_p1;
wire   [63:0] zext_ln159_2_fu_1376_p1;
wire   [63:0] zext_ln159_3_fu_1411_p1;
wire   [63:0] zext_ln159_4_fu_1446_p1;
wire   [63:0] zext_ln159_5_fu_1481_p1;
wire   [63:0] zext_ln159_6_fu_1516_p1;
wire   [63:0] zext_ln159_7_fu_1551_p1;
wire   [7:0] select_ln78_fu_1064_p3;
wire   [7:0] select_ln78_1_fu_1071_p3;
wire   [7:0] select_ln78_2_fu_1081_p3;
wire   [7:0] select_ln78_3_fu_1091_p3;
wire   [7:0] select_ln78_4_fu_1098_p3;
wire   [7:0] select_ln78_5_fu_1108_p3;
wire   [7:0] select_ln78_6_fu_1118_p3;
wire   [7:0] select_ln78_7_fu_1125_p3;
wire   [7:0] select_ln78_8_fu_1135_p3;
wire   [7:0] select_ln78_9_fu_1145_p3;
wire   [7:0] select_ln78_10_fu_1152_p3;
wire   [7:0] select_ln78_11_fu_1162_p3;
wire   [7:0] select_ln78_12_fu_1172_p3;
wire   [7:0] select_ln78_13_fu_1179_p3;
wire   [7:0] select_ln78_14_fu_1189_p3;
wire   [7:0] select_ln78_15_fu_1199_p3;
wire   [7:0] select_ln78_16_fu_1206_p3;
wire   [7:0] select_ln78_17_fu_1216_p3;
wire   [7:0] select_ln78_18_fu_1226_p3;
wire   [7:0] select_ln78_19_fu_1233_p3;
wire   [7:0] select_ln78_20_fu_1243_p3;
wire   [7:0] select_ln78_21_fu_1253_p3;
wire   [7:0] select_ln78_22_fu_1260_p3;
wire   [7:0] select_ln78_23_fu_1270_p3;
reg   [31:0] j_fu_256;
wire   [31:0] j_2_fu_806_p2;
wire    ap_loop_init;
reg   [31:0] ap_sig_allocacmp_j_1;
wire   [0:0] fifo_aXvec_s_read_nbread_fu_280_p2_0;
reg   [31:0] grp_fu_422_p0;
reg   [31:0] grp_fu_422_p1;
reg   [31:0] grp_fu_426_p0;
reg   [31:0] grp_fu_426_p1;
reg   [31:0] grp_fu_430_p0;
reg   [31:0] grp_fu_430_p1;
reg   [31:0] grp_fu_434_p0;
reg   [31:0] grp_fu_434_p1;
reg   [31:0] grp_fu_438_p0;
reg   [31:0] grp_fu_438_p1;
reg   [31:0] grp_fu_442_p0;
reg   [31:0] grp_fu_442_p1;
reg   [31:0] grp_fu_446_p0;
reg   [31:0] grp_fu_446_p1;
reg   [31:0] grp_fu_450_p0;
reg   [31:0] grp_fu_450_p1;
wire   [7:0] zext_ln78_7_fu_1037_p1;
wire   [7:0] zext_ln78_6_fu_1034_p1;
wire   [7:0] zext_ln78_5_fu_1031_p1;
wire   [7:0] zext_ln78_4_fu_1028_p1;
wire   [7:0] zext_ln78_3_fu_1025_p1;
wire   [7:0] zext_ln78_2_fu_1022_p1;
wire   [7:0] zext_ln78_1_fu_1019_p1;
wire   [7:0] zext_ln78_fu_1016_p1;
wire   [5:0] trunc_ln78_29_fu_1266_p1;
wire   [6:0] tmp_9_fu_1288_p4;
wire   [12:0] tmp_s_fu_1298_p3;
wire   [5:0] trunc_ln78_27_fu_1239_p1;
wire   [6:0] tmp_1_fu_1323_p4;
wire   [12:0] tmp_2_fu_1333_p3;
wire   [5:0] trunc_ln78_25_fu_1212_p1;
wire   [6:0] tmp_3_fu_1358_p4;
wire   [12:0] tmp_4_fu_1368_p3;
wire   [5:0] trunc_ln78_23_fu_1185_p1;
wire   [6:0] tmp_5_fu_1393_p4;
wire   [12:0] tmp_6_fu_1403_p3;
wire   [5:0] trunc_ln78_21_fu_1158_p1;
wire   [6:0] tmp_7_fu_1428_p4;
wire   [12:0] tmp_8_fu_1438_p3;
wire   [5:0] trunc_ln78_19_fu_1131_p1;
wire   [6:0] tmp_10_fu_1463_p4;
wire   [12:0] tmp_11_fu_1473_p3;
wire   [5:0] trunc_ln78_17_fu_1104_p1;
wire   [6:0] tmp_12_fu_1498_p4;
wire   [12:0] tmp_13_fu_1508_p3;
wire   [5:0] trunc_ln78_15_fu_1077_p1;
wire   [6:0] tmp_14_fu_1533_p4;
wire   [12:0] tmp_15_fu_1543_p3;
wire   [31:0] cond_lvalue_i215_fu_2008_p3;
wire   [31:0] cond_lvalue_i_1220_fu_2024_p3;
wire   [31:0] cond_lvalue_i_2225_fu_2040_p3;
wire   [31:0] cond_lvalue_i_3230_fu_2056_p3;
wire   [31:0] cond_lvalue_i_4235_fu_2072_p3;
wire   [31:0] cond_lvalue_i_5240_fu_2088_p3;
wire   [31:0] cond_lvalue_i_6245_fu_2104_p3;
wire   [31:0] cond_lvalue_i_7250_fu_2120_p3;
wire   [31:0] grp_fu_422_p2;
wire   [31:0] c_val_d1_u_1_fu_2136_p1;
wire   [31:0] grp_fu_426_p2;
wire   [31:0] c_val_d1_u_4_fu_2152_p1;
wire   [31:0] grp_fu_430_p2;
wire   [31:0] c_val_d1_u_7_fu_2168_p1;
wire   [31:0] grp_fu_434_p2;
wire   [31:0] c_val_d1_u_10_fu_2184_p1;
wire   [31:0] grp_fu_438_p2;
wire   [31:0] c_val_d1_u_13_fu_2200_p1;
wire   [31:0] grp_fu_442_p2;
wire   [31:0] c_val_d1_u_16_fu_2216_p1;
wire   [31:0] grp_fu_446_p2;
wire   [31:0] c_val_d1_u_19_fu_2232_p1;
wire   [31:0] grp_fu_450_p2;
wire   [31:0] c_val_d1_u_22_fu_2248_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op188_load_state2;
reg    ap_enable_operation_188;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op318_load_state3;
reg    ap_enable_operation_318;
reg    ap_enable_state3_pp0_iter2_stage0;
reg    ap_predicate_op425_store_state6;
reg    ap_enable_operation_425;
reg    ap_enable_state6_pp0_iter5_stage0;
reg    ap_predicate_op196_load_state2;
reg    ap_enable_operation_196;
reg    ap_predicate_op321_load_state3;
reg    ap_enable_operation_321;
reg    ap_predicate_op430_store_state6;
reg    ap_enable_operation_430;
reg    ap_predicate_op204_load_state2;
reg    ap_enable_operation_204;
reg    ap_predicate_op324_load_state3;
reg    ap_enable_operation_324;
reg    ap_predicate_op435_store_state6;
reg    ap_enable_operation_435;
reg    ap_predicate_op212_load_state2;
reg    ap_enable_operation_212;
reg    ap_predicate_op327_load_state3;
reg    ap_enable_operation_327;
reg    ap_predicate_op440_store_state6;
reg    ap_enable_operation_440;
reg    ap_predicate_op220_load_state2;
reg    ap_enable_operation_220;
reg    ap_predicate_op330_load_state3;
reg    ap_enable_operation_330;
reg    ap_predicate_op445_store_state6;
reg    ap_enable_operation_445;
reg    ap_predicate_op228_load_state2;
reg    ap_enable_operation_228;
reg    ap_predicate_op333_load_state3;
reg    ap_enable_operation_333;
reg    ap_predicate_op450_store_state6;
reg    ap_enable_operation_450;
reg    ap_predicate_op236_load_state2;
reg    ap_enable_operation_236;
reg    ap_predicate_op336_load_state3;
reg    ap_enable_operation_336;
reg    ap_predicate_op455_store_state6;
reg    ap_enable_operation_455;
reg    ap_predicate_op244_load_state2;
reg    ap_enable_operation_244;
reg    ap_predicate_op339_load_state3;
reg    ap_enable_operation_339;
reg    ap_predicate_op460_store_state6;
reg    ap_enable_operation_460;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_1672;
wire    ap_ce_reg;
// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 j_fu_256 = 32'd0;
#0 ap_done_reg = 1'b0;
end
PEG_Yvec_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U10(
    .din0(grp_fu_422_p0),
    .din1(grp_fu_422_p1),
    .dout(grp_fu_422_p2)
);
PEG_Yvec_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U11(
    .din0(grp_fu_426_p0),
    .din1(grp_fu_426_p1),
    .dout(grp_fu_426_p2)
);
PEG_Yvec_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U12(
    .din0(grp_fu_430_p0),
    .din1(grp_fu_430_p1),
    .dout(grp_fu_430_p2)
);
PEG_Yvec_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U13(
    .din0(grp_fu_434_p0),
    .din1(grp_fu_434_p1),
    .dout(grp_fu_434_p2)
);
PEG_Yvec_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U14(
    .din0(grp_fu_438_p0),
    .din1(grp_fu_438_p1),
    .dout(grp_fu_438_p2)
);
PEG_Yvec_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U15(
    .din0(grp_fu_442_p0),
    .din1(grp_fu_442_p1),
    .dout(grp_fu_442_p2)
);
PEG_Yvec_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U16(
    .din0(grp_fu_446_p0),
    .din1(grp_fu_446_p1),
    .dout(grp_fu_446_p2)
);
PEG_Yvec_fadd_32ns_32ns_32_1_primitive_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_1_primitive_dsp_1_U17(
    .din0(grp_fu_450_p0),
    .din1(grp_fu_450_p1),
    .dout(grp_fu_450_p2)
);
PEG_Yvec_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((1'b1 == ap_condition_1672)) begin
            j_fu_256 <= j_2_fu_806_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_256 <= start_32_3;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        bitcast_ln78_1_reg_2600 <= bitcast_ln78_1_fu_1049_p1;
        bitcast_ln78_2_reg_2606 <= bitcast_ln78_2_fu_1052_p1;
        bitcast_ln78_3_reg_2612 <= bitcast_ln78_3_fu_1055_p1;
        bitcast_ln78_4_reg_2618 <= bitcast_ln78_4_fu_1058_p1;
        bitcast_ln78_5_reg_2624 <= bitcast_ln78_5_fu_1061_p1;
        bitcast_ln78_reg_2594 <= bitcast_ln78_fu_1046_p1;
        elem_i_val_row_sroa_1_reg_2492 <= {{fifo_aXvec_s_dout[43:36]}};
        elem_i_val_row_sroa_2_reg_2507 <= {{fifo_aXvec_s_dout[61:54]}};
        elem_i_val_row_sroa_3_reg_2522 <= {{fifo_aXvec_s_dout[79:72]}};
        elem_i_val_row_sroa_4_reg_2537 <= {{fifo_aXvec_s_dout[97:90]}};
        elem_i_val_row_sroa_5_reg_2552 <= {{fifo_aXvec_s_dout[115:108]}};
        elem_i_val_row_sroa_6_reg_2567 <= {{fifo_aXvec_s_dout[133:126]}};
        elem_i_val_row_sroa_s_reg_2477 <= {{fifo_aXvec_s_dout[25:18]}};
        elem_val_axv_1_reg_2588 <= elem_val_axv_1_fu_1043_p1;
        elem_val_axv_reg_2582 <= elem_val_axv_fu_1040_p1;
        local_C_1_addr_reg_2701 <= zext_ln159_1_fu_1341_p1;
        local_C_2_addr_reg_2712 <= zext_ln159_2_fu_1376_p1;
        local_C_3_addr_reg_2723 <= zext_ln159_3_fu_1411_p1;
        local_C_4_addr_reg_2734 <= zext_ln159_4_fu_1446_p1;
        local_C_5_addr_reg_2745 <= zext_ln159_5_fu_1481_p1;
        local_C_6_addr_reg_2756 <= zext_ln159_6_fu_1516_p1;
        local_C_7_addr_reg_2767 <= zext_ln159_7_fu_1551_p1;
        local_C_addr_reg_2690 <= zext_ln159_fu_1306_p1;
        p_vld_reg_2394 <= fifo_aXvec_s_read_nbread_fu_280_p2_0;
        tmp_17_reg_2472 <= {{fifo_aXvec_s_dout[17:16]}};
        tmp_18_reg_2487 <= {{fifo_aXvec_s_dout[35:34]}};
        tmp_19_reg_2502 <= {{fifo_aXvec_s_dout[53:52]}};
        tmp_20_reg_2517 <= {{fifo_aXvec_s_dout[71:70]}};
        tmp_21_reg_2532 <= {{fifo_aXvec_s_dout[89:88]}};
        tmp_22_reg_2547 <= {{fifo_aXvec_s_dout[107:106]}};
        tmp_23_reg_2562 <= {{fifo_aXvec_s_dout[125:124]}};
        tmp_24_reg_2577 <= {{fifo_aXvec_s_dout[143:142]}};
        tmp_25_reg_2686 <= select_ln78_21_fu_1253_p3[32'd1];
        tmp_26_reg_2697 <= select_ln78_18_fu_1226_p3[32'd1];
        tmp_27_reg_2708 <= select_ln78_15_fu_1199_p3[32'd1];
        tmp_28_reg_2719 <= select_ln78_12_fu_1172_p3[32'd1];
        tmp_29_reg_2730 <= select_ln78_9_fu_1145_p3[32'd1];
        tmp_30_reg_2741 <= select_ln78_6_fu_1118_p3[32'd1];
        tmp_31_reg_2752 <= select_ln78_3_fu_1091_p3[32'd1];
        tmp_32_reg_2763 <= select_ln78_fu_1064_p3[32'd1];
        tmp_reg_2390 <= tmp_nbreadreq_fu_272_p3;
        tmp_reg_2390_pp0_iter1_reg <= tmp_reg_2390;
        trunc_ln1_reg_2422 <= {{fifo_aXvec_s_dout[175:144]}};
        trunc_ln77_reg_2679 <= trunc_ln77_fu_1276_p1;
        trunc_ln78_10_reg_2512 <= {{fifo_aXvec_s_dout[69:62]}};
        trunc_ln78_11_reg_2527 <= {{fifo_aXvec_s_dout[87:80]}};
        trunc_ln78_12_reg_2542 <= {{fifo_aXvec_s_dout[105:98]}};
        trunc_ln78_13_reg_2557 <= {{fifo_aXvec_s_dout[123:116]}};
        trunc_ln78_14_reg_2572 <= {{fifo_aXvec_s_dout[141:134]}};
        trunc_ln78_16_reg_2630 <= trunc_ln78_16_fu_1087_p1;
        trunc_ln78_18_reg_2637 <= trunc_ln78_18_fu_1114_p1;
        trunc_ln78_1_reg_2467 <= {{fifo_aXvec_s_dout[15:8]}};
        trunc_ln78_20_reg_2644 <= trunc_ln78_20_fu_1141_p1;
        trunc_ln78_22_reg_2651 <= trunc_ln78_22_fu_1168_p1;
        trunc_ln78_24_reg_2658 <= trunc_ln78_24_fu_1195_p1;
        trunc_ln78_26_reg_2665 <= trunc_ln78_26_fu_1222_p1;
        trunc_ln78_28_reg_2672 <= trunc_ln78_28_fu_1249_p1;
        trunc_ln78_2_reg_2482 <= {{fifo_aXvec_s_dout[33:26]}};
        trunc_ln78_3_reg_2427 <= {{fifo_aXvec_s_dout[207:176]}};
        trunc_ln78_4_reg_2432 <= {{fifo_aXvec_s_dout[239:208]}};
        trunc_ln78_5_reg_2437 <= {{fifo_aXvec_s_dout[271:240]}};
        trunc_ln78_6_reg_2442 <= {{fifo_aXvec_s_dout[303:272]}};
        trunc_ln78_7_reg_2447 <= {{fifo_aXvec_s_dout[335:304]}};
        trunc_ln78_8_reg_2452 <= {{fifo_aXvec_s_dout[367:336]}};
        trunc_ln78_9_reg_2457 <= {{fifo_aXvec_s_dout[399:368]}};
        trunc_ln78_reg_2462 <= trunc_ln78_fu_572_p1;
        trunc_ln78_s_reg_2497 <= {{fifo_aXvec_s_dout[51:44]}};
    end
end
always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        bitcast_ln78_1_reg_2600_pp0_iter2_reg <= bitcast_ln78_1_reg_2600;
        bitcast_ln78_2_reg_2606_pp0_iter2_reg <= bitcast_ln78_2_reg_2606;
        bitcast_ln78_3_reg_2612_pp0_iter2_reg <= bitcast_ln78_3_reg_2612;
        bitcast_ln78_4_reg_2618_pp0_iter2_reg <= bitcast_ln78_4_reg_2618;
        bitcast_ln78_5_reg_2624_pp0_iter2_reg <= bitcast_ln78_5_reg_2624;
        bitcast_ln78_reg_2594_pp0_iter2_reg <= bitcast_ln78_reg_2594;
        c_val_d0_u_10_reg_2834 <= c_val_d0_u_10_fu_1966_p1;
        c_val_d0_u_10_reg_2834_pp0_iter3_reg <= c_val_d0_u_10_reg_2834;
        c_val_d0_u_11_reg_2973 <= c_val_d0_u_11_fu_2226_p3;
        c_val_d0_u_12_reg_2846 <= c_val_d0_u_12_fu_1980_p1;
        c_val_d0_u_12_reg_2846_pp0_iter3_reg <= c_val_d0_u_12_reg_2846;
        c_val_d0_u_13_reg_2983 <= c_val_d0_u_13_fu_2242_p3;
        c_val_d0_u_14_reg_2858 <= c_val_d0_u_14_fu_1994_p1;
        c_val_d0_u_14_reg_2858_pp0_iter3_reg <= c_val_d0_u_14_reg_2858;
        c_val_d0_u_15_reg_2993 <= c_val_d0_u_15_fu_2258_p3;
        c_val_d0_u_1_reg_2923 <= c_val_d0_u_1_fu_2146_p3;
        c_val_d0_u_2_reg_2786 <= c_val_d0_u_2_fu_1910_p1;
        c_val_d0_u_2_reg_2786_pp0_iter3_reg <= c_val_d0_u_2_reg_2786;
        c_val_d0_u_3_reg_2933 <= c_val_d0_u_3_fu_2162_p3;
        c_val_d0_u_4_reg_2798 <= c_val_d0_u_4_fu_1924_p1;
        c_val_d0_u_4_reg_2798_pp0_iter3_reg <= c_val_d0_u_4_reg_2798;
        c_val_d0_u_5_reg_2943 <= c_val_d0_u_5_fu_2178_p3;
        c_val_d0_u_6_reg_2810 <= c_val_d0_u_6_fu_1938_p1;
        c_val_d0_u_6_reg_2810_pp0_iter3_reg <= c_val_d0_u_6_reg_2810;
        c_val_d0_u_7_reg_2953 <= c_val_d0_u_7_fu_2194_p3;
        c_val_d0_u_8_reg_2822 <= c_val_d0_u_8_fu_1952_p1;
        c_val_d0_u_8_reg_2822_pp0_iter3_reg <= c_val_d0_u_8_reg_2822;
        c_val_d0_u_9_reg_2963 <= c_val_d0_u_9_fu_2210_p3;
        c_val_d0_u_reg_2774 <= c_val_d0_u_fu_1896_p1;
        c_val_d0_u_reg_2774_pp0_iter3_reg <= c_val_d0_u_reg_2774;
        c_val_d1_u_11_reg_2948 <= c_val_d1_u_11_fu_2188_p3;
        c_val_d1_u_12_reg_2828 <= {{local_C_4_q0[63:32]}};
        c_val_d1_u_12_reg_2828_pp0_iter3_reg <= c_val_d1_u_12_reg_2828;
        c_val_d1_u_14_reg_2958 <= c_val_d1_u_14_fu_2204_p3;
        c_val_d1_u_15_reg_2840 <= {{local_C_5_q0[63:32]}};
        c_val_d1_u_15_reg_2840_pp0_iter3_reg <= c_val_d1_u_15_reg_2840;
        c_val_d1_u_17_reg_2968 <= c_val_d1_u_17_fu_2220_p3;
        c_val_d1_u_18_reg_2852 <= {{local_C_6_q0[63:32]}};
        c_val_d1_u_18_reg_2852_pp0_iter3_reg <= c_val_d1_u_18_reg_2852;
        c_val_d1_u_20_reg_2978 <= c_val_d1_u_20_fu_2236_p3;
        c_val_d1_u_21_reg_2864 <= {{local_C_7_q0[63:32]}};
        c_val_d1_u_21_reg_2864_pp0_iter3_reg <= c_val_d1_u_21_reg_2864;
        c_val_d1_u_23_reg_2988 <= c_val_d1_u_23_fu_2252_p3;
        c_val_d1_u_2_reg_2918 <= c_val_d1_u_2_fu_2140_p3;
        c_val_d1_u_3_reg_2792 <= {{local_C_1_q0[63:32]}};
        c_val_d1_u_3_reg_2792_pp0_iter3_reg <= c_val_d1_u_3_reg_2792;
        c_val_d1_u_5_reg_2928 <= c_val_d1_u_5_fu_2156_p3;
        c_val_d1_u_6_reg_2804 <= {{local_C_2_q0[63:32]}};
        c_val_d1_u_6_reg_2804_pp0_iter3_reg <= c_val_d1_u_6_reg_2804;
        c_val_d1_u_8_reg_2938 <= c_val_d1_u_8_fu_2172_p3;
        c_val_d1_u_9_reg_2816 <= {{local_C_3_q0[63:32]}};
        c_val_d1_u_9_reg_2816_pp0_iter3_reg <= c_val_d1_u_9_reg_2816;
        c_val_d1_u_reg_2780 <= {{local_C_q0[63:32]}};
        c_val_d1_u_reg_2780_pp0_iter3_reg <= c_val_d1_u_reg_2780;
        elem_val_axv_1_reg_2588_pp0_iter2_reg <= elem_val_axv_1_reg_2588;
        elem_val_axv_reg_2582_pp0_iter2_reg <= elem_val_axv_reg_2582;
        local_C_1_addr_reg_2701_pp0_iter2_reg <= local_C_1_addr_reg_2701;
        local_C_1_addr_reg_2701_pp0_iter3_reg <= local_C_1_addr_reg_2701_pp0_iter2_reg;
        local_C_1_addr_reg_2701_pp0_iter4_reg <= local_C_1_addr_reg_2701_pp0_iter3_reg;
        local_C_2_addr_reg_2712_pp0_iter2_reg <= local_C_2_addr_reg_2712;
        local_C_2_addr_reg_2712_pp0_iter3_reg <= local_C_2_addr_reg_2712_pp0_iter2_reg;
        local_C_2_addr_reg_2712_pp0_iter4_reg <= local_C_2_addr_reg_2712_pp0_iter3_reg;
        local_C_3_addr_reg_2723_pp0_iter2_reg <= local_C_3_addr_reg_2723;
        local_C_3_addr_reg_2723_pp0_iter3_reg <= local_C_3_addr_reg_2723_pp0_iter2_reg;
        local_C_3_addr_reg_2723_pp0_iter4_reg <= local_C_3_addr_reg_2723_pp0_iter3_reg;
        local_C_4_addr_reg_2734_pp0_iter2_reg <= local_C_4_addr_reg_2734;
        local_C_4_addr_reg_2734_pp0_iter3_reg <= local_C_4_addr_reg_2734_pp0_iter2_reg;
        local_C_4_addr_reg_2734_pp0_iter4_reg <= local_C_4_addr_reg_2734_pp0_iter3_reg;
        local_C_5_addr_reg_2745_pp0_iter2_reg <= local_C_5_addr_reg_2745;
        local_C_5_addr_reg_2745_pp0_iter3_reg <= local_C_5_addr_reg_2745_pp0_iter2_reg;
        local_C_5_addr_reg_2745_pp0_iter4_reg <= local_C_5_addr_reg_2745_pp0_iter3_reg;
        local_C_6_addr_reg_2756_pp0_iter2_reg <= local_C_6_addr_reg_2756;
        local_C_6_addr_reg_2756_pp0_iter3_reg <= local_C_6_addr_reg_2756_pp0_iter2_reg;
        local_C_6_addr_reg_2756_pp0_iter4_reg <= local_C_6_addr_reg_2756_pp0_iter3_reg;
        local_C_7_addr_reg_2767_pp0_iter2_reg <= local_C_7_addr_reg_2767;
        local_C_7_addr_reg_2767_pp0_iter3_reg <= local_C_7_addr_reg_2767_pp0_iter2_reg;
        local_C_7_addr_reg_2767_pp0_iter4_reg <= local_C_7_addr_reg_2767_pp0_iter3_reg;
        local_C_addr_reg_2690_pp0_iter2_reg <= local_C_addr_reg_2690;
        local_C_addr_reg_2690_pp0_iter3_reg <= local_C_addr_reg_2690_pp0_iter2_reg;
        local_C_addr_reg_2690_pp0_iter4_reg <= local_C_addr_reg_2690_pp0_iter3_reg;
        tmp_25_reg_2686_pp0_iter2_reg <= tmp_25_reg_2686;
        tmp_25_reg_2686_pp0_iter3_reg <= tmp_25_reg_2686_pp0_iter2_reg;
        tmp_25_reg_2686_pp0_iter4_reg <= tmp_25_reg_2686_pp0_iter3_reg;
        tmp_26_reg_2697_pp0_iter2_reg <= tmp_26_reg_2697;
        tmp_26_reg_2697_pp0_iter3_reg <= tmp_26_reg_2697_pp0_iter2_reg;
        tmp_26_reg_2697_pp0_iter4_reg <= tmp_26_reg_2697_pp0_iter3_reg;
        tmp_27_reg_2708_pp0_iter2_reg <= tmp_27_reg_2708;
        tmp_27_reg_2708_pp0_iter3_reg <= tmp_27_reg_2708_pp0_iter2_reg;
        tmp_27_reg_2708_pp0_iter4_reg <= tmp_27_reg_2708_pp0_iter3_reg;
        tmp_28_reg_2719_pp0_iter2_reg <= tmp_28_reg_2719;
        tmp_28_reg_2719_pp0_iter3_reg <= tmp_28_reg_2719_pp0_iter2_reg;
        tmp_28_reg_2719_pp0_iter4_reg <= tmp_28_reg_2719_pp0_iter3_reg;
        tmp_29_reg_2730_pp0_iter2_reg <= tmp_29_reg_2730;
        tmp_29_reg_2730_pp0_iter3_reg <= tmp_29_reg_2730_pp0_iter2_reg;
        tmp_29_reg_2730_pp0_iter4_reg <= tmp_29_reg_2730_pp0_iter3_reg;
        tmp_30_reg_2741_pp0_iter2_reg <= tmp_30_reg_2741;
        tmp_30_reg_2741_pp0_iter3_reg <= tmp_30_reg_2741_pp0_iter2_reg;
        tmp_30_reg_2741_pp0_iter4_reg <= tmp_30_reg_2741_pp0_iter3_reg;
        tmp_31_reg_2752_pp0_iter2_reg <= tmp_31_reg_2752;
        tmp_31_reg_2752_pp0_iter3_reg <= tmp_31_reg_2752_pp0_iter2_reg;
        tmp_31_reg_2752_pp0_iter4_reg <= tmp_31_reg_2752_pp0_iter3_reg;
        tmp_32_reg_2763_pp0_iter2_reg <= tmp_32_reg_2763;
        tmp_32_reg_2763_pp0_iter3_reg <= tmp_32_reg_2763_pp0_iter2_reg;
        tmp_32_reg_2763_pp0_iter4_reg <= tmp_32_reg_2763_pp0_iter3_reg;
        tmp_reg_2390_pp0_iter2_reg <= tmp_reg_2390_pp0_iter1_reg;
        tmp_reg_2390_pp0_iter3_reg <= tmp_reg_2390_pp0_iter2_reg;
        tmp_reg_2390_pp0_iter4_reg <= tmp_reg_2390_pp0_iter3_reg;
        trunc_ln77_reg_2679_pp0_iter2_reg <= trunc_ln77_reg_2679;
        trunc_ln77_reg_2679_pp0_iter3_reg <= trunc_ln77_reg_2679_pp0_iter2_reg;
        trunc_ln78_16_reg_2630_pp0_iter2_reg <= trunc_ln78_16_reg_2630;
        trunc_ln78_16_reg_2630_pp0_iter3_reg <= trunc_ln78_16_reg_2630_pp0_iter2_reg;
        trunc_ln78_18_reg_2637_pp0_iter2_reg <= trunc_ln78_18_reg_2637;
        trunc_ln78_18_reg_2637_pp0_iter3_reg <= trunc_ln78_18_reg_2637_pp0_iter2_reg;
        trunc_ln78_20_reg_2644_pp0_iter2_reg <= trunc_ln78_20_reg_2644;
        trunc_ln78_20_reg_2644_pp0_iter3_reg <= trunc_ln78_20_reg_2644_pp0_iter2_reg;
        trunc_ln78_22_reg_2651_pp0_iter2_reg <= trunc_ln78_22_reg_2651;
        trunc_ln78_22_reg_2651_pp0_iter3_reg <= trunc_ln78_22_reg_2651_pp0_iter2_reg;
        trunc_ln78_24_reg_2658_pp0_iter2_reg <= trunc_ln78_24_reg_2658;
        trunc_ln78_24_reg_2658_pp0_iter3_reg <= trunc_ln78_24_reg_2658_pp0_iter2_reg;
        trunc_ln78_26_reg_2665_pp0_iter2_reg <= trunc_ln78_26_reg_2665;
        trunc_ln78_26_reg_2665_pp0_iter3_reg <= trunc_ln78_26_reg_2665_pp0_iter2_reg;
        trunc_ln78_28_reg_2672_pp0_iter2_reg <= trunc_ln78_28_reg_2672;
        trunc_ln78_28_reg_2672_pp0_iter3_reg <= trunc_ln78_28_reg_2672_pp0_iter2_reg;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        grp_fu_422_p0 <= empty_57_fu_2013_p1;
        grp_fu_422_p1 <= elem_val_axv_reg_2582_pp0_iter2_reg;
        grp_fu_426_p0 <= empty_56_fu_2029_p1;
        grp_fu_426_p1 <= elem_val_axv_1_reg_2588_pp0_iter2_reg;
        grp_fu_430_p0 <= empty_55_fu_2045_p1;
        grp_fu_430_p1 <= bitcast_ln78_reg_2594_pp0_iter2_reg;
        grp_fu_434_p0 <= empty_54_fu_2061_p1;
        grp_fu_434_p1 <= bitcast_ln78_1_reg_2600_pp0_iter2_reg;
        grp_fu_438_p0 <= empty_53_fu_2077_p1;
        grp_fu_438_p1 <= bitcast_ln78_2_reg_2606_pp0_iter2_reg;
        grp_fu_442_p0 <= empty_52_fu_2093_p1;
        grp_fu_442_p1 <= bitcast_ln78_3_reg_2612_pp0_iter2_reg;
        grp_fu_446_p0 <= empty_51_fu_2109_p1;
        grp_fu_446_p1 <= bitcast_ln78_4_reg_2618_pp0_iter2_reg;
        grp_fu_450_p0 <= empty_50_fu_2125_p1;
        grp_fu_450_p1 <= bitcast_ln78_5_reg_2624_pp0_iter2_reg;
    end
end
always @ (*) begin
    if (((icmp_ln227_fu_476_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_1 = start_32_3;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_256;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_0_0_2_out_o = select_ln78_23_fu_1270_p3;
    end else begin
        elem_i_val_row_sroa_0_0_2_out_o = elem_i_val_row_sroa_0_0_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_0_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_0_0_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_0_1_2_out_o = select_ln78_22_fu_1260_p3;
    end else begin
        elem_i_val_row_sroa_0_1_2_out_o = elem_i_val_row_sroa_0_1_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_0_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_0_1_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_0_2_2_out_o = select_ln78_21_fu_1253_p3;
    end else begin
        elem_i_val_row_sroa_0_2_2_out_o = elem_i_val_row_sroa_0_2_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_0_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_0_2_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1026_0_2_out_o = select_ln78_11_fu_1162_p3;
    end else begin
        elem_i_val_row_sroa_1026_0_2_out_o = elem_i_val_row_sroa_1026_0_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1026_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1026_0_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1026_1_2_out_o = select_ln78_10_fu_1152_p3;
    end else begin
        elem_i_val_row_sroa_1026_1_2_out_o = elem_i_val_row_sroa_1026_1_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1026_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1026_1_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1026_2_2_out_o = select_ln78_9_fu_1145_p3;
    end else begin
        elem_i_val_row_sroa_1026_2_2_out_o = elem_i_val_row_sroa_1026_2_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1026_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1026_2_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1229_0_2_out_o = select_ln78_8_fu_1135_p3;
    end else begin
        elem_i_val_row_sroa_1229_0_2_out_o = elem_i_val_row_sroa_1229_0_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1229_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1229_0_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1229_1_2_out_o = select_ln78_7_fu_1125_p3;
    end else begin
        elem_i_val_row_sroa_1229_1_2_out_o = elem_i_val_row_sroa_1229_1_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1229_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1229_1_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1229_2_2_out_o = select_ln78_6_fu_1118_p3;
    end else begin
        elem_i_val_row_sroa_1229_2_2_out_o = elem_i_val_row_sroa_1229_2_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1229_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1229_2_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1432_0_2_out_o = select_ln78_5_fu_1108_p3;
    end else begin
        elem_i_val_row_sroa_1432_0_2_out_o = elem_i_val_row_sroa_1432_0_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1432_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1432_0_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1432_1_2_out_o = select_ln78_4_fu_1098_p3;
    end else begin
        elem_i_val_row_sroa_1432_1_2_out_o = elem_i_val_row_sroa_1432_1_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1432_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1432_1_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1432_2_2_out_o = select_ln78_3_fu_1091_p3;
    end else begin
        elem_i_val_row_sroa_1432_2_2_out_o = elem_i_val_row_sroa_1432_2_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1432_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1432_2_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1635_0_2_out_o = select_ln78_2_fu_1081_p3;
    end else begin
        elem_i_val_row_sroa_1635_0_2_out_o = elem_i_val_row_sroa_1635_0_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1635_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1635_0_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1635_1_2_out_o = select_ln78_1_fu_1071_p3;
    end else begin
        elem_i_val_row_sroa_1635_1_2_out_o = elem_i_val_row_sroa_1635_1_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1635_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1635_1_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1635_2_2_out_o = select_ln78_fu_1064_p3;
    end else begin
        elem_i_val_row_sroa_1635_2_2_out_o = elem_i_val_row_sroa_1635_2_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_1635_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_1635_2_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_417_0_2_out_o = select_ln78_20_fu_1243_p3;
    end else begin
        elem_i_val_row_sroa_417_0_2_out_o = elem_i_val_row_sroa_417_0_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_417_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_417_0_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_417_1_2_out_o = select_ln78_19_fu_1233_p3;
    end else begin
        elem_i_val_row_sroa_417_1_2_out_o = elem_i_val_row_sroa_417_1_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_417_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_417_1_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_417_2_2_out_o = select_ln78_18_fu_1226_p3;
    end else begin
        elem_i_val_row_sroa_417_2_2_out_o = elem_i_val_row_sroa_417_2_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_417_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_417_2_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_620_0_2_out_o = select_ln78_17_fu_1216_p3;
    end else begin
        elem_i_val_row_sroa_620_0_2_out_o = elem_i_val_row_sroa_620_0_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_620_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_620_0_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_620_1_2_out_o = select_ln78_16_fu_1206_p3;
    end else begin
        elem_i_val_row_sroa_620_1_2_out_o = elem_i_val_row_sroa_620_1_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_620_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_620_1_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_620_2_2_out_o = select_ln78_15_fu_1199_p3;
    end else begin
        elem_i_val_row_sroa_620_2_2_out_o = elem_i_val_row_sroa_620_2_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_620_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_620_2_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_823_0_2_out_o = select_ln78_14_fu_1189_p3;
    end else begin
        elem_i_val_row_sroa_823_0_2_out_o = elem_i_val_row_sroa_823_0_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_823_0_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_823_0_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_823_1_2_out_o = select_ln78_13_fu_1179_p3;
    end else begin
        elem_i_val_row_sroa_823_1_2_out_o = elem_i_val_row_sroa_823_1_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_823_1_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_823_1_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_823_2_2_out_o = select_ln78_12_fu_1172_p3;
    end else begin
        elem_i_val_row_sroa_823_2_2_out_o = elem_i_val_row_sroa_823_2_2_out_i;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_2390 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        elem_i_val_row_sroa_823_2_2_out_o_ap_vld = 1'b1;
    end else begin
        elem_i_val_row_sroa_823_2_2_out_o_ap_vld = 1'b0;
    end
end
always @ (*) begin
    if (((icmp_ln227_fu_476_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_272_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (fifo_aXvec_s_empty_n == 1'b1))) begin
        fifo_aXvec_s_read = 1'b1;
    end else begin
        fifo_aXvec_s_read = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_1_ce0 = 1'b1;
    end else begin
        local_C_1_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_1_ce1 = 1'b1;
    end else begin
        local_C_1_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_26_reg_2697_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_reg_2390_pp0_iter4_reg == 1'd1))) begin
        local_C_1_we1 = 1'b1;
    end else begin
        local_C_1_we1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_2_ce0 = 1'b1;
    end else begin
        local_C_2_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_2_ce1 = 1'b1;
    end else begin
        local_C_2_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_27_reg_2708_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_reg_2390_pp0_iter4_reg == 1'd1))) begin
        local_C_2_we1 = 1'b1;
    end else begin
        local_C_2_we1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_3_ce0 = 1'b1;
    end else begin
        local_C_3_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_3_ce1 = 1'b1;
    end else begin
        local_C_3_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_28_reg_2719_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_reg_2390_pp0_iter4_reg == 1'd1))) begin
        local_C_3_we1 = 1'b1;
    end else begin
        local_C_3_we1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_4_ce0 = 1'b1;
    end else begin
        local_C_4_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_4_ce1 = 1'b1;
    end else begin
        local_C_4_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_29_reg_2730_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_reg_2390_pp0_iter4_reg == 1'd1))) begin
        local_C_4_we1 = 1'b1;
    end else begin
        local_C_4_we1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_5_ce0 = 1'b1;
    end else begin
        local_C_5_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_5_ce1 = 1'b1;
    end else begin
        local_C_5_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((tmp_30_reg_2741_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_reg_2390_pp0_iter4_reg == 1'd1))) begin
        local_C_5_we1 = 1'b1;
    end else begin
        local_C_5_we1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_6_ce0 = 1'b1;
    end else begin
        local_C_6_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_6_ce1 = 1'b1;
    end else begin
        local_C_6_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((tmp_31_reg_2752_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_reg_2390_pp0_iter4_reg == 1'd1))) begin
        local_C_6_we1 = 1'b1;
    end else begin
        local_C_6_we1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_7_ce0 = 1'b1;
    end else begin
        local_C_7_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_7_ce1 = 1'b1;
    end else begin
        local_C_7_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((tmp_32_reg_2763_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_reg_2390_pp0_iter4_reg == 1'd1))) begin
        local_C_7_we1 = 1'b1;
    end else begin
        local_C_7_we1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        local_C_ce0 = 1'b1;
    end else begin
        local_C_ce0 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        local_C_ce1 = 1'b1;
    end else begin
        local_C_ce1 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_25_reg_2686_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (tmp_reg_2390_pp0_iter4_reg == 1'd1))) begin
        local_C_we1 = 1'b1;
    end else begin
        local_C_we1 = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);
always @ (*) begin
    ap_condition_1672 = ((icmp_ln227_fu_476_p2 == 1'd1) & (tmp_nbreadreq_fu_272_p3 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end
always @ (*) begin
    ap_enable_operation_188 = (ap_predicate_op188_load_state2 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_196 = (ap_predicate_op196_load_state2 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_204 = (ap_predicate_op204_load_state2 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_212 = (ap_predicate_op212_load_state2 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_220 = (ap_predicate_op220_load_state2 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_228 = (ap_predicate_op228_load_state2 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_236 = (ap_predicate_op236_load_state2 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_244 = (ap_predicate_op244_load_state2 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_318 = (ap_predicate_op318_load_state3 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_321 = (ap_predicate_op321_load_state3 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_324 = (ap_predicate_op324_load_state3 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_327 = (ap_predicate_op327_load_state3 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_330 = (ap_predicate_op330_load_state3 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_333 = (ap_predicate_op333_load_state3 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_336 = (ap_predicate_op336_load_state3 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_339 = (ap_predicate_op339_load_state3 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_425 = (ap_predicate_op425_store_state6 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_430 = (ap_predicate_op430_store_state6 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_435 = (ap_predicate_op435_store_state6 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_440 = (ap_predicate_op440_store_state6 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_445 = (ap_predicate_op445_store_state6 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_450 = (ap_predicate_op450_store_state6 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_455 = (ap_predicate_op455_store_state6 == 1'b1);
end
always @ (*) begin
    ap_enable_operation_460 = (ap_predicate_op460_store_state6 == 1'b1);
end
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_enable_reg_pp0_iter0 = ap_start_int;
always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end
always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end
always @ (*) begin
    ap_enable_state6_pp0_iter5_stage0 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;
always @ (*) begin
    ap_predicate_op188_load_state2 = ((tmp_25_fu_1280_p3 == 1'd0) & (tmp_reg_2390 == 1'd1));
end
always @ (*) begin
    ap_predicate_op196_load_state2 = ((tmp_26_fu_1315_p3 == 1'd0) & (tmp_reg_2390 == 1'd1));
end
always @ (*) begin
    ap_predicate_op204_load_state2 = ((tmp_27_fu_1350_p3 == 1'd0) & (tmp_reg_2390 == 1'd1));
end
always @ (*) begin
    ap_predicate_op212_load_state2 = ((tmp_28_fu_1385_p3 == 1'd0) & (tmp_reg_2390 == 1'd1));
end
always @ (*) begin
    ap_predicate_op220_load_state2 = ((tmp_29_fu_1420_p3 == 1'd0) & (tmp_reg_2390 == 1'd1));
end
always @ (*) begin
    ap_predicate_op228_load_state2 = ((tmp_30_fu_1455_p3 == 1'd0) & (tmp_reg_2390 == 1'd1));
end
always @ (*) begin
    ap_predicate_op236_load_state2 = ((tmp_31_fu_1490_p3 == 1'd0) & (tmp_reg_2390 == 1'd1));
end
always @ (*) begin
    ap_predicate_op244_load_state2 = ((tmp_32_fu_1525_p3 == 1'd0) & (tmp_reg_2390 == 1'd1));
end
always @ (*) begin
    ap_predicate_op318_load_state3 = ((tmp_25_reg_2686 == 1'd0) & (tmp_reg_2390_pp0_iter1_reg == 1'd1));
end
always @ (*) begin
    ap_predicate_op321_load_state3 = ((tmp_26_reg_2697 == 1'd0) & (tmp_reg_2390_pp0_iter1_reg == 1'd1));
end
always @ (*) begin
    ap_predicate_op324_load_state3 = ((tmp_27_reg_2708 == 1'd0) & (tmp_reg_2390_pp0_iter1_reg == 1'd1));
end
always @ (*) begin
    ap_predicate_op327_load_state3 = ((tmp_28_reg_2719 == 1'd0) & (tmp_reg_2390_pp0_iter1_reg == 1'd1));
end
always @ (*) begin
    ap_predicate_op330_load_state3 = ((tmp_29_reg_2730 == 1'd0) & (tmp_reg_2390_pp0_iter1_reg == 1'd1));
end
always @ (*) begin
    ap_predicate_op333_load_state3 = ((tmp_30_reg_2741 == 1'd0) & (tmp_reg_2390_pp0_iter1_reg == 1'd1));
end
always @ (*) begin
    ap_predicate_op336_load_state3 = ((tmp_31_reg_2752 == 1'd0) & (tmp_reg_2390_pp0_iter1_reg == 1'd1));
end
always @ (*) begin
    ap_predicate_op339_load_state3 = ((tmp_32_reg_2763 == 1'd0) & (tmp_reg_2390_pp0_iter1_reg == 1'd1));
end
always @ (*) begin
    ap_predicate_op425_store_state6 = ((tmp_25_reg_2686_pp0_iter4_reg == 1'd0) & (tmp_reg_2390_pp0_iter4_reg == 1'd1));
end
always @ (*) begin
    ap_predicate_op430_store_state6 = ((tmp_26_reg_2697_pp0_iter4_reg == 1'd0) & (tmp_reg_2390_pp0_iter4_reg == 1'd1));
end
always @ (*) begin
    ap_predicate_op435_store_state6 = ((tmp_27_reg_2708_pp0_iter4_reg == 1'd0) & (tmp_reg_2390_pp0_iter4_reg == 1'd1));
end
always @ (*) begin
    ap_predicate_op440_store_state6 = ((tmp_28_reg_2719_pp0_iter4_reg == 1'd0) & (tmp_reg_2390_pp0_iter4_reg == 1'd1));
end
always @ (*) begin
    ap_predicate_op445_store_state6 = ((tmp_29_reg_2730_pp0_iter4_reg == 1'd0) & (tmp_reg_2390_pp0_iter4_reg == 1'd1));
end
always @ (*) begin
    ap_predicate_op450_store_state6 = ((tmp_30_reg_2741_pp0_iter4_reg == 1'd0) & (tmp_reg_2390_pp0_iter4_reg == 1'd1));
end
always @ (*) begin
    ap_predicate_op455_store_state6 = ((tmp_31_reg_2752_pp0_iter4_reg == 1'd0) & (tmp_reg_2390_pp0_iter4_reg == 1'd1));
end
always @ (*) begin
    ap_predicate_op460_store_state6 = ((tmp_32_reg_2763_pp0_iter4_reg == 1'd0) & (tmp_reg_2390_pp0_iter4_reg == 1'd1));
end
assign bitcast_ln78_1_fu_1049_p1 = trunc_ln78_5_reg_2437;
assign bitcast_ln78_2_fu_1052_p1 = trunc_ln78_6_reg_2442;
assign bitcast_ln78_3_fu_1055_p1 = trunc_ln78_7_reg_2447;
assign bitcast_ln78_4_fu_1058_p1 = trunc_ln78_8_reg_2452;
assign bitcast_ln78_5_fu_1061_p1 = trunc_ln78_9_reg_2457;
assign bitcast_ln78_fu_1046_p1 = trunc_ln78_4_reg_2432;
assign c_val_d0_u_10_fu_1966_p1 = local_C_5_q0[31:0];
assign c_val_d0_u_11_fu_2226_p3 = ((trunc_ln78_20_reg_2644_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d0_u_10_reg_2834_pp0_iter3_reg : c_val_d1_u_16_fu_2216_p1);
assign c_val_d0_u_12_fu_1980_p1 = local_C_6_q0[31:0];
assign c_val_d0_u_13_fu_2242_p3 = ((trunc_ln78_18_reg_2637_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d0_u_12_reg_2846_pp0_iter3_reg : c_val_d1_u_19_fu_2232_p1);
assign c_val_d0_u_14_fu_1994_p1 = local_C_7_q0[31:0];
assign c_val_d0_u_15_fu_2258_p3 = ((trunc_ln78_16_reg_2630_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d0_u_14_reg_2858_pp0_iter3_reg : c_val_d1_u_22_fu_2248_p1);
assign c_val_d0_u_1_fu_2146_p3 = ((trunc_ln77_reg_2679_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d0_u_reg_2774_pp0_iter3_reg : c_val_d1_u_1_fu_2136_p1);
assign c_val_d0_u_2_fu_1910_p1 = local_C_1_q0[31:0];
assign c_val_d0_u_3_fu_2162_p3 = ((trunc_ln78_28_reg_2672_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d0_u_2_reg_2786_pp0_iter3_reg : c_val_d1_u_4_fu_2152_p1);
assign c_val_d0_u_4_fu_1924_p1 = local_C_2_q0[31:0];
assign c_val_d0_u_5_fu_2178_p3 = ((trunc_ln78_26_reg_2665_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d0_u_4_reg_2798_pp0_iter3_reg : c_val_d1_u_7_fu_2168_p1);
assign c_val_d0_u_6_fu_1938_p1 = local_C_3_q0[31:0];
assign c_val_d0_u_7_fu_2194_p3 = ((trunc_ln78_24_reg_2658_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d0_u_6_reg_2810_pp0_iter3_reg : c_val_d1_u_10_fu_2184_p1);
assign c_val_d0_u_8_fu_1952_p1 = local_C_4_q0[31:0];
assign c_val_d0_u_9_fu_2210_p3 = ((trunc_ln78_22_reg_2651_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d0_u_8_reg_2822_pp0_iter3_reg : c_val_d1_u_13_fu_2200_p1);
assign c_val_d0_u_fu_1896_p1 = local_C_q0[31:0];
assign c_val_d1_u_10_fu_2184_p1 = grp_fu_434_p2;
assign c_val_d1_u_11_fu_2188_p3 = ((trunc_ln78_24_reg_2658_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d1_u_10_fu_2184_p1 : c_val_d1_u_9_reg_2816_pp0_iter3_reg);
assign c_val_d1_u_13_fu_2200_p1 = grp_fu_438_p2;
assign c_val_d1_u_14_fu_2204_p3 = ((trunc_ln78_22_reg_2651_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d1_u_13_fu_2200_p1 : c_val_d1_u_12_reg_2828_pp0_iter3_reg);
assign c_val_d1_u_16_fu_2216_p1 = grp_fu_442_p2;
assign c_val_d1_u_17_fu_2220_p3 = ((trunc_ln78_20_reg_2644_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d1_u_16_fu_2216_p1 : c_val_d1_u_15_reg_2840_pp0_iter3_reg);
assign c_val_d1_u_19_fu_2232_p1 = grp_fu_446_p2;
assign c_val_d1_u_1_fu_2136_p1 = grp_fu_422_p2;
assign c_val_d1_u_20_fu_2236_p3 = ((trunc_ln78_18_reg_2637_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d1_u_19_fu_2232_p1 : c_val_d1_u_18_reg_2852_pp0_iter3_reg);
assign c_val_d1_u_22_fu_2248_p1 = grp_fu_450_p2;
assign c_val_d1_u_23_fu_2252_p3 = ((trunc_ln78_16_reg_2630_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d1_u_22_fu_2248_p1 : c_val_d1_u_21_reg_2864_pp0_iter3_reg);
assign c_val_d1_u_2_fu_2140_p3 = ((trunc_ln77_reg_2679_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d1_u_1_fu_2136_p1 : c_val_d1_u_reg_2780_pp0_iter3_reg);
assign c_val_d1_u_4_fu_2152_p1 = grp_fu_426_p2;
assign c_val_d1_u_5_fu_2156_p3 = ((trunc_ln78_28_reg_2672_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d1_u_4_fu_2152_p1 : c_val_d1_u_3_reg_2792_pp0_iter3_reg);
assign c_val_d1_u_7_fu_2168_p1 = grp_fu_430_p2;
assign c_val_d1_u_8_fu_2172_p3 = ((trunc_ln78_26_reg_2665_pp0_iter3_reg[0:0] == 1'b1) ? c_val_d1_u_7_fu_2168_p1 : c_val_d1_u_6_reg_2804_pp0_iter3_reg);
assign cond_lvalue_i215_fu_2008_p3 = ((trunc_ln77_reg_2679_pp0_iter2_reg[0:0] == 1'b1) ? c_val_d1_u_reg_2780 : c_val_d0_u_reg_2774);
assign cond_lvalue_i_1220_fu_2024_p3 = ((trunc_ln78_28_reg_2672_pp0_iter2_reg[0:0] == 1'b1) ? c_val_d1_u_3_reg_2792 : c_val_d0_u_2_reg_2786);
assign cond_lvalue_i_2225_fu_2040_p3 = ((trunc_ln78_26_reg_2665_pp0_iter2_reg[0:0] == 1'b1) ? c_val_d1_u_6_reg_2804 : c_val_d0_u_4_reg_2798);
assign cond_lvalue_i_3230_fu_2056_p3 = ((trunc_ln78_24_reg_2658_pp0_iter2_reg[0:0] == 1'b1) ? c_val_d1_u_9_reg_2816 : c_val_d0_u_6_reg_2810);
assign cond_lvalue_i_4235_fu_2072_p3 = ((trunc_ln78_22_reg_2651_pp0_iter2_reg[0:0] == 1'b1) ? c_val_d1_u_12_reg_2828 : c_val_d0_u_8_reg_2822);
assign cond_lvalue_i_5240_fu_2088_p3 = ((trunc_ln78_20_reg_2644_pp0_iter2_reg[0:0] == 1'b1) ? c_val_d1_u_15_reg_2840 : c_val_d0_u_10_reg_2834);
assign cond_lvalue_i_6245_fu_2104_p3 = ((trunc_ln78_18_reg_2637_pp0_iter2_reg[0:0] == 1'b1) ? c_val_d1_u_18_reg_2852 : c_val_d0_u_12_reg_2846);
assign cond_lvalue_i_7250_fu_2120_p3 = ((trunc_ln78_16_reg_2630_pp0_iter2_reg[0:0] == 1'b1) ? c_val_d1_u_21_reg_2864 : c_val_d0_u_14_reg_2858);
assign elem_val_axv_1_fu_1043_p1 = trunc_ln78_3_reg_2427;
assign elem_val_axv_fu_1040_p1 = trunc_ln1_reg_2422;
assign empty_50_fu_2125_p1 = cond_lvalue_i_7250_fu_2120_p3;
assign empty_51_fu_2109_p1 = cond_lvalue_i_6245_fu_2104_p3;
assign empty_52_fu_2093_p1 = cond_lvalue_i_5240_fu_2088_p3;
assign empty_53_fu_2077_p1 = cond_lvalue_i_4235_fu_2072_p3;
assign empty_54_fu_2061_p1 = cond_lvalue_i_3230_fu_2056_p3;
assign empty_55_fu_2045_p1 = cond_lvalue_i_2225_fu_2040_p3;
assign empty_56_fu_2029_p1 = cond_lvalue_i_1220_fu_2024_p3;
assign empty_57_fu_2013_p1 = cond_lvalue_i215_fu_2008_p3;
assign fifo_aXvec_s_read_nbread_fu_280_p2_0 = fifo_aXvec_s_empty_n;
assign icmp_ln227_fu_476_p2 = (($signed(ap_sig_allocacmp_j_1) < $signed(empty)) ? 1'b1 : 1'b0);
assign j_2_fu_806_p2 = (ap_sig_allocacmp_j_1 + 32'd1);
assign local_C_1_address0 = zext_ln159_1_fu_1341_p1;
assign local_C_1_address1 = local_C_1_addr_reg_2701_pp0_iter4_reg;
assign local_C_1_d1 = {{c_val_d1_u_5_reg_2928}, {c_val_d0_u_3_reg_2933}};
assign local_C_2_address0 = zext_ln159_2_fu_1376_p1;
assign local_C_2_address1 = local_C_2_addr_reg_2712_pp0_iter4_reg;
assign local_C_2_d1 = {{c_val_d1_u_8_reg_2938}, {c_val_d0_u_5_reg_2943}};
assign local_C_3_address0 = zext_ln159_3_fu_1411_p1;
assign local_C_3_address1 = local_C_3_addr_reg_2723_pp0_iter4_reg;
assign local_C_3_d1 = {{c_val_d1_u_11_reg_2948}, {c_val_d0_u_7_reg_2953}};
assign local_C_4_address0 = zext_ln159_4_fu_1446_p1;
assign local_C_4_address1 = local_C_4_addr_reg_2734_pp0_iter4_reg;
assign local_C_4_d1 = {{c_val_d1_u_14_reg_2958}, {c_val_d0_u_9_reg_2963}};
assign local_C_5_address0 = zext_ln159_5_fu_1481_p1;
assign local_C_5_address1 = local_C_5_addr_reg_2745_pp0_iter4_reg;
assign local_C_5_d1 = {{c_val_d1_u_17_reg_2968}, {c_val_d0_u_11_reg_2973}};
assign local_C_6_address0 = zext_ln159_6_fu_1516_p1;
assign local_C_6_address1 = local_C_6_addr_reg_2756_pp0_iter4_reg;
assign local_C_6_d1 = {{c_val_d1_u_20_reg_2978}, {c_val_d0_u_13_reg_2983}};
assign local_C_7_address0 = zext_ln159_7_fu_1551_p1;
assign local_C_7_address1 = local_C_7_addr_reg_2767_pp0_iter4_reg;
assign local_C_7_d1 = {{c_val_d1_u_23_reg_2988}, {c_val_d0_u_15_reg_2993}};
assign local_C_address0 = zext_ln159_fu_1306_p1;
assign local_C_address1 = local_C_addr_reg_2690_pp0_iter4_reg;
assign local_C_d1 = {{c_val_d1_u_2_reg_2918}, {c_val_d0_u_1_reg_2923}};
assign select_ln78_10_fu_1152_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? trunc_ln78_11_reg_2527 : elem_i_val_row_sroa_1026_1_2_out_i);
assign select_ln78_11_fu_1162_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? elem_i_val_row_sroa_3_reg_2522 : elem_i_val_row_sroa_1026_0_2_out_i);
assign select_ln78_12_fu_1172_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? zext_ln78_3_fu_1025_p1 : elem_i_val_row_sroa_823_2_2_out_i);
assign select_ln78_13_fu_1179_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? trunc_ln78_10_reg_2512 : elem_i_val_row_sroa_823_1_2_out_i);
assign select_ln78_14_fu_1189_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? elem_i_val_row_sroa_2_reg_2507 : elem_i_val_row_sroa_823_0_2_out_i);
assign select_ln78_15_fu_1199_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? zext_ln78_2_fu_1022_p1 : elem_i_val_row_sroa_620_2_2_out_i);
assign select_ln78_16_fu_1206_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? trunc_ln78_s_reg_2497 : elem_i_val_row_sroa_620_1_2_out_i);
assign select_ln78_17_fu_1216_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? elem_i_val_row_sroa_1_reg_2492 : elem_i_val_row_sroa_620_0_2_out_i);
assign select_ln78_18_fu_1226_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? zext_ln78_1_fu_1019_p1 : elem_i_val_row_sroa_417_2_2_out_i);
assign select_ln78_19_fu_1233_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? trunc_ln78_2_reg_2482 : elem_i_val_row_sroa_417_1_2_out_i);
assign select_ln78_1_fu_1071_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? trunc_ln78_14_reg_2572 : elem_i_val_row_sroa_1635_1_2_out_i);
assign select_ln78_20_fu_1243_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? elem_i_val_row_sroa_s_reg_2477 : elem_i_val_row_sroa_417_0_2_out_i);
assign select_ln78_21_fu_1253_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? zext_ln78_fu_1016_p1 : elem_i_val_row_sroa_0_2_2_out_i);
assign select_ln78_22_fu_1260_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? trunc_ln78_1_reg_2467 : elem_i_val_row_sroa_0_1_2_out_i);
assign select_ln78_23_fu_1270_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? trunc_ln78_reg_2462 : elem_i_val_row_sroa_0_0_2_out_i);
assign select_ln78_2_fu_1081_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? elem_i_val_row_sroa_6_reg_2567 : elem_i_val_row_sroa_1635_0_2_out_i);
assign select_ln78_3_fu_1091_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? zext_ln78_6_fu_1034_p1 : elem_i_val_row_sroa_1432_2_2_out_i);
assign select_ln78_4_fu_1098_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? trunc_ln78_13_reg_2557 : elem_i_val_row_sroa_1432_1_2_out_i);
assign select_ln78_5_fu_1108_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? elem_i_val_row_sroa_5_reg_2552 : elem_i_val_row_sroa_1432_0_2_out_i);
assign select_ln78_6_fu_1118_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? zext_ln78_5_fu_1031_p1 : elem_i_val_row_sroa_1229_2_2_out_i);
assign select_ln78_7_fu_1125_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? trunc_ln78_12_reg_2542 : elem_i_val_row_sroa_1229_1_2_out_i);
assign select_ln78_8_fu_1135_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? elem_i_val_row_sroa_4_reg_2537 : elem_i_val_row_sroa_1229_0_2_out_i);
assign select_ln78_9_fu_1145_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? zext_ln78_4_fu_1028_p1 : elem_i_val_row_sroa_1026_2_2_out_i);
assign select_ln78_fu_1064_p3 = ((p_vld_reg_2394[0:0] == 1'b1) ? zext_ln78_7_fu_1037_p1 : elem_i_val_row_sroa_1635_2_2_out_i);
assign tmp_10_fu_1463_p4 = {{select_ln78_8_fu_1135_p3[7:1]}};
assign tmp_11_fu_1473_p3 = {{trunc_ln78_19_fu_1131_p1}, {tmp_10_fu_1463_p4}};
assign tmp_12_fu_1498_p4 = {{select_ln78_5_fu_1108_p3[7:1]}};
assign tmp_13_fu_1508_p3 = {{trunc_ln78_17_fu_1104_p1}, {tmp_12_fu_1498_p4}};
assign tmp_14_fu_1533_p4 = {{select_ln78_2_fu_1081_p3[7:1]}};
assign tmp_15_fu_1543_p3 = {{trunc_ln78_15_fu_1077_p1}, {tmp_14_fu_1533_p4}};
assign tmp_1_fu_1323_p4 = {{select_ln78_20_fu_1243_p3[7:1]}};
assign tmp_25_fu_1280_p3 = select_ln78_21_fu_1253_p3[32'd1];
assign tmp_26_fu_1315_p3 = select_ln78_18_fu_1226_p3[32'd1];
assign tmp_27_fu_1350_p3 = select_ln78_15_fu_1199_p3[32'd1];
assign tmp_28_fu_1385_p3 = select_ln78_12_fu_1172_p3[32'd1];
assign tmp_29_fu_1420_p3 = select_ln78_9_fu_1145_p3[32'd1];
assign tmp_2_fu_1333_p3 = {{trunc_ln78_27_fu_1239_p1}, {tmp_1_fu_1323_p4}};
assign tmp_30_fu_1455_p3 = select_ln78_6_fu_1118_p3[32'd1];
assign tmp_31_fu_1490_p3 = select_ln78_3_fu_1091_p3[32'd1];
assign tmp_32_fu_1525_p3 = select_ln78_fu_1064_p3[32'd1];
assign tmp_3_fu_1358_p4 = {{select_ln78_17_fu_1216_p3[7:1]}};
assign tmp_4_fu_1368_p3 = {{trunc_ln78_25_fu_1212_p1}, {tmp_3_fu_1358_p4}};
assign tmp_5_fu_1393_p4 = {{select_ln78_14_fu_1189_p3[7:1]}};
assign tmp_6_fu_1403_p3 = {{trunc_ln78_23_fu_1185_p1}, {tmp_5_fu_1393_p4}};
assign tmp_7_fu_1428_p4 = {{select_ln78_11_fu_1162_p3[7:1]}};
assign tmp_8_fu_1438_p3 = {{trunc_ln78_21_fu_1158_p1}, {tmp_7_fu_1428_p4}};
assign tmp_9_fu_1288_p4 = {{select_ln78_23_fu_1270_p3[7:1]}};
assign tmp_nbreadreq_fu_272_p3 = fifo_aXvec_s_empty_n;
assign tmp_s_fu_1298_p3 = {{trunc_ln78_29_fu_1266_p1}, {tmp_9_fu_1288_p4}};
assign trunc_ln77_fu_1276_p1 = select_ln78_23_fu_1270_p3[0:0];
assign trunc_ln78_15_fu_1077_p1 = select_ln78_1_fu_1071_p3[5:0];
assign trunc_ln78_16_fu_1087_p1 = select_ln78_2_fu_1081_p3[0:0];
assign trunc_ln78_17_fu_1104_p1 = select_ln78_4_fu_1098_p3[5:0];
assign trunc_ln78_18_fu_1114_p1 = select_ln78_5_fu_1108_p3[0:0];
assign trunc_ln78_19_fu_1131_p1 = select_ln78_7_fu_1125_p3[5:0];
assign trunc_ln78_20_fu_1141_p1 = select_ln78_8_fu_1135_p3[0:0];
assign trunc_ln78_21_fu_1158_p1 = select_ln78_10_fu_1152_p3[5:0];
assign trunc_ln78_22_fu_1168_p1 = select_ln78_11_fu_1162_p3[0:0];
assign trunc_ln78_23_fu_1185_p1 = select_ln78_13_fu_1179_p3[5:0];
assign trunc_ln78_24_fu_1195_p1 = select_ln78_14_fu_1189_p3[0:0];
assign trunc_ln78_25_fu_1212_p1 = select_ln78_16_fu_1206_p3[5:0];
assign trunc_ln78_26_fu_1222_p1 = select_ln78_17_fu_1216_p3[0:0];
assign trunc_ln78_27_fu_1239_p1 = select_ln78_19_fu_1233_p3[5:0];
assign trunc_ln78_28_fu_1249_p1 = select_ln78_20_fu_1243_p3[0:0];
assign trunc_ln78_29_fu_1266_p1 = select_ln78_22_fu_1260_p3[5:0];
assign trunc_ln78_fu_572_p1 = fifo_aXvec_s_dout[7:0];
assign zext_ln159_1_fu_1341_p1 = tmp_2_fu_1333_p3;
assign zext_ln159_2_fu_1376_p1 = tmp_4_fu_1368_p3;
assign zext_ln159_3_fu_1411_p1 = tmp_6_fu_1403_p3;
assign zext_ln159_4_fu_1446_p1 = tmp_8_fu_1438_p3;
assign zext_ln159_5_fu_1481_p1 = tmp_11_fu_1473_p3;
assign zext_ln159_6_fu_1516_p1 = tmp_13_fu_1508_p3;
assign zext_ln159_7_fu_1551_p1 = tmp_15_fu_1543_p3;
assign zext_ln159_fu_1306_p1 = tmp_s_fu_1298_p3;
assign zext_ln78_1_fu_1019_p1 = tmp_18_reg_2487;
assign zext_ln78_2_fu_1022_p1 = tmp_19_reg_2502;
assign zext_ln78_3_fu_1025_p1 = tmp_20_reg_2517;
assign zext_ln78_4_fu_1028_p1 = tmp_21_reg_2532;
assign zext_ln78_5_fu_1031_p1 = tmp_22_reg_2547;
assign zext_ln78_6_fu_1034_p1 = tmp_23_reg_2562;
assign zext_ln78_7_fu_1037_p1 = tmp_24_reg_2577;
assign zext_ln78_fu_1016_p1 = tmp_17_reg_2472;
endmodule