#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Dec 05 22:03:26 2016
# Process ID: 4776
# Current directory: C:/lab2_pwm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3356 C:\lab2_pwm\hw1_zybo.xpr
# Log file: C:/lab2_pwm/vivado.log
# Journal file: C:/lab2_pwm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/lab2_pwm/hw1_zybo.xpr
INFO: [Project 1-313] Project file moved from 'C:/hw1_zybo' since last save.
CRITICAL WARNING: [Project 1-19] Could not find the file 'Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/hw1_zybo/ZYBO_Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 810.668 ; gain = 157.551
update_compile_order -fileset sources_1
open_bd_design {C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_50M
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd>
INFO: [PS7-1] Applying Custom Preset Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/hw0_zybo/ZYBO_zynq_def.xml...
startgroup
set_property -dict [list CONFIG.PCW_IMPORT_BOARD_PRESET {Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/hw0_zybo/ZYBO_zynq_def.xml}] [get_bd_cells processing_system7_0]
INFO: [PS7-1] Applying Custom Preset Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/hw0_zybo/ZYBO_zynq_def.xml...
endgroup
update_files -from_files {{Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/hw0_zybo/ZYBO_Master.xdc}} -to_files {{Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/hw1_zybo/ZYBO_Master.xdc}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/hw1_zybo/ZYBO_Master.xdc' with file 'Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/hw0_zybo/ZYBO_Master.xdc'.
save_bd_design
Wrote  : <C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd> 
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_cells rst_processing_system7_0_50M]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports gpio_rtl]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
create_peripheral xilinx.com user test_core 1.0 -dir C:/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:test_core:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:test_core:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:test_core:1.0]
set_property  ip_repo_paths  C:/ip_repo/test_core_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/test_core_1.0'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:test_core:1.0 test_core_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins test_core_0/S00_AXI]
</test_core_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_test_core_0_S00_AXI_reg}]
make_wrapper -files [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -top
VHDL Output written to : C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd> 
add_files -norecurse C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] design_1_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_core_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
INFO: [HDL 9-1061] Parsing VHDL file "C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib [C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib [C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1]
[Mon Dec 05 22:17:50 2016] Launched synth_1...
Run output will be captured here: C:/lab2_pwm/hw1_zybo.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1042.254 ; gain = 44.500
launch_runs impl_1 -jobs 2
[Mon Dec 05 22:19:51 2016] Launched impl_1...
Run output will be captured here: C:/lab2_pwm/hw1_zybo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec 05 22:20:56 2016] Launched impl_1...
Run output will be captured here: C:/lab2_pwm/hw1_zybo.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/lab2_pwm/.Xil/Vivado-4776-WIN-2SLPOAULO3T/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [C:/lab2_pwm/.Xil/Vivado-4776-WIN-2SLPOAULO3T/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [C:/lab2_pwm/.Xil/Vivado-4776-WIN-2SLPOAULO3T/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/lab2_pwm/.Xil/Vivado-4776-WIN-2SLPOAULO3T/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.400 . Memory (MB): peak = 1239.090 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.400 . Memory (MB): peak = 1239.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1331.082 ; gain = 244.828
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/lab2_pwm/hw1_zybo.runs/impl_1/design_1_wrapper.sysdef C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
WARNING: [BD 41-1282] Ignoring parameter WIZ_DATA_WIDTH
WARNING: [BD 41-1282] Ignoring parameter WIZ_NUM_REG
WARNING: [BD 41-1282] Ignoring parameter WIZ_DATA_WIDTH
WARNING: [BD 41-1282] Ignoring parameter WIZ_NUM_REG
ipx::edit_ip_in_project -upgrade true -name test_core_v1_0_project -directory C:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project c:/ip_repo/test_core_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/test_core_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1722.609 ; gain = 15.227
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "c:/ip_repo/test_core_1.0/hdl/test_core_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/ip_repo/test_core_1.0/hdl/test_core_v1_0_S00_AXI.vhd:1]
[Mon Dec 05 23:06:30 2016] Launched synth_1...
Run output will be captured here: c:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project/test_core_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "c:/ip_repo/test_core_1.0/hdl/test_core_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/ip_repo/test_core_1.0/hdl/test_core_v1_0_S00_AXI.vhd:1]
[Mon Dec 05 23:09:18 2016] Launched synth_1...
Run output will be captured here: c:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project/test_core_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "c:/ip_repo/test_core_1.0/hdl/test_core_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/ip_repo/test_core_1.0/hdl/test_core_v1_0_S00_AXI.vhd:1]
[Mon Dec 05 23:10:25 2016] Launched synth_1...
Run output will be captured here: c:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project/test_core_v1_0_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon Dec 05 23:10:45 2016] Launched impl_1...
Run output will be captured here: c:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project/test_core_v1_0_project.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project/test_core_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 48.961 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 05 23:11:51 2016...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1877.313 ; gain = 0.000
update_ip_catalog -rebuild -repo_path c:/ip_repo/test_core_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/ip_repo/test_core_1.0'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_test_core_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:test_core:1.0 [get_ips  design_1_test_core_0_0] -log ip_upgrade.log
Upgrading 'C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_test_core_0_0 (test_core_v1.0 1.0) from revision 1 to revision 2
Wrote  : <C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/lab2_pwm/ip_upgrade.log'.
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/test_core_1.0'.
report_ip_status -name ip_status 
generate_target all [get_files  C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd]
VHDL Output written to : C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_core_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1904.199 ; gain = 26.887
export_ip_user_files -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/lab2_pwm/hw1_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/lab2_pwm/hw1_zybo.ip_user_files -ipstatic_source_dir C:/lab2_pwm/hw1_zybo.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib [C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib [C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1]
[Mon Dec 05 23:15:09 2016] Launched synth_1...
Run output will be captured here: C:/lab2_pwm/hw1_zybo.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Mon Dec 05 23:16:46 2016] Launched impl_1...
Run output will be captured here: C:/lab2_pwm/hw1_zybo.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec 05 23:19:28 2016] Launched impl_1...
Run output will be captured here: C:/lab2_pwm/hw1_zybo.runs/impl_1/runme.log
file copy -force C:/lab2_pwm/hw1_zybo.runs/impl_1/design_1_wrapper.sysdef C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/lab2_pwm/hw1_zybo.runs/impl_1/design_1_wrapper.sysdef C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name test_core_v1_0_project -directory C:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project c:/ip_repo/test_core_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/test_core_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project hw1_zybo
open_bd_design {C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd}
undo
INFO: [Common 17-17] undo 'current_project hw1_zybo'
current_project hw1_zybo
undo
INFO: [Common 17-17] undo 'current_project hw1_zybo'
current_project hw1_zybo
current_project test_core_v1_0_project
current_project hw1_zybo
current_project test_core_v1_0_project
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project/test_core_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 48.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 13:10:38 2016...
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1939.699 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name test_core_v1_0_project -directory C:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project c:/ip_repo/test_core_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/test_core_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1939.699 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project/test_core_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 48.703 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 13:13:30 2016...
close_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1939.699 ; gain = 0.000
update_ip_catalog -rebuild -repo_path c:/ip_repo/test_core_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/ip_repo/test_core_1.0'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_test_core_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:test_core:1.0 [get_ips  design_1_test_core_0_0] -log ip_upgrade.log
Upgrading 'C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_test_core_0_0 (test_core_v1.0 1.0) from revision 2 to revision 3
WARNING: [IP_Flow 19-4698] Upgrade has added port 'speed_out'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP design_1_test_core_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP design_1_test_core_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/lab2_pwm/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/lab2_pwm/ip_upgrade.log'.
generate_target all [get_files  C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd]
VHDL Output written to : C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_core_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1978.629 ; gain = 34.078
export_ip_user_files -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/lab2_pwm/hw1_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/lab2_pwm/hw1_zybo.ip_user_files -ipstatic_source_dir C:/lab2_pwm/hw1_zybo.ip_user_files/ipstatic -force -quiet
update_files -from_files {{Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/ZYBO_Master.xdc}} -to_files {{Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/hw0_zybo/ZYBO_Master.xdc}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/hw0_zybo/ZYBO_Master.xdc' with file 'Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/ZYBO_Master.xdc'.
startgroup
create_bd_port -dir O speed_out
connect_bd_net [get_bd_pins /test_core_0/speed_out] [get_bd_ports speed_out]
endgroup
generate_target all [get_files  C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd]
VHDL Output written to : C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_core_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1996.477 ; gain = 17.848
export_ip_user_files -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/lab2_pwm/hw1_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/lab2_pwm/hw1_zybo.ip_user_files -ipstatic_source_dir C:/lab2_pwm/hw1_zybo.ip_user_files/ipstatic -force -quiet
ipx::edit_ip_in_project -upgrade true -name test_core_v1_0_project -directory C:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project c:/ip_repo/test_core_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/test_core_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project hw1_zybo
current_project test_core_v1_0_project
current_project hw1_zybo
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project test_core_v1_0_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project/test_core_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 48.891 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 14:13:17 2016...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2014.500 ; gain = 0.000
update_ip_catalog -rebuild -repo_path c:/ip_repo/test_core_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/ip_repo/test_core_1.0'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_test_core_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:test_core:1.0 [get_ips  design_1_test_core_0_0] -log ip_upgrade.log
Upgrading 'C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_test_core_0_0 (test_core_v1.0 1.0) from revision 3 to revision 4
Wrote  : <C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/lab2_pwm/ip_upgrade.log'.
generate_target all [get_files  C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd]
VHDL Output written to : C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_core_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2037.090 ; gain = 22.590
export_ip_user_files -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/lab2_pwm/hw1_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/lab2_pwm/hw1_zybo.ip_user_files -ipstatic_source_dir C:/lab2_pwm/hw1_zybo.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib [C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib [C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/ip/design_1_test_core_0_0/synth/design_1_test_core_0_0.vhd" into library xil_defaultlib [c:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/ip/design_1_test_core_0_0/synth/design_1_test_core_0_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/ipshared/xilinx.com/test_core_v1_0/hdl/test_core_v1_0.vhd" into library xil_defaultlib [c:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/ipshared/xilinx.com/test_core_v1_0/hdl/test_core_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/ipshared/xilinx.com/test_core_v1_0/hdl/test_core_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/ipshared/xilinx.com/test_core_v1_0/hdl/test_core_v1_0_S00_AXI.vhd:1]
[Fri Dec 09 14:14:01 2016] Launched synth_1...
Run output will be captured here: C:/lab2_pwm/hw1_zybo.runs/synth_1/runme.log
ipx::edit_ip_in_project -upgrade true -name test_core_v1_0_project -directory C:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project c:/ip_repo/test_core_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/test_core_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2037.090 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project hw1_zybo
current_project test_core_v1_0_project
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project/test_core_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 49.328 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 09 14:17:41 2016...
close_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2037.090 ; gain = 0.000
update_ip_catalog -rebuild -repo_path c:/ip_repo/test_core_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/ip_repo/test_core_1.0'
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_test_core_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:test_core:1.0 [get_ips  design_1_test_core_0_0] -log ip_upgrade.log
Upgrading 'C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_test_core_0_0 (test_core_v1.0 1.0) from revision 4 to revision 5
Wrote  : <C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/lab2_pwm/ip_upgrade.log'.
generate_target all [get_files  C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd]
VHDL Output written to : C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.vhd
VHDL Output written to : C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_core_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
generate_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2052.945 ; gain = 15.855
export_ip_user_files -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/lab2_pwm/hw1_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/lab2_pwm/hw1_zybo.ip_user_files -ipstatic_source_dir C:/lab2_pwm/hw1_zybo.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" into library xil_defaultlib [C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.vhd" into library xil_defaultlib [C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/ip/design_1_test_core_0_0/synth/design_1_test_core_0_0.vhd" into library xil_defaultlib [c:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/ip/design_1_test_core_0_0/synth/design_1_test_core_0_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/ipshared/xilinx.com/test_core_v1_0/hdl/test_core_v1_0.vhd" into library xil_defaultlib [c:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/ipshared/xilinx.com/test_core_v1_0/hdl/test_core_v1_0.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/ipshared/xilinx.com/test_core_v1_0/hdl/test_core_v1_0_S00_AXI.vhd" into library xil_defaultlib [c:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/ipshared/xilinx.com/test_core_v1_0/hdl/test_core_v1_0_S00_AXI.vhd:1]
[Fri Dec 09 14:18:33 2016] Launched synth_1...
Run output will be captured here: C:/lab2_pwm/hw1_zybo.runs/synth_1/runme.log
ipx::edit_ip_in_project -upgrade true -name test_core_v1_0_project -directory C:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project c:/ip_repo/test_core_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ip_repo/test_core_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project hw1_zybo
current_project test_core_v1_0_project
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project/test_core_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 48.707 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 12 17:56:56 2016...
close_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2255.203 ; gain = 0.000
