INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'leova' on host 'msi' (Windows NT_amd64 version 6.2) on Thu Oct 05 19:38:26 +0300 2023
INFO: [HLS 200-10] In directory 'C:/Xilinx_trn/HLS2023/lab3_z0'
Sourcing Tcl script 'C:/Xilinx_trn/HLS2023/lab3_z0/adders_io_prj/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project adders_io_prj 
INFO: [HLS 200-10] Opening project 'C:/Xilinx_trn/HLS2023/lab3_z0/adders_io_prj'.
INFO: [HLS 200-1510] Running: set_top adders_io 
INFO: [HLS 200-1510] Running: add_files adders_io.c 
INFO: [HLS 200-10] Adding design file 'adders_io.c' to the project
INFO: [HLS 200-1510] Running: add_files -tb adders_io_test.c -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'adders_io_test.c' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/Xilinx_trn/HLS2023/lab3_z0/adders_io_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 0.5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 0.5 -name default 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_vld adders_io in1 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_ack adders_io in2 
INFO: [HLS 200-1510] Running: set_directive_interface -mode ap_hs adders_io in_out1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 999.535 MB.
INFO: [HLS 200-10] Analyzing design file 'adders_io.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.246 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.609 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'adders_io' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adders_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-1015] Estimated delay Estimated delay (0.731ns)  of 'add' operation ('add_ln50', adders_io.c:50) exceeds the target cycle time (target cycle time: 0.5ns, clock uncertainty: 0.135ns, effective cycle time: 0.365ns).

Resolution: For help on HLS 200-1015 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1015.html
WARNING: [HLS 200-871] Estimated clock period (0.731ns) exceeds the target (target clock period: 0.5ns, clock uncertainty: 0.135ns, effective delay budget: 0.365ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'adders_io' consists of the following:	wire read operation ('in2', adders_io.c:48) on port 'in2' (adders_io.c:48) [11]  (0 ns)
	'add' operation ('add_ln50', adders_io.c:50) [14]  (0.731 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adders_io' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'adders_io/in1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adders_io/in2' to 'ap_ack'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adders_io/in_out1' to 'ap_hs' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'adders_io' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'add_32ns_32ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'adders_io'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'adders_io_add_32ns_32ns_32_1_1_AddSub_DSP_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.076 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for adders_io.
INFO: [VLOG 209-307] Generating Verilog RTL for adders_io.
INFO: [HLS 200-789] **** Estimated Fmax: 1367.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.765 seconds; current allocated memory: 116.043 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 0 seconds. Total elapsed time: 10.882 seconds; peak allocated memory: 1.076 GB.
