---
coverY: 0
---

# 课程要求

```verilog
// Some code
always@(posedge clk or negedge rst_n) begin
    if(!rst_n)
        a <= 3'b0;
    else a <= 
end
```

### **SHA256 编解码模块**

### **片上网络 (Network-on-Chip, NoC)**&#x20;

### **运动估计**

### **卷积神经网络 (Convolutional Neural Networks, CNN)**&#x20;

