// Seed: 2254715586
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5;
  always @(1'h0) begin : LABEL_0
    id_2 <= 1;
  end
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri0  id_1
    , id_4,
    output logic id_2
);
  tri0 id_6;
  wor id_7, id_8;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_8
  );
  wand id_9 = 1;
  logic
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40 = 1'h0;
  always @(posedge 1) begin : LABEL_0
    id_14 = id_11;
    id_4 <= id_11;
  end
  assign id_34 = 1;
  assign id_2  = id_12;
endmodule
