Source Block: hdl/projects/ad9213_dual_ebz/s10soc/system_top.v@237:249@HdlStmFor
  // system reset is a combination of external reset, HPS reset and S10 init
  // done reset
  assign sys_resetn_s = fpga_resetn & ~h2f_reset_s & ~ninit_done_s;

 genvar i;
 for (i = 0; i < 512; i = i + 16) begin
    assign adc_data[(2*i)+31:(2*i)] ={adc_data_1_swap[i+15:i],adc_data_0_swap[i+15:i]};
 end

 always @(posedge rx_device_clk_0) begin
   adc_swap_d1 <= adc_swap;
   adc_swap_d2 <= adc_swap_d1;


Diff Content:
- 242  for (i = 0; i < 512; i = i + 16) begin
- 244  end
+ 242   genvar i;
+ 242   for (i = 0; i < 512; i = i + 16) begin

Clone Blocks:
Clone Blocks 1:
hdl/projects/ad9213_dual_ebz/s10soc/system_top.v@234:244
  assign ltc_sdo_s = (ltc_csn == 2'b10) ? ltc6952_sdo :
                     (ltc_csn == 2'b01) ? ltc6946_sdo : 1'b0;

  // system reset is a combination of external reset, HPS reset and S10 init
  // done reset
  assign sys_resetn_s = fpga_resetn & ~h2f_reset_s & ~ninit_done_s;

 genvar i;
 for (i = 0; i < 512; i = i + 16) begin
    assign adc_data[(2*i)+31:(2*i)] ={adc_data_1_swap[i+15:i],adc_data_0_swap[i+15:i]};
 end

Clone Blocks 2:
hdl/projects/ad9213_dual_ebz/s10soc/system_top.v@236:246

  // system reset is a combination of external reset, HPS reset and S10 init
  // done reset
  assign sys_resetn_s = fpga_resetn & ~h2f_reset_s & ~ninit_done_s;

 genvar i;
 for (i = 0; i < 512; i = i + 16) begin
    assign adc_data[(2*i)+31:(2*i)] ={adc_data_1_swap[i+15:i],adc_data_0_swap[i+15:i]};
 end

 always @(posedge rx_device_clk_0) begin

