library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity pb_pwm is
  port (clk, reset  : in std_logic;
        pwm_in      : in std_logic_vector(9 downto 0);
        pwm_out     : out std_logic;
        pwm_en      : in std_logic);
end pb_encoder;

architecture behaviour of pb_encoder is
