# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do AhmetYigitProject03_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/AhmetYigitProject03/src {C:/AhmetYigitProject03/src/Alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:29 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AhmetYigitProject03/src" C:/AhmetYigitProject03/src/Alu.v 
# -- Compiling module Alu
# 
# Top level modules:
# 	Alu
# End time: 15:48:29 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AhmetYigitProject03/src {C:/AhmetYigitProject03/src/And_32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:29 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AhmetYigitProject03/src" C:/AhmetYigitProject03/src/And_32Bit.v 
# -- Compiling module And_32Bit
# 
# Top level modules:
# 	And_32Bit
# End time: 15:48:29 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AhmetYigitProject03/src {C:/AhmetYigitProject03/src/FullAdder_4Bit_CLA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:29 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AhmetYigitProject03/src" C:/AhmetYigitProject03/src/FullAdder_4Bit_CLA.v 
# -- Compiling module FullAdder_4Bit_CLA
# 
# Top level modules:
# 	FullAdder_4Bit_CLA
# End time: 15:48:29 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AhmetYigitProject03/src {C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:29 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AhmetYigitProject03/src" C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v 
# -- Compiling module FullAdder_16Bit_CLA
# 
# Top level modules:
# 	FullAdder_16Bit_CLA
# End time: 15:48:29 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AhmetYigitProject03/src {C:/AhmetYigitProject03/src/FullAdder_32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:29 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AhmetYigitProject03/src" C:/AhmetYigitProject03/src/FullAdder_32Bit.v 
# -- Compiling module FullAdder_32Bit
# 
# Top level modules:
# 	FullAdder_32Bit
# End time: 15:48:29 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AhmetYigitProject03/src {C:/AhmetYigitProject03/src/LessThan_32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:29 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AhmetYigitProject03/src" C:/AhmetYigitProject03/src/LessThan_32Bit.v 
# -- Compiling module LessThan_32Bit
# 
# Top level modules:
# 	LessThan_32Bit
# End time: 15:48:29 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AhmetYigitProject03/src {C:/AhmetYigitProject03/src/Mod_32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:29 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AhmetYigitProject03/src" C:/AhmetYigitProject03/src/Mod_32Bit.v 
# -- Compiling module Mod_32Bit
# 
# Top level modules:
# 	Mod_32Bit
# End time: 15:48:29 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AhmetYigitProject03/src {C:/AhmetYigitProject03/src/Mod_cu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:30 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AhmetYigitProject03/src" C:/AhmetYigitProject03/src/Mod_cu.v 
# -- Compiling module Mod_cu
# 
# Top level modules:
# 	Mod_cu
# End time: 15:48:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AhmetYigitProject03/src {C:/AhmetYigitProject03/src/Mod_dp.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:30 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AhmetYigitProject03/src" C:/AhmetYigitProject03/src/Mod_dp.v 
# -- Compiling module Mod_dp
# 
# Top level modules:
# 	Mod_dp
# End time: 15:48:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AhmetYigitProject03/src {C:/AhmetYigitProject03/src/Mux8x1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:30 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AhmetYigitProject03/src" C:/AhmetYigitProject03/src/Mux8x1.v 
# -- Compiling module Mux8x1
# 
# Top level modules:
# 	Mux8x1
# End time: 15:48:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AhmetYigitProject03/src {C:/AhmetYigitProject03/src/Nor_32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:30 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AhmetYigitProject03/src" C:/AhmetYigitProject03/src/Nor_32Bit.v 
# -- Compiling module Nor_32Bit
# 
# Top level modules:
# 	Nor_32Bit
# End time: 15:48:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AhmetYigitProject03/src {C:/AhmetYigitProject03/src/Or_32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:30 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AhmetYigitProject03/src" C:/AhmetYigitProject03/src/Or_32Bit.v 
# -- Compiling module Or_32Bit
# 
# Top level modules:
# 	Or_32Bit
# End time: 15:48:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AhmetYigitProject03/src {C:/AhmetYigitProject03/src/Substract_32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:30 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AhmetYigitProject03/src" C:/AhmetYigitProject03/src/Substract_32Bit.v 
# -- Compiling module Substract_32Bit
# -- Compiling module Inverter
# 
# Top level modules:
# 	Substract_32Bit
# End time: 15:48:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/AhmetYigitProject03/src {C:/AhmetYigitProject03/src/Xor_32Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:30 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AhmetYigitProject03/src" C:/AhmetYigitProject03/src/Xor_32Bit.v 
# -- Compiling module Xor_32Bit
# 
# Top level modules:
# 	Xor_32Bit
# End time: 15:48:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/AhmetYigitProject03/src {C:/AhmetYigitProject03/src/Alu_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:30 on Dec 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/AhmetYigitProject03/src" C:/AhmetYigitProject03/src/Alu_tb.v 
# -- Compiling module Alu_tb
# 
# Top level modules:
# 	Alu_tb
# End time: 15:48:30 on Dec 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Alu_tb 
# Start time: 15:48:30 on Dec 10,2023
# Loading work.Alu_tb
# Loading work.Alu
# Loading work.And_32Bit
# Loading work.Or_32Bit
# Loading work.Xor_32Bit
# Loading work.Nor_32Bit
# Loading work.LessThan_32Bit
# Loading work.Substract_32Bit
# Loading work.Inverter
# Loading work.FullAdder_32Bit
# Loading work.FullAdder_16Bit_CLA
# Loading work.FullAdder_4Bit_CLA
# Loading work.Mod_32Bit
# Loading work.Mod_cu
# Loading work.Mod_dp
# Loading work.Mux8x1
# ** Warning: (vsim-3015) C:/AhmetYigitProject03/src/Alu.v(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'LessThan'. The port definition is at: C:/AhmetYigitProject03/src/LessThan_32Bit.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /Alu_tb/alu_inst/lt1 File: C:/AhmetYigitProject03/src/LessThan_32Bit.v
# ** Warning: (vsim-3015) C:/AhmetYigitProject03/src/FullAdder_32Bit.v(5): [PCDPC] - Port size (7) does not match connection size (4) for port 'C'. The port definition is at: C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Alu_tb/alu_inst/lt1/sub/fa/u0 File: C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v
# ** Warning: (vsim-3015) C:/AhmetYigitProject03/src/FullAdder_32Bit.v(6): [PCDPC] - Port size (7) does not match connection size (3) for port 'C'. The port definition is at: C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Alu_tb/alu_inst/lt1/sub/fa/u1 File: C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v
# ** Warning: (vsim-3015) C:/AhmetYigitProject03/src/FullAdder_32Bit.v(5): [PCDPC] - Port size (7) does not match connection size (4) for port 'C'. The port definition is at: C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Alu_tb/alu_inst/fa1/u0 File: C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v
# ** Warning: (vsim-3015) C:/AhmetYigitProject03/src/FullAdder_32Bit.v(6): [PCDPC] - Port size (7) does not match connection size (3) for port 'C'. The port definition is at: C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Alu_tb/alu_inst/fa1/u1 File: C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v
# ** Warning: (vsim-3015) C:/AhmetYigitProject03/src/FullAdder_32Bit.v(5): [PCDPC] - Port size (7) does not match connection size (4) for port 'C'. The port definition is at: C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Alu_tb/alu_inst/sub1/fa/u0 File: C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v
# ** Warning: (vsim-3015) C:/AhmetYigitProject03/src/FullAdder_32Bit.v(6): [PCDPC] - Port size (7) does not match connection size (3) for port 'C'. The port definition is at: C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Alu_tb/alu_inst/sub1/fa/u1 File: C:/AhmetYigitProject03/src/FullAdder_16Bit_CLA.v
# ** Warning: (vsim-3015) C:/AhmetYigitProject03/src/Mod_32Bit.v(24): [PCDPC] - Port size (2) does not match connection size (1) for port 'state'. The port definition is at: C:/AhmetYigitProject03/src/Mod_dp.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /Alu_tb/alu_inst/mod1/datapath File: C:/AhmetYigitProject03/src/Mod_dp.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Selection = 000 A = 00000000000000000000000001100100, B = 00000000000000000000000000111100, Cin = 0, Result = 00000000000000000000000000100100, Cout = 0
# Selection = 001 A = 00000000000000000000000001100100, B = 00000000000000000000000000111100, Cin = 0, Result = 00000000000000000000000001111100, Cout = 0
# Selection = 010 A = 00000000000000000000000001100100, B = 00000000000000000000000000111100, Cin = 0, Result = 00000000000000000000000001011000, Cout = 0
# Selection = 011 A = 00000000000000000000000001100100, B = 00000000000000000000000000111100, Cin = 0, Result = 11111111111111111111111110000011, Cout = 0
# Selection = 100 A = 00000000000000000000000001100100, B = 00000000000000000000000000111100, Cin = 0, Result = zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz0, Cout = 0
# Selection = 101 A = 00000000000000000000000001100100, B = 00000000000000000000000000111100, Cin = 0, Result = 00000000000000000000000010100000, Cout = 0
# Selection = 110 A = 00000000000000000000000001100100, B = 00000000000000000000000000111100, Cin = 0, Result = 00000000000000000000000000101000, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000111100, Cin = 0, Result = 00000000000000000000000000000000, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000000000000, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000001100100, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000001011110, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000001011000, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000001010010, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000001001100, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000001000110, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000001000000, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000000111010, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000000110100, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000000101110, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000000101000, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000000100010, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000000011100, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000000010110, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000000010000, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000000001010, Cout = 0
# Selection = 111 A = 00000000000000000000000001100100, B = 00000000000000000000000000000110, Cin = 0, Result = 00000000000000000000000000000100, Cout = 0
# ** Note: $finish    : C:/AhmetYigitProject03/src/Alu_tb.v(75)
#    Time: 12560 ps  Iteration: 0  Instance: /Alu_tb
# 1
# Break in Module Alu_tb at C:/AhmetYigitProject03/src/Alu_tb.v line 75
# End time: 15:49:36 on Dec 10,2023, Elapsed time: 0:01:06
# Errors: 0, Warnings: 8
