m255
K4
z2
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/sim/work
T_opt
!s110 1547219164
VEhd^KfTjPn91UZZn1<A]i0
04 6 4 work tb_Top fast 0
=1-5cf9dd6f8155-5c38b0dc-14cde-60aa
o-quiet -auto_acc_if_foreign -work work -L altera_lnsim_ver
tCvgOpt 0 Stats "none"
n@_opt
OL;O;10.7a;67
R0
vasync_fifo
Z1 DXx6 sv_std 3 std 0 22 >9az<^>2ff9DAl3OFGaAf1
Z2 !s110 1546957673
!i10b 1
!s100 N>0SK=6iJBzK1[g=No2OQ2
IBU4DSGoD3eY30GlLTBGW[3
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 async_fifo_sv_unit
S1
R0
Z4 w1545056987
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/async_fifo.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/async_fifo.sv
L0 25
Z5 OL;L;10.7a;67
r1
!s85 0
31
Z6 !s108 1546957673.000000
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/async_fifo.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/async_fifo.sv|
!i113 0
Z7 o+acc -timescale 1ns/1ps -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 +acc -timescale 1ns/1ps +define+IMAGE_FILE=\"/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex\" +define+SIMULATION -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 tCvgOpt 0
Yavl_if
R1
R2
!i10b 1
!s100 j>nzUh@fHG^YWW_TO8;4;1
I2KcXE1oV[QW0LGkz6To=M3
R3
!s105 avl_if_sv_unit
S1
R0
R4
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/avl_if.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/avl_if.sv
L0 4
R5
r1
!s85 0
31
Z10 !s108 1546957672.000000
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/avl_if.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/avl_if.sv|
!i113 0
R7
R8
R9
Yavlst_if
R1
Z11 !s110 1546957672
!i10b 1
!s100 Qg>O_WoI7nUf;`]iAD7Oz2
IE:SB2jAWH^H9QPf>MWbdJ2
R3
!s105 avlst_if_sv_unit
S1
R0
R4
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/avlst_if.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/avlst_if.sv
L0 4
R5
r1
!s85 0
31
R10
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/avlst_if.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/avlst_if.sv|
!i113 0
R7
R8
R9
vhw_support
R1
R2
!i10b 1
!s100 2HN_hM>2[Pbng7caA2<DH1
I`>G?2SK0T7jhYj1o3A9>32
R3
!s105 hw_support_sv_unit
S1
R0
R4
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv
L0 7
R5
r1
!s85 0
31
R6
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/hws/hw_support.sv|
!i113 0
R7
R8
R9
Yhws_if
R1
R2
!i10b 1
!s100 nob?H0`S3k:<n8`8Se0DO0
Io8HI;_L[k5G48142oS84`3
R3
!s105 hws_if_sv_unit
S1
R0
R4
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/hws_if.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/hws_if.sv
L0 2
R5
r1
!s85 0
31
R6
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/hws_if.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/hws_if.sv|
!i113 0
R7
R8
R9
Xpkg_vga
R1
R2
!i10b 1
!s100 O6d<DjR0Nc8PMKzUQHSA`0
IQfjETM03ce^[f3a:JB<_43
VQfjETM03ce^[f3a:JB<_43
S1
R0
Z12 w1545056986
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/pkg_vga.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/pkg_vga.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/pkg_vga.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/pkg_vga.sv|
!i113 0
R7
R8
R9
vram
R1
Z13 !s110 1546957674
!i10b 1
!s100 WW6b:XPC[D]ZoWazi`k@Z2
I^fE:PbEB8zS]KW7DIT7g21
R3
!s105 ram_sv_unit
S1
R0
R12
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/ram.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/ram.sv
L0 1
R5
r1
!s85 0
31
Z14 !s108 1546957674.000000
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/ram.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/ram.sv|
!i113 0
R7
R8
R9
4screen
R1
Z15 DXx4 work 7 pkg_vga 0 22 QfjETM03ce^[f3a:JB<_43
DXx4 work 14 screen_sv_unit 0 22 FKF9hODoXgN4:>Ege2?aJ0
R3
r1
!s85 0
31
!i10b 1
!s100 N`?2fob>OP@4DHTzNZX=e2
IAZA_8@nIemJT@UPaIGz`Y2
!s105 screen_sv_unit
S1
R0
R12
Z16 8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/screen.sv
Z17 F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/screen.sv
L0 42
R5
31
R6
Z18 !s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/screen.sv|
Z19 !s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/screen.sv|
!i113 0
R7
R8
R9
Xscreen_sv_unit
R1
R15
VFKF9hODoXgN4:>Ege2?aJ0
r1
!s85 0
31
!i10b 1
!s100 AP]<M1>_7_c9BKghYL`dm2
IFKF9hODoXgN4:>Ege2?aJ0
!i103 1
S1
R0
R12
R16
R17
L0 7
R5
31
R6
R18
R19
!i113 0
R7
R8
R9
vsim_hw_support
R1
R2
!i10b 1
!s100 3Ka<LCCb;S`7o[d6[ajd32
I^2R^XV5UMA]SFbdSKg^Va1
R3
!s105 sim_hw_support_sv_unit
S1
R0
w1545814739
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/sim_hw_support.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/sim_hw_support.sv
L0 9
R5
r1
!s85 0
31
R6
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/sim_hw_support.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/sim_hw_support.sv|
!i113 0
R7
R8
R9
vsync_fifo
R1
R2
!i10b 1
!s100 I7eFKK8g;G=DWc0Fz:zQL0
IFW>GTQTL^UU]W?2kj@T?Q0
R3
!s105 sync_fifo_sv_unit
S1
R0
R4
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/sync_fifo.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/sync_fifo.sv
L0 2
R5
r1
!s85 0
31
R6
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/sync_fifo.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/fifos/sync_fifo.sv|
!i113 0
R7
R8
R9
vsys_pll
R13
!i10b 1
!s100 EgDaPPY[;0PS5VGnE0K_V0
I6DL<iG][LTY8fUbUAHced1
R3
R0
R4
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll.v
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll.v
L0 8
R5
r1
!s85 0
31
R14
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll.v|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll.v|
!i113 0
R7
R8
R9
vsys_pll_0002
R13
!i10b 1
!s100 Hk5H5GzZ51YEK5HB5jhG`0
Ij6]_751<aiHU1;3SjGVYX3
R3
R0
R4
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll/sys_pll_0002.v
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll/sys_pll_0002.v
L0 2
R5
r1
!s85 0
31
R14
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll/sys_pll_0002.v|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/sys_pll/sys_pll/sys_pll_0002.v|
!i113 0
R7
R8
R9
vtb_Top
R1
Z20 !s110 1547219838
!i10b 1
!s100 ^DF8?bVYo0z4gX8]SNHCz1
IiGmTj<Y9XOfQ`K<?B_zN51
R3
!s105 tb_Top_sv_unit
S1
R0
w1547219653
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/tb_Top.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/tb_Top.sv
L0 5
R5
r1
!s85 0
31
Z21 !s108 1547219838.000000
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/tb_Top.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/tb_Top.sv|
!i113 0
R7
R8
R9
ntb_@top
vTop
R1
!s110 1547216989
!i10b 1
!s100 _`[:XT3D13n306PWlEAK22
IBTJST:5@W0g583UK<CPUj1
R3
!s105 Top_sv_unit
S1
R0
w1547216740
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv
L0 3
R5
r1
!s85 0
31
!s108 1547216989.000000
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/Top.sv|
!i113 0
R7
R8
R9
n@top
vtpg_video
R1
R2
!i10b 1
!s100 hbg5MScmNQ6cIb[]@D=bc3
I32JSX`<;AT@K36?lV2j781
R3
!s105 tpg_video_sv_unit
S1
R0
R12
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/tpg_video.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/tpg_video.sv
L0 28
R5
r1
!s85 0
31
R6
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/tpg_video.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/tpg_video.sv|
!i113 0
R7
R8
R9
vvga
R1
R20
!i10b 1
!s100 ^Sd_NdTT9o[JZChWCTgMW0
IWWC848d3zhPVOLmo_b4X]3
R3
!s105 vga_sv_unit
S1
R0
w1547219832
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/vga.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/vga.sv
L0 1
R5
r1
!s85 0
31
R21
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/vga.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/src/vga.sv|
!i113 0
R7
R8
R9
Yvideo_if
R1
R11
!i10b 1
!s100 :WhhHFW9UM8G9V;;8C?F?1
Icmz6ZTjPJALnfdo24emd;0
R3
!s105 video_if_sv_unit
S1
R0
R4
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/video_if.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/video_if.sv
L0 3
R5
r1
!s85 0
31
R10
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/video_if.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/video_if.sv|
!i113 0
R7
R8
R9
vwb_ram_ctl
R1
R2
!i10b 1
!s100 =;1;[2[D<UZKn9Af@n5Ya2
IH`H>[mMo@NOYUY^`<:KAn3
R3
!s105 wb_ram_ctl_sv_unit
S1
R0
R12
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/wb_ram_ctl.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/wb_ram_ctl.sv
L0 5
R5
r1
!s85 0
31
R6
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/wb_ram_ctl.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/wb_ram_ctl.sv|
!i113 0
R7
R8
R9
Ywshb_if
R1
R11
!i10b 1
!s100 A?i]hlZ7@^fi3VV;maG:M0
IWgXV`]REIA6>h<bGn;bJj1
R3
!s105 wshb_if_sv_unit
S1
R0
R4
8/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv
F/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv
L0 27
R5
r1
!s85 0
31
R10
!s107 /cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv|
!s90 +acc|-l|comp.log|-timescale|1ns/1ps|+define+IMAGE_FILE="/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/SoCFPGA/tb_src/image.hex"|+define+SIMULATION|/cal/homes/lhoustau/workspace/2A/SE/SE204/maxime-lhoustau/ips/interfaces/wshb_if.sv|
!i113 0
R7
R8
R9
