# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Nov 8 2023 16:58:31

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top_pll_inst_pll/PLLOUTGLOBAL
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top_pll_inst_pll/PLLOUTGLOBAL:R vs. Clock_divider|clock_out_derived_clock:R)
		5.2::Critical Path Report for (top_pll_inst_pll/PLLOUTGLOBAL:R vs. Clock_divider|clock_out_derived_clock:F)
		5.3::Critical Path Report for (top_pll_inst_pll/PLLOUTGLOBAL:R vs. top_pll_inst_pll/PLLOUTGLOBAL:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: PLLOUTCORE
			6.2.2::Path details for port: PLLOUTGLOBAL
			6.2.3::Path details for port: led6
			6.2.4::Path details for port: led7
			6.2.5::Path details for port: led8
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: PLLOUTCORE
			6.5.2::Path details for port: PLLOUTGLOBAL
			6.5.3::Path details for port: led6
			6.5.4::Path details for port: led7
			6.5.5::Path details for port: led8
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock  | N/A                    | Target: 105.71 MHz   | 
Clock: top_pll_inst_pll/PLLOUTCORE            | N/A                    | Target: 1506.34 MHz  | 
Clock: top_pll_inst_pll/PLLOUTGLOBAL          | Frequency: 164.27 MHz  | Target: 1506.34 MHz  | 
Clock: top_pll|PACKAGEPIN                     | N/A                    | Target: 105.71 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                   Capture Clock                          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------------------  -------------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top_pll_inst_pll/PLLOUTGLOBAL  Clock_divider|clock_out_derived_clock  165.965          629         82.9825          497         N/A              N/A         N/A              N/A         
top_pll_inst_pll/PLLOUTGLOBAL  top_pll_inst_pll/PLLOUTGLOBAL          663.86           -5424       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase                    
------------  ----------  ------------  ---------------------------------------  
PLLOUTCORE    PACKAGEPIN  10154         top_pll_inst_pll/PLLOUTCORE:F            
PLLOUTCORE    PACKAGEPIN  9652          top_pll_inst_pll/PLLOUTCORE:R            
PLLOUTGLOBAL  PACKAGEPIN  10101         top_pll_inst_pll/PLLOUTGLOBAL:R          
PLLOUTGLOBAL  PACKAGEPIN  10056         top_pll_inst_pll/PLLOUTGLOBAL:F          
led6          PACKAGEPIN  7627          Clock_divider|clock_out_derived_clock:R  
led6          PACKAGEPIN  7578          Clock_divider|clock_out_derived_clock:F  
led7          PACKAGEPIN  8546          Clock_divider|clock_out_derived_clock:F  
led7          PACKAGEPIN  8490          Clock_divider|clock_out_derived_clock:R  
led8          PACKAGEPIN  10951         Clock_divider|clock_out_derived_clock:F  
led8          PACKAGEPIN  10420         Clock_divider|clock_out_derived_clock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase                    
------------  ----------  --------------------  ---------------------------------------  
PLLOUTCORE    PACKAGEPIN  9652                  top_pll_inst_pll/PLLOUTCORE:R            
PLLOUTCORE    PACKAGEPIN  10154                 top_pll_inst_pll/PLLOUTCORE:F            
PLLOUTGLOBAL  PACKAGEPIN  10056                 top_pll_inst_pll/PLLOUTGLOBAL:F          
PLLOUTGLOBAL  PACKAGEPIN  10101                 top_pll_inst_pll/PLLOUTGLOBAL:R          
led6          PACKAGEPIN  7376                  Clock_divider|clock_out_derived_clock:F  
led6          PACKAGEPIN  7425                  Clock_divider|clock_out_derived_clock:R  
led7          PACKAGEPIN  8287                  Clock_divider|clock_out_derived_clock:R  
led7          PACKAGEPIN  8344                  Clock_divider|clock_out_derived_clock:F  
led8          PACKAGEPIN  10420                 Clock_divider|clock_out_derived_clock:R  
led8          PACKAGEPIN  10951                 Clock_divider|clock_out_derived_clock:F  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top_pll_inst_pll/PLLOUTGLOBAL
***********************************************************
Clock: top_pll_inst_pll/PLLOUTGLOBAL
Frequency: 164.27 MHz | Target: 1506.34 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_27_LC_15_32_2/sr
Capture Clock    : II_1.counter_27_LC_15_32_2/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__365/I                                             SRMux                          0              8400  -5424  RISE       1
I__365/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_27_LC_15_32_2/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top_pll_inst_pll/PLLOUTGLOBAL:R vs. Clock_divider|clock_out_derived_clock:R)
***********************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.outputs_0_LC_13_31_0/lcout
Path End         : II_3.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : II_3.io_0_preio/OUTPUTCLK
Setup Constraint : 166p
Path slack       : 628p

Capture Clock Arrival Time (Clock_divider|clock_out_derived_clock:R#2)    166
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                               4999
- Setup Time                                                              -77
----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                           5087

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#15)      0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2979
+ Clock To Q                                                      540
+ Data Path Delay                                                 940
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4459
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.outputs_0_LC_13_31_0/lcout    LogicCell40_SEQ_MODE_1001    540              3519    629  RISE       3
I__142/I                           Odrv4                          0              3519    629  RISE       1
I__142/O                           Odrv4                        351              3869    629  RISE       1
I__145/I                           LocalMux                       0              3869    629  RISE       1
I__145/O                           LocalMux                     330              4199    629  RISE       1
I__147/I                           IoInMux                        0              4199    629  RISE       1
I__147/O                           IoInMux                      259              4459    629  RISE       1
II_3.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4459    629  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519  RISE       4
I__315/I                                                           Odrv4                           0              3519  RISE       1
I__315/O                                                           Odrv4                         351              3869  RISE       1
I__317/I                                                           Span4Mux_s1_v                   0              3869  RISE       1
I__317/O                                                           Span4Mux_s1_v                 203              4073  RISE       1
I__319/I                                                           IoSpan4Mux                      0              4073  RISE       1
I__319/O                                                           IoSpan4Mux                    288              4360  RISE       1
I__321/I                                                           LocalMux                        0              4360  RISE       1
I__321/O                                                           LocalMux                      330              4690  RISE       1
I__323/I                                                           ClkMux                          0              4690  RISE       1
I__323/O                                                           ClkMux                        309              4999  RISE       1
II_3.io_0_preio/OUTPUTCLK                                          PRE_IO_PIN_TYPE_100001          0              4999  RISE       1


5.2::Critical Path Report for (top_pll_inst_pll/PLLOUTGLOBAL:R vs. Clock_divider|clock_out_derived_clock:F)
***********************************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.outputs_0_LC_13_31_0/lcout
Path End         : II_3.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : II_3.io_0_preio/OUTPUTCLK
Setup Constraint : 83p
Path slack       : 496p

Capture Clock Arrival Time (Clock_divider|clock_out_derived_clock:F#1)     83
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                               4950
- Setup Time                                                              -77
----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                           4955

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#8)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                940
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4459
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.outputs_0_LC_13_31_0/lcout    LogicCell40_SEQ_MODE_1001    540              3519    497  RISE       3
I__142/I                           Odrv4                          0              3519    497  RISE       1
I__142/O                           Odrv4                        351              3869    497  RISE       1
I__144/I                           LocalMux                       0              3869    497  RISE       1
I__144/O                           LocalMux                     330              4199    497  RISE       1
I__146/I                           IoInMux                        0              4199    497  RISE       1
I__146/O                           IoInMux                      259              4459    497  RISE       1
II_3.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4459    497  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519  FALL       4
I__315/I                                                           Odrv4                           0              3519  FALL       1
I__315/O                                                           Odrv4                         372              3890  FALL       1
I__317/I                                                           Span4Mux_s1_v                   0              3890  FALL       1
I__317/O                                                           Span4Mux_s1_v                 196              4087  FALL       1
I__319/I                                                           IoSpan4Mux                      0              4087  FALL       1
I__319/O                                                           IoSpan4Mux                    323              4409  FALL       1
I__321/I                                                           LocalMux                        0              4409  FALL       1
I__321/O                                                           LocalMux                      309              4718  FALL       1
I__323/I                                                           ClkMux                          0              4718  FALL       1
I__323/O                                                           ClkMux                        231              4950  FALL       1
II_3.io_0_preio/OUTPUTCLK                                          PRE_IO_PIN_TYPE_100001          0              4950  FALL       1


5.3::Critical Path Report for (top_pll_inst_pll/PLLOUTGLOBAL:R vs. top_pll_inst_pll/PLLOUTGLOBAL:R)
***************************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_27_LC_15_32_2/sr
Capture Clock    : II_1.counter_27_LC_15_32_2/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__365/I                                             SRMux                          0              8400  -5424  RISE       1
I__365/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_27_LC_15_32_2/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

6.2.1::Path details for port: PLLOUTCORE
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PLLOUTCORE
Clock Port         : PACKAGEPIN
Clock Reference    : top_pll_inst_pll/PLLOUTCORE:F
Clock to Out Delay : 10154


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             10154
---------------------------- ------
Clock To Out Delay            10154

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                  delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                           top_pll                     0      0                  FALL  1       
top_pll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  FALL  1       
top_pll_inst_iopad/DOUT                                              IO_PAD                      460    460                FALL  1       
top_pll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
top_pll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  1620   2080                             
top_pll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2080               FALL  1       
--top_pll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__109/I                                                             Odrv12                      0      2080               FALL  1       
I__109/O                                                             Odrv12                      540    2620               FALL  1       
I__110/I                                                             Span12Mux_h                 0      2620               FALL  1       
I__110/O                                                             Span12Mux_h                 540    3160               FALL  1       
I__111/I                                                             Span12Mux_v                 0      3160               FALL  1       
I__111/O                                                             Span12Mux_v                 540    3700               FALL  1       
I__112/I                                                             Sp12to4                     0      3700               FALL  1       
I__112/O                                                             Sp12to4                     449    4149               FALL  1       
I__113/I                                                             Span4Mux_s3_h               0      4149               FALL  1       
I__113/O                                                             Span4Mux_s3_h               231    4381               FALL  1       
I__114/I                                                             IoSpan4Mux                  0      4381               FALL  1       
I__114/O                                                             IoSpan4Mux                  323    4703               FALL  1       
I__115/I                                                             LocalMux                    0      4703               FALL  1       
I__115/O                                                             LocalMux                    309    5012               FALL  1       
I__116/I                                                             IoInMux                     0      5012               FALL  1       
I__116/O                                                             IoInMux                     217    5229               FALL  1       
PLLOUTCORE_obuf_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001      0      5229               FALL  1       
PLLOUTCORE_obuf_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001      2237   7466               FALL  1       
PLLOUTCORE_obuf_iopad/DIN                                            IO_PAD                      0      7466               FALL  1       
PLLOUTCORE_obuf_iopad/PACKAGEPIN:out                                 IO_PAD                      2688   10154              FALL  1       
PLLOUTCORE                                                           top_pll                     0      10154              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PLLOUTCORE
Clock Port         : PACKAGEPIN
Clock Reference    : top_pll_inst_pll/PLLOUTCORE:R
Clock to Out Delay : 9652


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              9652
---------------------------- ------
Clock To Out Delay             9652

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                  delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                           top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                              IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  1613   2123                             
top_pll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2123               RISE  1       
--top_pll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__109/I                                                             Odrv12                      0      2123               RISE  1       
I__109/O                                                             Odrv12                      491    2614               RISE  1       
I__110/I                                                             Span12Mux_h                 0      2614               RISE  1       
I__110/O                                                             Span12Mux_h                 491    3105               RISE  1       
I__111/I                                                             Span12Mux_v                 0      3105               RISE  1       
I__111/O                                                             Span12Mux_v                 491    3596               RISE  1       
I__112/I                                                             Sp12to4                     0      3596               RISE  1       
I__112/O                                                             Sp12to4                     428    4024               RISE  1       
I__113/I                                                             Span4Mux_s3_h               0      4024               RISE  1       
I__113/O                                                             Span4Mux_s3_h               231    4255               RISE  1       
I__114/I                                                             IoSpan4Mux                  0      4255               RISE  1       
I__114/O                                                             IoSpan4Mux                  288    4543               RISE  1       
I__115/I                                                             LocalMux                    0      4543               RISE  1       
I__115/O                                                             LocalMux                    330    4872               RISE  1       
I__116/I                                                             IoInMux                     0      4872               RISE  1       
I__116/O                                                             IoInMux                     259    5132               RISE  1       
PLLOUTCORE_obuf_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001      0      5132               RISE  1       
PLLOUTCORE_obuf_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001      2006   7138               RISE  1       
PLLOUTCORE_obuf_iopad/DIN                                            IO_PAD                      0      7138               RISE  1       
PLLOUTCORE_obuf_iopad/PACKAGEPIN:out                                 IO_PAD                      2514   9652               RISE  1       
PLLOUTCORE                                                           top_pll                     0      9652               RISE  1       

6.2.2::Path details for port: PLLOUTGLOBAL
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PLLOUTGLOBAL
Clock Port         : PACKAGEPIN
Clock Reference    : top_pll_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 10101


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             10101
---------------------------- ------
Clock To Out Delay            10101

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2516               RISE  1       
I__302/O                                                               GlobalMux                   154    2670               RISE  1       
I__303/I                                                               Glb2LocalMux                0      2670               RISE  1       
I__303/O                                                               Glb2LocalMux                449    3119               RISE  1       
I__312/I                                                               LocalMux                    0      3119               RISE  1       
I__312/O                                                               LocalMux                    330    3449               RISE  1       
I__313/I                                                               InMux                       0      3449               RISE  1       
I__313/O                                                               InMux                       259    3708               RISE  1       
GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_9_4_4/in0                      LogicCell40_SEQ_MODE_0000   0      3708               RISE  1       
GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_9_4_4/lcout                    LogicCell40_SEQ_MODE_0000   449    4157               RISE  1       
I__132/I                                                               Odrv12                      0      4157               RISE  1       
I__132/O                                                               Odrv12                      491    4648               RISE  1       
I__133/I                                                               Span12Mux_s8_h              0      4648               RISE  1       
I__133/O                                                               Span12Mux_s8_h              344    4992               RISE  1       
I__134/I                                                               LocalMux                    0      4992               RISE  1       
I__134/O                                                               LocalMux                    330    5321               RISE  1       
I__135/I                                                               IoInMux                     0      5321               RISE  1       
I__135/O                                                               IoInMux                     259    5581               RISE  1       
PLLOUTGLOBAL_obuf_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001      0      5581               RISE  1       
PLLOUTGLOBAL_obuf_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001      2006   7587               RISE  1       
PLLOUTGLOBAL_obuf_iopad/DIN                                            IO_PAD                      0      7587               RISE  1       
PLLOUTGLOBAL_obuf_iopad/PACKAGEPIN:out                                 IO_PAD                      2514   10101              RISE  1       
PLLOUTGLOBAL                                                           top_pll                     0      10101              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PLLOUTGLOBAL
Clock Port         : PACKAGEPIN
Clock Reference    : top_pll_inst_pll/PLLOUTGLOBAL:F
Clock to Out Delay : 10056


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             10056
---------------------------- ------
Clock To Out Delay            10056

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  FALL  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2333               FALL  1       
I__302/O                                                               GlobalMux                   77     2410               FALL  1       
I__303/I                                                               Glb2LocalMux                0      2410               FALL  1       
I__303/O                                                               Glb2LocalMux                358    2767               FALL  1       
I__312/I                                                               LocalMux                    0      2767               FALL  1       
I__312/O                                                               LocalMux                    309    3076               FALL  1       
I__313/I                                                               InMux                       0      3076               FALL  1       
I__313/O                                                               InMux                       217    3293               FALL  1       
GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_9_4_4/in0                      LogicCell40_SEQ_MODE_0000   0      3293               FALL  1       
GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_9_4_4/lcout                    LogicCell40_SEQ_MODE_0000   386    3679               FALL  1       
I__132/I                                                               Odrv12                      0      3679               FALL  1       
I__132/O                                                               Odrv12                      540    4219               FALL  1       
I__133/I                                                               Span12Mux_s8_h              0      4219               FALL  1       
I__133/O                                                               Span12Mux_s8_h              386    4605               FALL  1       
I__134/I                                                               LocalMux                    0      4605               FALL  1       
I__134/O                                                               LocalMux                    309    4914               FALL  1       
I__135/I                                                               IoInMux                     0      4914               FALL  1       
I__135/O                                                               IoInMux                     217    5131               FALL  1       
PLLOUTGLOBAL_obuf_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001      0      5131               FALL  1       
PLLOUTGLOBAL_obuf_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001      2237   7368               FALL  1       
PLLOUTGLOBAL_obuf_iopad/DIN                                            IO_PAD                      0      7368               FALL  1       
PLLOUTGLOBAL_obuf_iopad/PACKAGEPIN:out                                 IO_PAD                      2688   10056              FALL  1       
PLLOUTGLOBAL                                                           top_pll                     0      10056              FALL  1       

6.2.3::Path details for port: led6      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led6
Clock Port         : PACKAGEPIN
Clock Reference    : Clock_divider|clock_out_derived_clock:R
Clock to Out Delay : 7627


Launch Clock Path Delay        4999
+ Clock To Q Delay              140
+ Data Path Delay              2488
---------------------------- ------
Clock To Out Delay             7627

Launch Clock Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2516               RISE  1       
I__302/O                                                               GlobalMux                   154    2670               RISE  1       
I__304/I                                                               ClkMux                      0      2670               RISE  1       
I__304/O                                                               ClkMux                      309    2979               RISE  1       
II_1.clock_out_LC_16_30_3/clk                                          LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       
II_1.clock_out_LC_16_30_3/lcout                                        LogicCell40_SEQ_MODE_1000   540    3519               RISE  4       
I__315/I                                                               Odrv4                       0      3519               RISE  1       
I__315/O                                                               Odrv4                       351    3869               RISE  1       
I__317/I                                                               Span4Mux_s1_v               0      3869               RISE  1       
I__317/O                                                               Span4Mux_s1_v               203    4073               RISE  1       
I__319/I                                                               IoSpan4Mux                  0      4073               RISE  1       
I__319/O                                                               IoSpan4Mux                  288    4360               RISE  1       
I__321/I                                                               LocalMux                    0      4360               RISE  1       
I__321/O                                                               LocalMux                    330    4690               RISE  1       
I__323/I                                                               ClkMux                      0      4690               RISE  1       
I__323/O                                                               ClkMux                      309    4999               RISE  1       
II_3.io_0_preio/OUTPUTCLK                                              PRE_IO_PIN_TYPE_100001      0      4999               RISE  1       

Data Path
pin name                            model name              delay  cummulative delay  edge  Fanout  
----------------------------------  ----------------------  -----  -----------------  ----  ------  
II_3.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  140    5139               FALL  1       
II_3.io_0_iopad/DIN                 IO_PAD                  0      5139               FALL  1       
II_3.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2488   7627               FALL  1       
led6                                top_pll                 0      7627               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led6
Clock Port         : PACKAGEPIN
Clock Reference    : Clock_divider|clock_out_derived_clock:F
Clock to Out Delay : 7578


Launch Clock Path Delay        4950
+ Clock To Q Delay              140
+ Data Path Delay              2488
---------------------------- ------
Clock To Out Delay             7578

Launch Clock Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2516               RISE  1       
I__302/O                                                               GlobalMux                   154    2670               RISE  1       
I__304/I                                                               ClkMux                      0      2670               RISE  1       
I__304/O                                                               ClkMux                      309    2979               RISE  1       
II_1.clock_out_LC_16_30_3/clk                                          LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       
II_1.clock_out_LC_16_30_3/lcout                                        LogicCell40_SEQ_MODE_1000   540    3519               FALL  4       
I__315/I                                                               Odrv4                       0      3519               FALL  1       
I__315/O                                                               Odrv4                       372    3890               FALL  1       
I__317/I                                                               Span4Mux_s1_v               0      3890               FALL  1       
I__317/O                                                               Span4Mux_s1_v               196    4087               FALL  1       
I__319/I                                                               IoSpan4Mux                  0      4087               FALL  1       
I__319/O                                                               IoSpan4Mux                  323    4409               FALL  1       
I__321/I                                                               LocalMux                    0      4409               FALL  1       
I__321/O                                                               LocalMux                    309    4718               FALL  1       
I__323/I                                                               ClkMux                      0      4718               FALL  1       
I__323/O                                                               ClkMux                      231    4950               FALL  1       
II_3.io_0_preio/OUTPUTCLK                                              PRE_IO_PIN_TYPE_100001      0      4950               FALL  1       

Data Path
pin name                            model name              delay  cummulative delay  edge  Fanout  
----------------------------------  ----------------------  -----  -----------------  ----  ------  
II_3.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  140    5090               FALL  1       
II_3.io_0_iopad/DIN                 IO_PAD                  0      5090               FALL  1       
II_3.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2488   7578               FALL  1       
led6                                top_pll                 0      7578               FALL  1       

6.2.4::Path details for port: led7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led7
Clock Port         : PACKAGEPIN
Clock Reference    : Clock_divider|clock_out_derived_clock:F
Clock to Out Delay : 8546


Launch Clock Path Delay        5917
+ Clock To Q Delay              140
+ Data Path Delay              2488
---------------------------- ------
Clock To Out Delay             8546

Launch Clock Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2516               RISE  1       
I__302/O                                                               GlobalMux                   154    2670               RISE  1       
I__304/I                                                               ClkMux                      0      2670               RISE  1       
I__304/O                                                               ClkMux                      309    2979               RISE  1       
II_1.clock_out_LC_16_30_3/clk                                          LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       
II_1.clock_out_LC_16_30_3/lcout                                        LogicCell40_SEQ_MODE_1000   540    3519               FALL  4       
I__315/I                                                               Odrv4                       0      3519               FALL  1       
I__315/O                                                               Odrv4                       372    3890               FALL  1       
I__317/I                                                               Span4Mux_s1_v               0      3890               FALL  1       
I__317/O                                                               Span4Mux_s1_v               196    4087               FALL  1       
I__319/I                                                               IoSpan4Mux                  0      4087               FALL  1       
I__319/O                                                               IoSpan4Mux                  323    4409               FALL  1       
I__322/I                                                               IoSpan4Mux                  0      4409               FALL  1       
I__322/O                                                               IoSpan4Mux                  323    4732               FALL  1       
I__324/I                                                               IoSpan4Mux                  0      4732               FALL  1       
I__324/O                                                               IoSpan4Mux                  323    5055               FALL  1       
I__325/I                                                               IoSpan4Mux                  0      5055               FALL  1       
I__325/O                                                               IoSpan4Mux                  323    5377               FALL  1       
I__326/I                                                               LocalMux                    0      5377               FALL  1       
I__326/O                                                               LocalMux                    309    5686               FALL  1       
I__328/I                                                               ClkMux                      0      5686               FALL  1       
I__328/O                                                               ClkMux                      231    5917               FALL  1       
II_2.io_0_preio/OUTPUTCLK                                              PRE_IO_PIN_TYPE_100001      0      5917               FALL  1       

Data Path
pin name                            model name              delay  cummulative delay  edge  Fanout  
----------------------------------  ----------------------  -----  -----------------  ----  ------  
II_2.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  140    6058               FALL  1       
II_2.io_0_iopad/DIN                 IO_PAD                  0      6058               FALL  1       
II_2.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2488   8546               FALL  1       
led7                                top_pll                 0      8546               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led7
Clock Port         : PACKAGEPIN
Clock Reference    : Clock_divider|clock_out_derived_clock:R
Clock to Out Delay : 8490


Launch Clock Path Delay        5861
+ Clock To Q Delay              140
+ Data Path Delay              2488
---------------------------- ------
Clock To Out Delay             8490

Launch Clock Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2516               RISE  1       
I__302/O                                                               GlobalMux                   154    2670               RISE  1       
I__304/I                                                               ClkMux                      0      2670               RISE  1       
I__304/O                                                               ClkMux                      309    2979               RISE  1       
II_1.clock_out_LC_16_30_3/clk                                          LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       
II_1.clock_out_LC_16_30_3/lcout                                        LogicCell40_SEQ_MODE_1000   540    3519               RISE  4       
I__315/I                                                               Odrv4                       0      3519               RISE  1       
I__315/O                                                               Odrv4                       351    3869               RISE  1       
I__317/I                                                               Span4Mux_s1_v               0      3869               RISE  1       
I__317/O                                                               Span4Mux_s1_v               203    4073               RISE  1       
I__319/I                                                               IoSpan4Mux                  0      4073               RISE  1       
I__319/O                                                               IoSpan4Mux                  288    4360               RISE  1       
I__322/I                                                               IoSpan4Mux                  0      4360               RISE  1       
I__322/O                                                               IoSpan4Mux                  288    4648               RISE  1       
I__324/I                                                               IoSpan4Mux                  0      4648               RISE  1       
I__324/O                                                               IoSpan4Mux                  288    4935               RISE  1       
I__325/I                                                               IoSpan4Mux                  0      4935               RISE  1       
I__325/O                                                               IoSpan4Mux                  288    5223               RISE  1       
I__326/I                                                               LocalMux                    0      5223               RISE  1       
I__326/O                                                               LocalMux                    330    5553               RISE  1       
I__328/I                                                               ClkMux                      0      5553               RISE  1       
I__328/O                                                               ClkMux                      309    5861               RISE  1       
II_2.io_0_preio/OUTPUTCLK                                              PRE_IO_PIN_TYPE_100001      0      5861               RISE  1       

Data Path
pin name                            model name              delay  cummulative delay  edge  Fanout  
----------------------------------  ----------------------  -----  -----------------  ----  ------  
II_2.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  140    6002               FALL  1       
II_2.io_0_iopad/DIN                 IO_PAD                  0      6002               FALL  1       
II_2.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2488   8490               FALL  1       
led7                                top_pll                 0      8490               FALL  1       

6.2.5::Path details for port: led8      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led8
Clock Port         : PACKAGEPIN
Clock Reference    : Clock_divider|clock_out_derived_clock:F
Clock to Out Delay : 10951


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             10951
---------------------------- ------
Clock To Out Delay            10951

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2516               RISE  1       
I__302/O                                                               GlobalMux                   154    2670               RISE  1       
I__304/I                                                               ClkMux                      0      2670               RISE  1       
I__304/O                                                               ClkMux                      309    2979               RISE  1       
II_1.clock_out_LC_16_30_3/clk                                          LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       
II_1.clock_out_LC_16_30_3/lcout                                        LogicCell40_SEQ_MODE_1000   540    3519               FALL  4       
I__315/I                                                               Odrv4                       0      3519               FALL  1       
I__315/O                                                               Odrv4                       372    3890               FALL  1       
I__317/I                                                               Span4Mux_s1_v               0      3890               FALL  1       
I__317/O                                                               Span4Mux_s1_v               196    4087               FALL  1       
I__319/I                                                               IoSpan4Mux                  0      4087               FALL  1       
I__319/O                                                               IoSpan4Mux                  323    4409               FALL  1       
I__322/I                                                               IoSpan4Mux                  0      4409               FALL  1       
I__322/O                                                               IoSpan4Mux                  323    4732               FALL  1       
I__324/I                                                               IoSpan4Mux                  0      4732               FALL  1       
I__324/O                                                               IoSpan4Mux                  323    5055               FALL  1       
I__325/I                                                               IoSpan4Mux                  0      5055               FALL  1       
I__325/O                                                               IoSpan4Mux                  323    5377               FALL  1       
I__327/I                                                               IoSpan4Mux                  0      5377               FALL  1       
I__327/O                                                               IoSpan4Mux                  323    5700               FALL  1       
I__329/I                                                               LocalMux                    0      5700               FALL  1       
I__329/O                                                               LocalMux                    309    6009               FALL  1       
I__330/I                                                               IoInMux                     0      6009               FALL  1       
I__330/O                                                               IoInMux                     217    6226               FALL  1       
led8_obuf_preio/DOUT0                                                  PRE_IO_PIN_TYPE_011001      0      6226               FALL  1       
led8_obuf_preio/PADOUT                                                 PRE_IO_PIN_TYPE_011001      2237   8463               FALL  1       
led8_obuf_iopad/DIN                                                    IO_PAD                      0      8463               FALL  1       
led8_obuf_iopad/PACKAGEPIN:out                                         IO_PAD                      2488   10951              FALL  1       
led8                                                                   top_pll                     0      10951              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led8
Clock Port         : PACKAGEPIN
Clock Reference    : Clock_divider|clock_out_derived_clock:R
Clock to Out Delay : 10420


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             10420
---------------------------- ------
Clock To Out Delay            10420

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2516               RISE  1       
I__302/O                                                               GlobalMux                   154    2670               RISE  1       
I__304/I                                                               ClkMux                      0      2670               RISE  1       
I__304/O                                                               ClkMux                      309    2979               RISE  1       
II_1.clock_out_LC_16_30_3/clk                                          LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       
II_1.clock_out_LC_16_30_3/lcout                                        LogicCell40_SEQ_MODE_1000   540    3519               RISE  4       
I__315/I                                                               Odrv4                       0      3519               RISE  1       
I__315/O                                                               Odrv4                       351    3869               RISE  1       
I__317/I                                                               Span4Mux_s1_v               0      3869               RISE  1       
I__317/O                                                               Span4Mux_s1_v               203    4073               RISE  1       
I__319/I                                                               IoSpan4Mux                  0      4073               RISE  1       
I__319/O                                                               IoSpan4Mux                  288    4360               RISE  1       
I__322/I                                                               IoSpan4Mux                  0      4360               RISE  1       
I__322/O                                                               IoSpan4Mux                  288    4648               RISE  1       
I__324/I                                                               IoSpan4Mux                  0      4648               RISE  1       
I__324/O                                                               IoSpan4Mux                  288    4935               RISE  1       
I__325/I                                                               IoSpan4Mux                  0      4935               RISE  1       
I__325/O                                                               IoSpan4Mux                  288    5223               RISE  1       
I__327/I                                                               IoSpan4Mux                  0      5223               RISE  1       
I__327/O                                                               IoSpan4Mux                  288    5511               RISE  1       
I__329/I                                                               LocalMux                    0      5511               RISE  1       
I__329/O                                                               LocalMux                    330    5840               RISE  1       
I__330/I                                                               IoInMux                     0      5840               RISE  1       
I__330/O                                                               IoInMux                     259    6100               RISE  1       
led8_obuf_preio/DOUT0                                                  PRE_IO_PIN_TYPE_011001      0      6100               RISE  1       
led8_obuf_preio/PADOUT                                                 PRE_IO_PIN_TYPE_011001      2006   8106               RISE  1       
led8_obuf_iopad/DIN                                                    IO_PAD                      0      8106               RISE  1       
led8_obuf_iopad/PACKAGEPIN:out                                         IO_PAD                      2314   10420              RISE  1       
led8                                                                   top_pll                     0      10420              RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: PLLOUTCORE
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PLLOUTCORE
Clock Port         : PACKAGEPIN
Clock Reference    : top_pll_inst_pll/PLLOUTCORE:R
Clock to Out Delay : 9652


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              9652
---------------------------- ------
Clock To Out Delay             9652

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                  delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                           top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                              IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  1613   2123                             
top_pll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2123               RISE  1       
--top_pll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__109/I                                                             Odrv12                      0      2123               RISE  1       
I__109/O                                                             Odrv12                      491    2614               RISE  1       
I__110/I                                                             Span12Mux_h                 0      2614               RISE  1       
I__110/O                                                             Span12Mux_h                 491    3105               RISE  1       
I__111/I                                                             Span12Mux_v                 0      3105               RISE  1       
I__111/O                                                             Span12Mux_v                 491    3596               RISE  1       
I__112/I                                                             Sp12to4                     0      3596               RISE  1       
I__112/O                                                             Sp12to4                     428    4024               RISE  1       
I__113/I                                                             Span4Mux_s3_h               0      4024               RISE  1       
I__113/O                                                             Span4Mux_s3_h               231    4255               RISE  1       
I__114/I                                                             IoSpan4Mux                  0      4255               RISE  1       
I__114/O                                                             IoSpan4Mux                  288    4543               RISE  1       
I__115/I                                                             LocalMux                    0      4543               RISE  1       
I__115/O                                                             LocalMux                    330    4872               RISE  1       
I__116/I                                                             IoInMux                     0      4872               RISE  1       
I__116/O                                                             IoInMux                     259    5132               RISE  1       
PLLOUTCORE_obuf_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001      0      5132               RISE  1       
PLLOUTCORE_obuf_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001      2006   7138               RISE  1       
PLLOUTCORE_obuf_iopad/DIN                                            IO_PAD                      0      7138               RISE  1       
PLLOUTCORE_obuf_iopad/PACKAGEPIN:out                                 IO_PAD                      2514   9652               RISE  1       
PLLOUTCORE                                                           top_pll                     0      9652               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PLLOUTCORE
Clock Port         : PACKAGEPIN
Clock Reference    : top_pll_inst_pll/PLLOUTCORE:F
Clock to Out Delay : 10154


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             10154
---------------------------- ------
Clock To Out Delay            10154

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                  delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                           top_pll                     0      0                  FALL  1       
top_pll_inst_iopad/PACKAGEPIN:in                                     IO_PAD                      0      0                  FALL  1       
top_pll_inst_iopad/DOUT                                              IO_PAD                      460    460                FALL  1       
top_pll_inst_pll/PLLIN                                               PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
top_pll_inst_pll/PLLOUTCORE                                          PLL40_FEEDBACK_PATH_SIMPLE  1620   2080                             
top_pll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2080               FALL  1       
--top_pll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__109/I                                                             Odrv12                      0      2080               FALL  1       
I__109/O                                                             Odrv12                      540    2620               FALL  1       
I__110/I                                                             Span12Mux_h                 0      2620               FALL  1       
I__110/O                                                             Span12Mux_h                 540    3160               FALL  1       
I__111/I                                                             Span12Mux_v                 0      3160               FALL  1       
I__111/O                                                             Span12Mux_v                 540    3700               FALL  1       
I__112/I                                                             Sp12to4                     0      3700               FALL  1       
I__112/O                                                             Sp12to4                     449    4149               FALL  1       
I__113/I                                                             Span4Mux_s3_h               0      4149               FALL  1       
I__113/O                                                             Span4Mux_s3_h               231    4381               FALL  1       
I__114/I                                                             IoSpan4Mux                  0      4381               FALL  1       
I__114/O                                                             IoSpan4Mux                  323    4703               FALL  1       
I__115/I                                                             LocalMux                    0      4703               FALL  1       
I__115/O                                                             LocalMux                    309    5012               FALL  1       
I__116/I                                                             IoInMux                     0      5012               FALL  1       
I__116/O                                                             IoInMux                     217    5229               FALL  1       
PLLOUTCORE_obuf_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001      0      5229               FALL  1       
PLLOUTCORE_obuf_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001      2237   7466               FALL  1       
PLLOUTCORE_obuf_iopad/DIN                                            IO_PAD                      0      7466               FALL  1       
PLLOUTCORE_obuf_iopad/PACKAGEPIN:out                                 IO_PAD                      2688   10154              FALL  1       
PLLOUTCORE                                                           top_pll                     0      10154              FALL  1       

6.5.2::Path details for port: PLLOUTGLOBAL
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PLLOUTGLOBAL
Clock Port         : PACKAGEPIN
Clock Reference    : top_pll_inst_pll/PLLOUTGLOBAL:F
Clock to Out Delay : 10056


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             10056
---------------------------- ------
Clock To Out Delay            10056

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  FALL  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2333               FALL  1       
I__302/O                                                               GlobalMux                   77     2410               FALL  1       
I__303/I                                                               Glb2LocalMux                0      2410               FALL  1       
I__303/O                                                               Glb2LocalMux                358    2767               FALL  1       
I__312/I                                                               LocalMux                    0      2767               FALL  1       
I__312/O                                                               LocalMux                    309    3076               FALL  1       
I__313/I                                                               InMux                       0      3076               FALL  1       
I__313/O                                                               InMux                       217    3293               FALL  1       
GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_9_4_4/in0                      LogicCell40_SEQ_MODE_0000   0      3293               FALL  1       
GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_9_4_4/lcout                    LogicCell40_SEQ_MODE_0000   386    3679               FALL  1       
I__132/I                                                               Odrv12                      0      3679               FALL  1       
I__132/O                                                               Odrv12                      540    4219               FALL  1       
I__133/I                                                               Span12Mux_s8_h              0      4219               FALL  1       
I__133/O                                                               Span12Mux_s8_h              386    4605               FALL  1       
I__134/I                                                               LocalMux                    0      4605               FALL  1       
I__134/O                                                               LocalMux                    309    4914               FALL  1       
I__135/I                                                               IoInMux                     0      4914               FALL  1       
I__135/O                                                               IoInMux                     217    5131               FALL  1       
PLLOUTGLOBAL_obuf_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001      0      5131               FALL  1       
PLLOUTGLOBAL_obuf_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001      2237   7368               FALL  1       
PLLOUTGLOBAL_obuf_iopad/DIN                                            IO_PAD                      0      7368               FALL  1       
PLLOUTGLOBAL_obuf_iopad/PACKAGEPIN:out                                 IO_PAD                      2688   10056              FALL  1       
PLLOUTGLOBAL                                                           top_pll                     0      10056              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PLLOUTGLOBAL
Clock Port         : PACKAGEPIN
Clock Reference    : top_pll_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 10101


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             10101
---------------------------- ------
Clock To Out Delay            10101

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2516               RISE  1       
I__302/O                                                               GlobalMux                   154    2670               RISE  1       
I__303/I                                                               Glb2LocalMux                0      2670               RISE  1       
I__303/O                                                               Glb2LocalMux                449    3119               RISE  1       
I__312/I                                                               LocalMux                    0      3119               RISE  1       
I__312/O                                                               LocalMux                    330    3449               RISE  1       
I__313/I                                                               InMux                       0      3449               RISE  1       
I__313/O                                                               InMux                       259    3708               RISE  1       
GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_9_4_4/in0                      LogicCell40_SEQ_MODE_0000   0      3708               RISE  1       
GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_9_4_4/lcout                    LogicCell40_SEQ_MODE_0000   449    4157               RISE  1       
I__132/I                                                               Odrv12                      0      4157               RISE  1       
I__132/O                                                               Odrv12                      491    4648               RISE  1       
I__133/I                                                               Span12Mux_s8_h              0      4648               RISE  1       
I__133/O                                                               Span12Mux_s8_h              344    4992               RISE  1       
I__134/I                                                               LocalMux                    0      4992               RISE  1       
I__134/O                                                               LocalMux                    330    5321               RISE  1       
I__135/I                                                               IoInMux                     0      5321               RISE  1       
I__135/O                                                               IoInMux                     259    5581               RISE  1       
PLLOUTGLOBAL_obuf_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001      0      5581               RISE  1       
PLLOUTGLOBAL_obuf_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001      2006   7587               RISE  1       
PLLOUTGLOBAL_obuf_iopad/DIN                                            IO_PAD                      0      7587               RISE  1       
PLLOUTGLOBAL_obuf_iopad/PACKAGEPIN:out                                 IO_PAD                      2514   10101              RISE  1       
PLLOUTGLOBAL                                                           top_pll                     0      10101              RISE  1       

6.5.3::Path details for port: led6      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led6
Clock Port         : PACKAGEPIN
Clock Reference    : Clock_divider|clock_out_derived_clock:F
Clock to Out Delay : 7376


Launch Clock Path Delay        4950
+ Clock To Q Delay              112
+ Data Path Delay              2314
---------------------------- ------
Clock To Out Delay             7376

Launch Clock Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2516               RISE  1       
I__302/O                                                               GlobalMux                   154    2670               RISE  1       
I__304/I                                                               ClkMux                      0      2670               RISE  1       
I__304/O                                                               ClkMux                      309    2979               RISE  1       
II_1.clock_out_LC_16_30_3/clk                                          LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       
II_1.clock_out_LC_16_30_3/lcout                                        LogicCell40_SEQ_MODE_1000   540    3519               FALL  4       
I__315/I                                                               Odrv4                       0      3519               FALL  1       
I__315/O                                                               Odrv4                       372    3890               FALL  1       
I__317/I                                                               Span4Mux_s1_v               0      3890               FALL  1       
I__317/O                                                               Span4Mux_s1_v               196    4087               FALL  1       
I__319/I                                                               IoSpan4Mux                  0      4087               FALL  1       
I__319/O                                                               IoSpan4Mux                  323    4409               FALL  1       
I__321/I                                                               LocalMux                    0      4409               FALL  1       
I__321/O                                                               LocalMux                    309    4718               FALL  1       
I__323/I                                                               ClkMux                      0      4718               FALL  1       
I__323/O                                                               ClkMux                      231    4950               FALL  1       
II_3.io_0_preio/OUTPUTCLK                                              PRE_IO_PIN_TYPE_100001      0      4950               FALL  1       

Data Path
pin name                            model name              delay  cummulative delay  edge  Fanout  
----------------------------------  ----------------------  -----  -----------------  ----  ------  
II_3.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  112    5062               RISE  1       
II_3.io_0_iopad/DIN                 IO_PAD                  0      5062               RISE  1       
II_3.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2314   7376               RISE  1       
led6                                top_pll                 0      7376               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led6
Clock Port         : PACKAGEPIN
Clock Reference    : Clock_divider|clock_out_derived_clock:R
Clock to Out Delay : 7425


Launch Clock Path Delay        4999
+ Clock To Q Delay              112
+ Data Path Delay              2314
---------------------------- ------
Clock To Out Delay             7425

Launch Clock Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2516               RISE  1       
I__302/O                                                               GlobalMux                   154    2670               RISE  1       
I__304/I                                                               ClkMux                      0      2670               RISE  1       
I__304/O                                                               ClkMux                      309    2979               RISE  1       
II_1.clock_out_LC_16_30_3/clk                                          LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       
II_1.clock_out_LC_16_30_3/lcout                                        LogicCell40_SEQ_MODE_1000   540    3519               RISE  4       
I__315/I                                                               Odrv4                       0      3519               RISE  1       
I__315/O                                                               Odrv4                       351    3869               RISE  1       
I__317/I                                                               Span4Mux_s1_v               0      3869               RISE  1       
I__317/O                                                               Span4Mux_s1_v               203    4073               RISE  1       
I__319/I                                                               IoSpan4Mux                  0      4073               RISE  1       
I__319/O                                                               IoSpan4Mux                  288    4360               RISE  1       
I__321/I                                                               LocalMux                    0      4360               RISE  1       
I__321/O                                                               LocalMux                    330    4690               RISE  1       
I__323/I                                                               ClkMux                      0      4690               RISE  1       
I__323/O                                                               ClkMux                      309    4999               RISE  1       
II_3.io_0_preio/OUTPUTCLK                                              PRE_IO_PIN_TYPE_100001      0      4999               RISE  1       

Data Path
pin name                            model name              delay  cummulative delay  edge  Fanout  
----------------------------------  ----------------------  -----  -----------------  ----  ------  
II_3.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  112    5111               RISE  1       
II_3.io_0_iopad/DIN                 IO_PAD                  0      5111               RISE  1       
II_3.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2314   7425               RISE  1       
led6                                top_pll                 0      7425               RISE  1       

6.5.4::Path details for port: led7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led7
Clock Port         : PACKAGEPIN
Clock Reference    : Clock_divider|clock_out_derived_clock:R
Clock to Out Delay : 8287


Launch Clock Path Delay        5861
+ Clock To Q Delay              112
+ Data Path Delay              2314
---------------------------- ------
Clock To Out Delay             8287

Launch Clock Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2516               RISE  1       
I__302/O                                                               GlobalMux                   154    2670               RISE  1       
I__304/I                                                               ClkMux                      0      2670               RISE  1       
I__304/O                                                               ClkMux                      309    2979               RISE  1       
II_1.clock_out_LC_16_30_3/clk                                          LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       
II_1.clock_out_LC_16_30_3/lcout                                        LogicCell40_SEQ_MODE_1000   540    3519               RISE  4       
I__315/I                                                               Odrv4                       0      3519               RISE  1       
I__315/O                                                               Odrv4                       351    3869               RISE  1       
I__317/I                                                               Span4Mux_s1_v               0      3869               RISE  1       
I__317/O                                                               Span4Mux_s1_v               203    4073               RISE  1       
I__319/I                                                               IoSpan4Mux                  0      4073               RISE  1       
I__319/O                                                               IoSpan4Mux                  288    4360               RISE  1       
I__322/I                                                               IoSpan4Mux                  0      4360               RISE  1       
I__322/O                                                               IoSpan4Mux                  288    4648               RISE  1       
I__324/I                                                               IoSpan4Mux                  0      4648               RISE  1       
I__324/O                                                               IoSpan4Mux                  288    4935               RISE  1       
I__325/I                                                               IoSpan4Mux                  0      4935               RISE  1       
I__325/O                                                               IoSpan4Mux                  288    5223               RISE  1       
I__326/I                                                               LocalMux                    0      5223               RISE  1       
I__326/O                                                               LocalMux                    330    5553               RISE  1       
I__328/I                                                               ClkMux                      0      5553               RISE  1       
I__328/O                                                               ClkMux                      309    5861               RISE  1       
II_2.io_0_preio/OUTPUTCLK                                              PRE_IO_PIN_TYPE_100001      0      5861               RISE  1       

Data Path
pin name                            model name              delay  cummulative delay  edge  Fanout  
----------------------------------  ----------------------  -----  -----------------  ----  ------  
II_2.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  112    5973               RISE  1       
II_2.io_0_iopad/DIN                 IO_PAD                  0      5973               RISE  1       
II_2.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2314   8287               RISE  1       
led7                                top_pll                 0      8287               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led7
Clock Port         : PACKAGEPIN
Clock Reference    : Clock_divider|clock_out_derived_clock:F
Clock to Out Delay : 8344


Launch Clock Path Delay        5917
+ Clock To Q Delay              112
+ Data Path Delay              2314
---------------------------- ------
Clock To Out Delay             8344

Launch Clock Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2516               RISE  1       
I__302/O                                                               GlobalMux                   154    2670               RISE  1       
I__304/I                                                               ClkMux                      0      2670               RISE  1       
I__304/O                                                               ClkMux                      309    2979               RISE  1       
II_1.clock_out_LC_16_30_3/clk                                          LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       
II_1.clock_out_LC_16_30_3/lcout                                        LogicCell40_SEQ_MODE_1000   540    3519               FALL  4       
I__315/I                                                               Odrv4                       0      3519               FALL  1       
I__315/O                                                               Odrv4                       372    3890               FALL  1       
I__317/I                                                               Span4Mux_s1_v               0      3890               FALL  1       
I__317/O                                                               Span4Mux_s1_v               196    4087               FALL  1       
I__319/I                                                               IoSpan4Mux                  0      4087               FALL  1       
I__319/O                                                               IoSpan4Mux                  323    4409               FALL  1       
I__322/I                                                               IoSpan4Mux                  0      4409               FALL  1       
I__322/O                                                               IoSpan4Mux                  323    4732               FALL  1       
I__324/I                                                               IoSpan4Mux                  0      4732               FALL  1       
I__324/O                                                               IoSpan4Mux                  323    5055               FALL  1       
I__325/I                                                               IoSpan4Mux                  0      5055               FALL  1       
I__325/O                                                               IoSpan4Mux                  323    5377               FALL  1       
I__326/I                                                               LocalMux                    0      5377               FALL  1       
I__326/O                                                               LocalMux                    309    5686               FALL  1       
I__328/I                                                               ClkMux                      0      5686               FALL  1       
I__328/O                                                               ClkMux                      231    5917               FALL  1       
II_2.io_0_preio/OUTPUTCLK                                              PRE_IO_PIN_TYPE_100001      0      5917               FALL  1       

Data Path
pin name                            model name              delay  cummulative delay  edge  Fanout  
----------------------------------  ----------------------  -----  -----------------  ----  ------  
II_2.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  112    6030               RISE  1       
II_2.io_0_iopad/DIN                 IO_PAD                  0      6030               RISE  1       
II_2.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2314   8344               RISE  1       
led7                                top_pll                 0      8344               RISE  1       

6.5.5::Path details for port: led8      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led8
Clock Port         : PACKAGEPIN
Clock Reference    : Clock_divider|clock_out_derived_clock:R
Clock to Out Delay : 10420


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             10420
---------------------------- ------
Clock To Out Delay            10420

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2516               RISE  1       
I__302/O                                                               GlobalMux                   154    2670               RISE  1       
I__304/I                                                               ClkMux                      0      2670               RISE  1       
I__304/O                                                               ClkMux                      309    2979               RISE  1       
II_1.clock_out_LC_16_30_3/clk                                          LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       
II_1.clock_out_LC_16_30_3/lcout                                        LogicCell40_SEQ_MODE_1000   540    3519               RISE  4       
I__315/I                                                               Odrv4                       0      3519               RISE  1       
I__315/O                                                               Odrv4                       351    3869               RISE  1       
I__317/I                                                               Span4Mux_s1_v               0      3869               RISE  1       
I__317/O                                                               Span4Mux_s1_v               203    4073               RISE  1       
I__319/I                                                               IoSpan4Mux                  0      4073               RISE  1       
I__319/O                                                               IoSpan4Mux                  288    4360               RISE  1       
I__322/I                                                               IoSpan4Mux                  0      4360               RISE  1       
I__322/O                                                               IoSpan4Mux                  288    4648               RISE  1       
I__324/I                                                               IoSpan4Mux                  0      4648               RISE  1       
I__324/O                                                               IoSpan4Mux                  288    4935               RISE  1       
I__325/I                                                               IoSpan4Mux                  0      4935               RISE  1       
I__325/O                                                               IoSpan4Mux                  288    5223               RISE  1       
I__327/I                                                               IoSpan4Mux                  0      5223               RISE  1       
I__327/O                                                               IoSpan4Mux                  288    5511               RISE  1       
I__329/I                                                               LocalMux                    0      5511               RISE  1       
I__329/O                                                               LocalMux                    330    5840               RISE  1       
I__330/I                                                               IoInMux                     0      5840               RISE  1       
I__330/O                                                               IoInMux                     259    6100               RISE  1       
led8_obuf_preio/DOUT0                                                  PRE_IO_PIN_TYPE_011001      0      6100               RISE  1       
led8_obuf_preio/PADOUT                                                 PRE_IO_PIN_TYPE_011001      2006   8106               RISE  1       
led8_obuf_iopad/DIN                                                    IO_PAD                      0      8106               RISE  1       
led8_obuf_iopad/PACKAGEPIN:out                                         IO_PAD                      2314   10420              RISE  1       
led8                                                                   top_pll                     0      10420              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : led8
Clock Port         : PACKAGEPIN
Clock Reference    : Clock_divider|clock_out_derived_clock:F
Clock to Out Delay : 10951


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             10951
---------------------------- ------
Clock To Out Delay            10951

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                               model name                  delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                             top_pll                     0      0                  RISE  1       
top_pll_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
top_pll_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
top_pll_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
top_pll_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__302/I                                                               GlobalMux                   0      2516               RISE  1       
I__302/O                                                               GlobalMux                   154    2670               RISE  1       
I__304/I                                                               ClkMux                      0      2670               RISE  1       
I__304/O                                                               ClkMux                      309    2979               RISE  1       
II_1.clock_out_LC_16_30_3/clk                                          LogicCell40_SEQ_MODE_1000   0      2979               RISE  1       
II_1.clock_out_LC_16_30_3/lcout                                        LogicCell40_SEQ_MODE_1000   540    3519               FALL  4       
I__315/I                                                               Odrv4                       0      3519               FALL  1       
I__315/O                                                               Odrv4                       372    3890               FALL  1       
I__317/I                                                               Span4Mux_s1_v               0      3890               FALL  1       
I__317/O                                                               Span4Mux_s1_v               196    4087               FALL  1       
I__319/I                                                               IoSpan4Mux                  0      4087               FALL  1       
I__319/O                                                               IoSpan4Mux                  323    4409               FALL  1       
I__322/I                                                               IoSpan4Mux                  0      4409               FALL  1       
I__322/O                                                               IoSpan4Mux                  323    4732               FALL  1       
I__324/I                                                               IoSpan4Mux                  0      4732               FALL  1       
I__324/O                                                               IoSpan4Mux                  323    5055               FALL  1       
I__325/I                                                               IoSpan4Mux                  0      5055               FALL  1       
I__325/O                                                               IoSpan4Mux                  323    5377               FALL  1       
I__327/I                                                               IoSpan4Mux                  0      5377               FALL  1       
I__327/O                                                               IoSpan4Mux                  323    5700               FALL  1       
I__329/I                                                               LocalMux                    0      5700               FALL  1       
I__329/O                                                               LocalMux                    309    6009               FALL  1       
I__330/I                                                               IoInMux                     0      6009               FALL  1       
I__330/O                                                               IoInMux                     217    6226               FALL  1       
led8_obuf_preio/DOUT0                                                  PRE_IO_PIN_TYPE_011001      0      6226               FALL  1       
led8_obuf_preio/PADOUT                                                 PRE_IO_PIN_TYPE_011001      2237   8463               FALL  1       
led8_obuf_iopad/DIN                                                    IO_PAD                      0      8463               FALL  1       
led8_obuf_iopad/PACKAGEPIN:out                                         IO_PAD                      2488   10951              FALL  1       
led8                                                                   top_pll                     0      10951              FALL  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_27_LC_15_32_2/sr
Capture Clock    : II_1.counter_27_LC_15_32_2/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__365/I                                             SRMux                          0              8400  -5424  RISE       1
I__365/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_27_LC_15_32_2/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_26_LC_15_32_1/sr
Capture Clock    : II_1.counter_26_LC_15_32_1/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__365/I                                             SRMux                          0              8400  -5424  RISE       1
I__365/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_26_LC_15_32_1/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_26_LC_15_32_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_25_LC_15_32_0/sr
Capture Clock    : II_1.counter_25_LC_15_32_0/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__365/I                                             SRMux                          0              8400  -5424  RISE       1
I__365/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_25_LC_15_32_0/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_25_LC_15_32_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_24_LC_15_31_7/sr
Capture Clock    : II_1.counter_24_LC_15_31_7/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__366/I                                             SRMux                          0              8400  -5424  RISE       1
I__366/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_24_LC_15_31_7/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_23_LC_15_31_6/sr
Capture Clock    : II_1.counter_23_LC_15_31_6/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__366/I                                             SRMux                          0              8400  -5424  RISE       1
I__366/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_23_LC_15_31_6/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_23_LC_15_31_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_22_LC_15_31_5/sr
Capture Clock    : II_1.counter_22_LC_15_31_5/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__366/I                                             SRMux                          0              8400  -5424  RISE       1
I__366/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_22_LC_15_31_5/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_22_LC_15_31_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_21_LC_15_31_4/sr
Capture Clock    : II_1.counter_21_LC_15_31_4/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__366/I                                             SRMux                          0              8400  -5424  RISE       1
I__366/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_21_LC_15_31_4/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_21_LC_15_31_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_20_LC_15_31_3/sr
Capture Clock    : II_1.counter_20_LC_15_31_3/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__366/I                                             SRMux                          0              8400  -5424  RISE       1
I__366/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_20_LC_15_31_3/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_20_LC_15_31_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_19_LC_15_31_2/sr
Capture Clock    : II_1.counter_19_LC_15_31_2/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__366/I                                             SRMux                          0              8400  -5424  RISE       1
I__366/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_19_LC_15_31_2/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_19_LC_15_31_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_18_LC_15_31_1/sr
Capture Clock    : II_1.counter_18_LC_15_31_1/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__366/I                                             SRMux                          0              8400  -5424  RISE       1
I__366/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_18_LC_15_31_1/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_18_LC_15_31_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_17_LC_15_31_0/sr
Capture Clock    : II_1.counter_17_LC_15_31_0/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__366/I                                             SRMux                          0              8400  -5424  RISE       1
I__366/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_17_LC_15_31_0/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_17_LC_15_31_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_0_LC_14_31_4/sr
Capture Clock    : II_1.counter_0_LC_14_31_4/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__367/I                                             SRMux                          0              8400  -5424  RISE       1
I__367/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_0_LC_14_31_4/sr                         LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_1_LC_14_31_1/sr
Capture Clock    : II_1.counter_1_LC_14_31_1/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__367/I                                             SRMux                          0              8400  -5424  RISE       1
I__367/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_1_LC_14_31_1/sr                         LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_1_LC_14_31_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_16_LC_15_30_7/sr
Capture Clock    : II_1.counter_16_LC_15_30_7/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__368/I                                             SRMux                          0              8400  -5424  RISE       1
I__368/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_16_LC_15_30_7/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_15_LC_15_30_6/sr
Capture Clock    : II_1.counter_15_LC_15_30_6/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__368/I                                             SRMux                          0              8400  -5424  RISE       1
I__368/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_15_LC_15_30_6/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_15_LC_15_30_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_14_LC_15_30_5/sr
Capture Clock    : II_1.counter_14_LC_15_30_5/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__368/I                                             SRMux                          0              8400  -5424  RISE       1
I__368/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_14_LC_15_30_5/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_14_LC_15_30_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_13_LC_15_30_4/sr
Capture Clock    : II_1.counter_13_LC_15_30_4/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__368/I                                             SRMux                          0              8400  -5424  RISE       1
I__368/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_13_LC_15_30_4/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_13_LC_15_30_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_12_LC_15_30_3/sr
Capture Clock    : II_1.counter_12_LC_15_30_3/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__368/I                                             SRMux                          0              8400  -5424  RISE       1
I__368/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_12_LC_15_30_3/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_12_LC_15_30_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_11_LC_15_30_2/sr
Capture Clock    : II_1.counter_11_LC_15_30_2/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__368/I                                             SRMux                          0              8400  -5424  RISE       1
I__368/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_11_LC_15_30_2/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_10_LC_15_30_1/sr
Capture Clock    : II_1.counter_10_LC_15_30_1/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__368/I                                             SRMux                          0              8400  -5424  RISE       1
I__368/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_10_LC_15_30_1/sr                        LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_10_LC_15_30_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_9_LC_15_30_0/sr
Capture Clock    : II_1.counter_9_LC_15_30_0/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__368/I                                             SRMux                          0              8400  -5424  RISE       1
I__368/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_9_LC_15_30_0/sr                         LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_9_LC_15_30_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_8_LC_15_29_7/sr
Capture Clock    : II_1.counter_8_LC_15_29_7/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__369/I                                             SRMux                          0              8400  -5424  RISE       1
I__369/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_8_LC_15_29_7/sr                         LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_8_LC_15_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_7_LC_15_29_6/sr
Capture Clock    : II_1.counter_7_LC_15_29_6/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__369/I                                             SRMux                          0              8400  -5424  RISE       1
I__369/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_7_LC_15_29_6/sr                         LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_7_LC_15_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_6_LC_15_29_5/sr
Capture Clock    : II_1.counter_6_LC_15_29_5/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__369/I                                             SRMux                          0              8400  -5424  RISE       1
I__369/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_6_LC_15_29_5/sr                         LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_6_LC_15_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_5_LC_15_29_4/sr
Capture Clock    : II_1.counter_5_LC_15_29_4/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__369/I                                             SRMux                          0              8400  -5424  RISE       1
I__369/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_5_LC_15_29_4/sr                         LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_5_LC_15_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_4_LC_15_29_3/sr
Capture Clock    : II_1.counter_4_LC_15_29_3/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__369/I                                             SRMux                          0              8400  -5424  RISE       1
I__369/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_4_LC_15_29_3/sr                         LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_4_LC_15_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_3_LC_15_29_2/sr
Capture Clock    : II_1.counter_3_LC_15_29_2/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__369/I                                             SRMux                          0              8400  -5424  RISE       1
I__369/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_3_LC_15_29_2/sr                         LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_3_LC_15_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_2_LC_15_29_1/sr
Capture Clock    : II_1.counter_2_LC_15_29_1/clk
Setup Constraint : 664p
Path slack       : -5424p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -203
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3439

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5344
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8863
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout                     LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__472/I                                             LocalMux                       0              3519  -5424  RISE       1
I__472/O                                             LocalMux                     330              3848  -5424  RISE       1
I__475/I                                             InMux                          0              3848  -5424  RISE       1
I__475/O                                             InMux                        259              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/in0              LogicCell40_SEQ_MODE_0000      0              4108  -5424  RISE       1
II_1.counter_RNIQ7FB1_14_LC_16_30_7/lcout            LogicCell40_SEQ_MODE_0000    449              4557  -5424  RISE       1
I__386/I                                             LocalMux                       0              4557  -5424  RISE       1
I__386/O                                             LocalMux                     330              4886  -5424  RISE       1
I__387/I                                             InMux                          0              4886  -5424  RISE       1
I__387/O                                             InMux                        259              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/in3              LogicCell40_SEQ_MODE_0000      0              5146  -5424  RISE       1
II_1.counter_RNI6VAM1_13_LC_16_31_6/ltout            LogicCell40_SEQ_MODE_0000    274              5419  -5424  FALL       1
I__375/I                                             CascadeMux                     0              5419  -5424  FALL       1
I__375/O                                             CascadeMux                     0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/in2               LogicCell40_SEQ_MODE_0000      0              5419  -5424  FALL       1
II_1.counter_RNI49153_8_LC_16_31_7/lcout             LogicCell40_SEQ_MODE_0000    379              5798  -5424  RISE       1
I__644/I                                             LocalMux                       0              5798  -5424  RISE       1
I__644/O                                             LocalMux                     330              6128  -5424  RISE       1
I__645/I                                             InMux                          0              6128  -5424  RISE       1
I__645/O                                             InMux                        259              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/in3              LogicCell40_SEQ_MODE_0000      0              6387  -5424  RISE       1
II_1.counter_RNICTOG4_12_LC_16_32_0/ltout            LogicCell40_SEQ_MODE_0000    274              6661  -5424  FALL       1
I__634/I                                             CascadeMux                     0              6661  -5424  FALL       1
I__634/O                                             CascadeMux                     0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in2              LogicCell40_SEQ_MODE_0000      0              6661  -5424  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    379              7040  -5424  RISE       1
I__632/I                                             LocalMux                       0              7040  -5424  RISE       1
I__632/O                                             LocalMux                     330              7369  -5424  RISE       1
I__633/I                                             IoInMux                        0              7369  -5424  RISE       1
I__633/O                                             IoInMux                      259              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              7629  -5424  RISE       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       617              8246  -5424  RISE      28
I__363/I                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__363/O                                             gio2CtrlBuf                    0              8246  -5424  RISE       1
I__364/I                                             GlobalMux                      0              8246  -5424  RISE       1
I__364/O                                             GlobalMux                    154              8400  -5424  RISE       1
I__369/I                                             SRMux                          0              8400  -5424  RISE       1
I__369/O                                             SRMux                        463              8863  -5424  RISE       1
II_1.counter_2_LC_15_29_1/sr                         LogicCell40_SEQ_MODE_1000      0              8863  -5424  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_2_LC_15_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_27_LC_15_32_2/in3
Capture Clock    : II_1.counter_27_LC_15_32_2/clk
Setup Constraint : 664p
Path slack       : -5354p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5204
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8723
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
II_1.counter_12_LC_15_30_3/carryin          LogicCell40_SEQ_MODE_1000      0              6177  -5354  RISE       1
II_1.counter_12_LC_15_30_3/carryout         LogicCell40_SEQ_MODE_1000    126              6303  -5354  RISE       2
II_1.counter_13_LC_15_30_4/carryin          LogicCell40_SEQ_MODE_1000      0              6303  -5354  RISE       1
II_1.counter_13_LC_15_30_4/carryout         LogicCell40_SEQ_MODE_1000    126              6429  -5354  RISE       2
II_1.counter_14_LC_15_30_5/carryin          LogicCell40_SEQ_MODE_1000      0              6429  -5354  RISE       1
II_1.counter_14_LC_15_30_5/carryout         LogicCell40_SEQ_MODE_1000    126              6556  -5354  RISE       2
II_1.counter_15_LC_15_30_6/carryin          LogicCell40_SEQ_MODE_1000      0              6556  -5354  RISE       1
II_1.counter_15_LC_15_30_6/carryout         LogicCell40_SEQ_MODE_1000    126              6682  -5354  RISE       2
II_1.counter_16_LC_15_30_7/carryin          LogicCell40_SEQ_MODE_1000      0              6682  -5354  RISE       1
II_1.counter_16_LC_15_30_7/carryout         LogicCell40_SEQ_MODE_1000    126              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitin             ICE_CARRY_IN_MUX               0              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitout            ICE_CARRY_IN_MUX             196              7004  -5354  RISE       2
II_1.counter_17_LC_15_31_0/carryin          LogicCell40_SEQ_MODE_1000      0              7004  -5354  RISE       1
II_1.counter_17_LC_15_31_0/carryout         LogicCell40_SEQ_MODE_1000    126              7131  -5354  RISE       2
II_1.counter_18_LC_15_31_1/carryin          LogicCell40_SEQ_MODE_1000      0              7131  -5354  RISE       1
II_1.counter_18_LC_15_31_1/carryout         LogicCell40_SEQ_MODE_1000    126              7257  -5354  RISE       2
II_1.counter_19_LC_15_31_2/carryin          LogicCell40_SEQ_MODE_1000      0              7257  -5354  RISE       1
II_1.counter_19_LC_15_31_2/carryout         LogicCell40_SEQ_MODE_1000    126              7383  -5354  RISE       2
II_1.counter_20_LC_15_31_3/carryin          LogicCell40_SEQ_MODE_1000      0              7383  -5354  RISE       1
II_1.counter_20_LC_15_31_3/carryout         LogicCell40_SEQ_MODE_1000    126              7509  -5354  RISE       2
II_1.counter_21_LC_15_31_4/carryin          LogicCell40_SEQ_MODE_1000      0              7509  -5354  RISE       1
II_1.counter_21_LC_15_31_4/carryout         LogicCell40_SEQ_MODE_1000    126              7636  -5354  RISE       2
II_1.counter_22_LC_15_31_5/carryin          LogicCell40_SEQ_MODE_1000      0              7636  -5354  RISE       1
II_1.counter_22_LC_15_31_5/carryout         LogicCell40_SEQ_MODE_1000    126              7762  -5354  RISE       2
II_1.counter_23_LC_15_31_6/carryin          LogicCell40_SEQ_MODE_1000      0              7762  -5354  RISE       1
II_1.counter_23_LC_15_31_6/carryout         LogicCell40_SEQ_MODE_1000    126              7888  -5354  RISE       2
II_1.counter_24_LC_15_31_7/carryin          LogicCell40_SEQ_MODE_1000      0              7888  -5354  RISE       1
II_1.counter_24_LC_15_31_7/carryout         LogicCell40_SEQ_MODE_1000    126              8014  -5354  RISE       1
IN_MUX_bfv_15_32_0_/carryinitin             ICE_CARRY_IN_MUX               0              8014  -5354  RISE       1
IN_MUX_bfv_15_32_0_/carryinitout            ICE_CARRY_IN_MUX             196              8211  -5354  RISE       2
II_1.counter_25_LC_15_32_0/carryin          LogicCell40_SEQ_MODE_1000      0              8211  -5354  RISE       1
II_1.counter_25_LC_15_32_0/carryout         LogicCell40_SEQ_MODE_1000    126              8337  -5354  RISE       2
II_1.counter_26_LC_15_32_1/carryin          LogicCell40_SEQ_MODE_1000      0              8337  -5354  RISE       1
II_1.counter_26_LC_15_32_1/carryout         LogicCell40_SEQ_MODE_1000    126              8463  -5354  RISE       1
I__370/I                                    InMux                          0              8463  -5354  RISE       1
I__370/O                                    InMux                        259              8723  -5354  RISE       1
II_1.counter_27_LC_15_32_2/in3              LogicCell40_SEQ_MODE_1000      0              8723  -5354  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_26_LC_15_32_1/in3
Capture Clock    : II_1.counter_26_LC_15_32_1/clk
Setup Constraint : 664p
Path slack       : -5228p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               5078
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8597
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
II_1.counter_12_LC_15_30_3/carryin          LogicCell40_SEQ_MODE_1000      0              6177  -5354  RISE       1
II_1.counter_12_LC_15_30_3/carryout         LogicCell40_SEQ_MODE_1000    126              6303  -5354  RISE       2
II_1.counter_13_LC_15_30_4/carryin          LogicCell40_SEQ_MODE_1000      0              6303  -5354  RISE       1
II_1.counter_13_LC_15_30_4/carryout         LogicCell40_SEQ_MODE_1000    126              6429  -5354  RISE       2
II_1.counter_14_LC_15_30_5/carryin          LogicCell40_SEQ_MODE_1000      0              6429  -5354  RISE       1
II_1.counter_14_LC_15_30_5/carryout         LogicCell40_SEQ_MODE_1000    126              6556  -5354  RISE       2
II_1.counter_15_LC_15_30_6/carryin          LogicCell40_SEQ_MODE_1000      0              6556  -5354  RISE       1
II_1.counter_15_LC_15_30_6/carryout         LogicCell40_SEQ_MODE_1000    126              6682  -5354  RISE       2
II_1.counter_16_LC_15_30_7/carryin          LogicCell40_SEQ_MODE_1000      0              6682  -5354  RISE       1
II_1.counter_16_LC_15_30_7/carryout         LogicCell40_SEQ_MODE_1000    126              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitin             ICE_CARRY_IN_MUX               0              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitout            ICE_CARRY_IN_MUX             196              7004  -5354  RISE       2
II_1.counter_17_LC_15_31_0/carryin          LogicCell40_SEQ_MODE_1000      0              7004  -5354  RISE       1
II_1.counter_17_LC_15_31_0/carryout         LogicCell40_SEQ_MODE_1000    126              7131  -5354  RISE       2
II_1.counter_18_LC_15_31_1/carryin          LogicCell40_SEQ_MODE_1000      0              7131  -5354  RISE       1
II_1.counter_18_LC_15_31_1/carryout         LogicCell40_SEQ_MODE_1000    126              7257  -5354  RISE       2
II_1.counter_19_LC_15_31_2/carryin          LogicCell40_SEQ_MODE_1000      0              7257  -5354  RISE       1
II_1.counter_19_LC_15_31_2/carryout         LogicCell40_SEQ_MODE_1000    126              7383  -5354  RISE       2
II_1.counter_20_LC_15_31_3/carryin          LogicCell40_SEQ_MODE_1000      0              7383  -5354  RISE       1
II_1.counter_20_LC_15_31_3/carryout         LogicCell40_SEQ_MODE_1000    126              7509  -5354  RISE       2
II_1.counter_21_LC_15_31_4/carryin          LogicCell40_SEQ_MODE_1000      0              7509  -5354  RISE       1
II_1.counter_21_LC_15_31_4/carryout         LogicCell40_SEQ_MODE_1000    126              7636  -5354  RISE       2
II_1.counter_22_LC_15_31_5/carryin          LogicCell40_SEQ_MODE_1000      0              7636  -5354  RISE       1
II_1.counter_22_LC_15_31_5/carryout         LogicCell40_SEQ_MODE_1000    126              7762  -5354  RISE       2
II_1.counter_23_LC_15_31_6/carryin          LogicCell40_SEQ_MODE_1000      0              7762  -5354  RISE       1
II_1.counter_23_LC_15_31_6/carryout         LogicCell40_SEQ_MODE_1000    126              7888  -5354  RISE       2
II_1.counter_24_LC_15_31_7/carryin          LogicCell40_SEQ_MODE_1000      0              7888  -5354  RISE       1
II_1.counter_24_LC_15_31_7/carryout         LogicCell40_SEQ_MODE_1000    126              8014  -5354  RISE       1
IN_MUX_bfv_15_32_0_/carryinitin             ICE_CARRY_IN_MUX               0              8014  -5354  RISE       1
IN_MUX_bfv_15_32_0_/carryinitout            ICE_CARRY_IN_MUX             196              8211  -5354  RISE       2
II_1.counter_25_LC_15_32_0/carryin          LogicCell40_SEQ_MODE_1000      0              8211  -5354  RISE       1
II_1.counter_25_LC_15_32_0/carryout         LogicCell40_SEQ_MODE_1000    126              8337  -5354  RISE       2
I__371/I                                    InMux                          0              8337  -5227  RISE       1
I__371/O                                    InMux                        259              8597  -5227  RISE       1
II_1.counter_26_LC_15_32_1/in3              LogicCell40_SEQ_MODE_1000      0              8597  -5227  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_26_LC_15_32_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : II_3.outputs_0_LC_13_31_0/sr
Capture Clock    : II_3.outputs_0_LC_13_31_0/clk
Setup Constraint : 83p
Path slack       : -5142p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#51)     83
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        2979
- Setup Time                                                      -203
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2858

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:F#4)      0
+ Launch Clock Source Latency                                              0
+ Data Path Delay                                                       8000
---------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                           8000
 
Data path
pin name                                                           model name                  delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516    N/A  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516   COMP  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__302/I                                                           GlobalMux                       0              2516   COMP  RISE       1
I__302/O                                                           GlobalMux                     154              2670   COMP  RISE       1
I__304/I                                                           ClkMux                          0              2670   COMP  RISE       1
I__304/O                                                           ClkMux                        309              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519   COMP  FALL       4
I__314/I                                                           Odrv4                           0              3519  -5142  FALL       1
I__314/O                                                           Odrv4                         372              3890  -5142  FALL       1
I__316/I                                                           Span4Mux_s2_v                   0              3890  -5142  FALL       1
I__316/O                                                           Span4Mux_s2_v                 252              4143  -5142  FALL       1
I__318/I                                                           LocalMux                        0              4143  -5142  FALL       1
I__318/O                                                           LocalMux                      309              4452  -5142  FALL       1
I__320/I                                                           InMux                           0              4452  -5142  FALL       1
I__320/O                                                           InMux                         217              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/in3                                          LogicCell40_SEQ_MODE_0000       0              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/lcout                                        LogicCell40_SEQ_MODE_0000     316              4985  -5142  RISE      11
I__210/I                                                           LocalMux                        0              4985  -5142  RISE       1
I__210/O                                                           LocalMux                      330              5314  -5142  RISE       1
I__214/I                                                           InMux                           0              5314  -5142  RISE       1
I__214/O                                                           InMux                         259              5574  -5142  RISE       1
II_3.outputs_RNO_3_0_LC_14_32_2/in3                                LogicCell40_SEQ_MODE_0000       0              5574  -5142  RISE       1
II_3.outputs_RNO_3_0_LC_14_32_2/lcout                              LogicCell40_SEQ_MODE_0000     316              5889  -5142  RISE       1
I__225/I                                                           LocalMux                        0              5889  -5142  RISE       1
I__225/O                                                           LocalMux                      330              6219  -5142  RISE       1
I__226/I                                                           InMux                           0              6219  -5142  RISE       1
I__226/O                                                           InMux                         259              6478  -5142  RISE       1
I__227/I                                                           CascadeMux                      0              6478  -5142  RISE       1
I__227/O                                                           CascadeMux                      0              6478  -5142  RISE       1
II_3.outputs_RNO_0_0_LC_14_31_6/in2                                LogicCell40_SEQ_MODE_0000       0              6478  -5142  RISE       1
II_3.outputs_RNO_0_0_LC_14_31_6/lcout                              LogicCell40_SEQ_MODE_0000     379              6857  -5142  RISE       1
I__261/I                                                           Odrv4                           0              6857  -5142  RISE       1
I__261/O                                                           Odrv4                         351              7208  -5142  RISE       1
I__262/I                                                           LocalMux                        0              7208  -5142  RISE       1
I__262/O                                                           LocalMux                      330              7537  -5142  RISE       1
I__263/I                                                           SRMux                           0              7537  -5142  RISE       1
I__263/O                                                           SRMux                         463              8000  -5142  RISE       1
II_3.outputs_0_LC_13_31_0/sr                                       LogicCell40_SEQ_MODE_1001       0              8000  -5142  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_25_LC_15_32_0/in3
Capture Clock    : II_1.counter_25_LC_15_32_0/clk
Setup Constraint : 664p
Path slack       : -5101p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               4951
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8470
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
II_1.counter_12_LC_15_30_3/carryin          LogicCell40_SEQ_MODE_1000      0              6177  -5354  RISE       1
II_1.counter_12_LC_15_30_3/carryout         LogicCell40_SEQ_MODE_1000    126              6303  -5354  RISE       2
II_1.counter_13_LC_15_30_4/carryin          LogicCell40_SEQ_MODE_1000      0              6303  -5354  RISE       1
II_1.counter_13_LC_15_30_4/carryout         LogicCell40_SEQ_MODE_1000    126              6429  -5354  RISE       2
II_1.counter_14_LC_15_30_5/carryin          LogicCell40_SEQ_MODE_1000      0              6429  -5354  RISE       1
II_1.counter_14_LC_15_30_5/carryout         LogicCell40_SEQ_MODE_1000    126              6556  -5354  RISE       2
II_1.counter_15_LC_15_30_6/carryin          LogicCell40_SEQ_MODE_1000      0              6556  -5354  RISE       1
II_1.counter_15_LC_15_30_6/carryout         LogicCell40_SEQ_MODE_1000    126              6682  -5354  RISE       2
II_1.counter_16_LC_15_30_7/carryin          LogicCell40_SEQ_MODE_1000      0              6682  -5354  RISE       1
II_1.counter_16_LC_15_30_7/carryout         LogicCell40_SEQ_MODE_1000    126              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitin             ICE_CARRY_IN_MUX               0              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitout            ICE_CARRY_IN_MUX             196              7004  -5354  RISE       2
II_1.counter_17_LC_15_31_0/carryin          LogicCell40_SEQ_MODE_1000      0              7004  -5354  RISE       1
II_1.counter_17_LC_15_31_0/carryout         LogicCell40_SEQ_MODE_1000    126              7131  -5354  RISE       2
II_1.counter_18_LC_15_31_1/carryin          LogicCell40_SEQ_MODE_1000      0              7131  -5354  RISE       1
II_1.counter_18_LC_15_31_1/carryout         LogicCell40_SEQ_MODE_1000    126              7257  -5354  RISE       2
II_1.counter_19_LC_15_31_2/carryin          LogicCell40_SEQ_MODE_1000      0              7257  -5354  RISE       1
II_1.counter_19_LC_15_31_2/carryout         LogicCell40_SEQ_MODE_1000    126              7383  -5354  RISE       2
II_1.counter_20_LC_15_31_3/carryin          LogicCell40_SEQ_MODE_1000      0              7383  -5354  RISE       1
II_1.counter_20_LC_15_31_3/carryout         LogicCell40_SEQ_MODE_1000    126              7509  -5354  RISE       2
II_1.counter_21_LC_15_31_4/carryin          LogicCell40_SEQ_MODE_1000      0              7509  -5354  RISE       1
II_1.counter_21_LC_15_31_4/carryout         LogicCell40_SEQ_MODE_1000    126              7636  -5354  RISE       2
II_1.counter_22_LC_15_31_5/carryin          LogicCell40_SEQ_MODE_1000      0              7636  -5354  RISE       1
II_1.counter_22_LC_15_31_5/carryout         LogicCell40_SEQ_MODE_1000    126              7762  -5354  RISE       2
II_1.counter_23_LC_15_31_6/carryin          LogicCell40_SEQ_MODE_1000      0              7762  -5354  RISE       1
II_1.counter_23_LC_15_31_6/carryout         LogicCell40_SEQ_MODE_1000    126              7888  -5354  RISE       2
II_1.counter_24_LC_15_31_7/carryin          LogicCell40_SEQ_MODE_1000      0              7888  -5354  RISE       1
II_1.counter_24_LC_15_31_7/carryout         LogicCell40_SEQ_MODE_1000    126              8014  -5354  RISE       1
IN_MUX_bfv_15_32_0_/carryinitin             ICE_CARRY_IN_MUX               0              8014  -5354  RISE       1
IN_MUX_bfv_15_32_0_/carryinitout            ICE_CARRY_IN_MUX             196              8211  -5354  RISE       2
I__372/I                                    InMux                          0              8211  -5101  RISE       1
I__372/O                                    InMux                        259              8470  -5101  RISE       1
II_1.counter_25_LC_15_32_0/in3              LogicCell40_SEQ_MODE_1000      0              8470  -5101  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_25_LC_15_32_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_24_LC_15_31_7/in3
Capture Clock    : II_1.counter_24_LC_15_31_7/clk
Setup Constraint : 664p
Path slack       : -4779p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               4629
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8148
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
II_1.counter_12_LC_15_30_3/carryin          LogicCell40_SEQ_MODE_1000      0              6177  -5354  RISE       1
II_1.counter_12_LC_15_30_3/carryout         LogicCell40_SEQ_MODE_1000    126              6303  -5354  RISE       2
II_1.counter_13_LC_15_30_4/carryin          LogicCell40_SEQ_MODE_1000      0              6303  -5354  RISE       1
II_1.counter_13_LC_15_30_4/carryout         LogicCell40_SEQ_MODE_1000    126              6429  -5354  RISE       2
II_1.counter_14_LC_15_30_5/carryin          LogicCell40_SEQ_MODE_1000      0              6429  -5354  RISE       1
II_1.counter_14_LC_15_30_5/carryout         LogicCell40_SEQ_MODE_1000    126              6556  -5354  RISE       2
II_1.counter_15_LC_15_30_6/carryin          LogicCell40_SEQ_MODE_1000      0              6556  -5354  RISE       1
II_1.counter_15_LC_15_30_6/carryout         LogicCell40_SEQ_MODE_1000    126              6682  -5354  RISE       2
II_1.counter_16_LC_15_30_7/carryin          LogicCell40_SEQ_MODE_1000      0              6682  -5354  RISE       1
II_1.counter_16_LC_15_30_7/carryout         LogicCell40_SEQ_MODE_1000    126              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitin             ICE_CARRY_IN_MUX               0              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitout            ICE_CARRY_IN_MUX             196              7004  -5354  RISE       2
II_1.counter_17_LC_15_31_0/carryin          LogicCell40_SEQ_MODE_1000      0              7004  -5354  RISE       1
II_1.counter_17_LC_15_31_0/carryout         LogicCell40_SEQ_MODE_1000    126              7131  -5354  RISE       2
II_1.counter_18_LC_15_31_1/carryin          LogicCell40_SEQ_MODE_1000      0              7131  -5354  RISE       1
II_1.counter_18_LC_15_31_1/carryout         LogicCell40_SEQ_MODE_1000    126              7257  -5354  RISE       2
II_1.counter_19_LC_15_31_2/carryin          LogicCell40_SEQ_MODE_1000      0              7257  -5354  RISE       1
II_1.counter_19_LC_15_31_2/carryout         LogicCell40_SEQ_MODE_1000    126              7383  -5354  RISE       2
II_1.counter_20_LC_15_31_3/carryin          LogicCell40_SEQ_MODE_1000      0              7383  -5354  RISE       1
II_1.counter_20_LC_15_31_3/carryout         LogicCell40_SEQ_MODE_1000    126              7509  -5354  RISE       2
II_1.counter_21_LC_15_31_4/carryin          LogicCell40_SEQ_MODE_1000      0              7509  -5354  RISE       1
II_1.counter_21_LC_15_31_4/carryout         LogicCell40_SEQ_MODE_1000    126              7636  -5354  RISE       2
II_1.counter_22_LC_15_31_5/carryin          LogicCell40_SEQ_MODE_1000      0              7636  -5354  RISE       1
II_1.counter_22_LC_15_31_5/carryout         LogicCell40_SEQ_MODE_1000    126              7762  -5354  RISE       2
II_1.counter_23_LC_15_31_6/carryin          LogicCell40_SEQ_MODE_1000      0              7762  -5354  RISE       1
II_1.counter_23_LC_15_31_6/carryout         LogicCell40_SEQ_MODE_1000    126              7888  -5354  RISE       2
I__293/I                                    InMux                          0              7888  -4779  RISE       1
I__293/O                                    InMux                        259              8148  -4779  RISE       1
II_1.counter_24_LC_15_31_7/in3              LogicCell40_SEQ_MODE_1000      0              8148  -4779  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_23_LC_15_31_6/in3
Capture Clock    : II_1.counter_23_LC_15_31_6/clk
Setup Constraint : 664p
Path slack       : -4652p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               4502
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8021
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
II_1.counter_12_LC_15_30_3/carryin          LogicCell40_SEQ_MODE_1000      0              6177  -5354  RISE       1
II_1.counter_12_LC_15_30_3/carryout         LogicCell40_SEQ_MODE_1000    126              6303  -5354  RISE       2
II_1.counter_13_LC_15_30_4/carryin          LogicCell40_SEQ_MODE_1000      0              6303  -5354  RISE       1
II_1.counter_13_LC_15_30_4/carryout         LogicCell40_SEQ_MODE_1000    126              6429  -5354  RISE       2
II_1.counter_14_LC_15_30_5/carryin          LogicCell40_SEQ_MODE_1000      0              6429  -5354  RISE       1
II_1.counter_14_LC_15_30_5/carryout         LogicCell40_SEQ_MODE_1000    126              6556  -5354  RISE       2
II_1.counter_15_LC_15_30_6/carryin          LogicCell40_SEQ_MODE_1000      0              6556  -5354  RISE       1
II_1.counter_15_LC_15_30_6/carryout         LogicCell40_SEQ_MODE_1000    126              6682  -5354  RISE       2
II_1.counter_16_LC_15_30_7/carryin          LogicCell40_SEQ_MODE_1000      0              6682  -5354  RISE       1
II_1.counter_16_LC_15_30_7/carryout         LogicCell40_SEQ_MODE_1000    126              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitin             ICE_CARRY_IN_MUX               0              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitout            ICE_CARRY_IN_MUX             196              7004  -5354  RISE       2
II_1.counter_17_LC_15_31_0/carryin          LogicCell40_SEQ_MODE_1000      0              7004  -5354  RISE       1
II_1.counter_17_LC_15_31_0/carryout         LogicCell40_SEQ_MODE_1000    126              7131  -5354  RISE       2
II_1.counter_18_LC_15_31_1/carryin          LogicCell40_SEQ_MODE_1000      0              7131  -5354  RISE       1
II_1.counter_18_LC_15_31_1/carryout         LogicCell40_SEQ_MODE_1000    126              7257  -5354  RISE       2
II_1.counter_19_LC_15_31_2/carryin          LogicCell40_SEQ_MODE_1000      0              7257  -5354  RISE       1
II_1.counter_19_LC_15_31_2/carryout         LogicCell40_SEQ_MODE_1000    126              7383  -5354  RISE       2
II_1.counter_20_LC_15_31_3/carryin          LogicCell40_SEQ_MODE_1000      0              7383  -5354  RISE       1
II_1.counter_20_LC_15_31_3/carryout         LogicCell40_SEQ_MODE_1000    126              7509  -5354  RISE       2
II_1.counter_21_LC_15_31_4/carryin          LogicCell40_SEQ_MODE_1000      0              7509  -5354  RISE       1
II_1.counter_21_LC_15_31_4/carryout         LogicCell40_SEQ_MODE_1000    126              7636  -5354  RISE       2
II_1.counter_22_LC_15_31_5/carryin          LogicCell40_SEQ_MODE_1000      0              7636  -5354  RISE       1
II_1.counter_22_LC_15_31_5/carryout         LogicCell40_SEQ_MODE_1000    126              7762  -5354  RISE       2
I__294/I                                    InMux                          0              7762  -4652  RISE       1
I__294/O                                    InMux                        259              8021  -4652  RISE       1
II_1.counter_23_LC_15_31_6/in3              LogicCell40_SEQ_MODE_1000      0              8021  -4652  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_23_LC_15_31_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_22_LC_15_31_5/in3
Capture Clock    : II_1.counter_22_LC_15_31_5/clk
Setup Constraint : 664p
Path slack       : -4526p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               4376
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   7895
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
II_1.counter_12_LC_15_30_3/carryin          LogicCell40_SEQ_MODE_1000      0              6177  -5354  RISE       1
II_1.counter_12_LC_15_30_3/carryout         LogicCell40_SEQ_MODE_1000    126              6303  -5354  RISE       2
II_1.counter_13_LC_15_30_4/carryin          LogicCell40_SEQ_MODE_1000      0              6303  -5354  RISE       1
II_1.counter_13_LC_15_30_4/carryout         LogicCell40_SEQ_MODE_1000    126              6429  -5354  RISE       2
II_1.counter_14_LC_15_30_5/carryin          LogicCell40_SEQ_MODE_1000      0              6429  -5354  RISE       1
II_1.counter_14_LC_15_30_5/carryout         LogicCell40_SEQ_MODE_1000    126              6556  -5354  RISE       2
II_1.counter_15_LC_15_30_6/carryin          LogicCell40_SEQ_MODE_1000      0              6556  -5354  RISE       1
II_1.counter_15_LC_15_30_6/carryout         LogicCell40_SEQ_MODE_1000    126              6682  -5354  RISE       2
II_1.counter_16_LC_15_30_7/carryin          LogicCell40_SEQ_MODE_1000      0              6682  -5354  RISE       1
II_1.counter_16_LC_15_30_7/carryout         LogicCell40_SEQ_MODE_1000    126              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitin             ICE_CARRY_IN_MUX               0              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitout            ICE_CARRY_IN_MUX             196              7004  -5354  RISE       2
II_1.counter_17_LC_15_31_0/carryin          LogicCell40_SEQ_MODE_1000      0              7004  -5354  RISE       1
II_1.counter_17_LC_15_31_0/carryout         LogicCell40_SEQ_MODE_1000    126              7131  -5354  RISE       2
II_1.counter_18_LC_15_31_1/carryin          LogicCell40_SEQ_MODE_1000      0              7131  -5354  RISE       1
II_1.counter_18_LC_15_31_1/carryout         LogicCell40_SEQ_MODE_1000    126              7257  -5354  RISE       2
II_1.counter_19_LC_15_31_2/carryin          LogicCell40_SEQ_MODE_1000      0              7257  -5354  RISE       1
II_1.counter_19_LC_15_31_2/carryout         LogicCell40_SEQ_MODE_1000    126              7383  -5354  RISE       2
II_1.counter_20_LC_15_31_3/carryin          LogicCell40_SEQ_MODE_1000      0              7383  -5354  RISE       1
II_1.counter_20_LC_15_31_3/carryout         LogicCell40_SEQ_MODE_1000    126              7509  -5354  RISE       2
II_1.counter_21_LC_15_31_4/carryin          LogicCell40_SEQ_MODE_1000      0              7509  -5354  RISE       1
II_1.counter_21_LC_15_31_4/carryout         LogicCell40_SEQ_MODE_1000    126              7636  -5354  RISE       2
I__295/I                                    InMux                          0              7636  -4526  RISE       1
I__295/O                                    InMux                        259              7895  -4526  RISE       1
II_1.counter_22_LC_15_31_5/in3              LogicCell40_SEQ_MODE_1000      0              7895  -4526  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_22_LC_15_31_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_24_LC_15_31_7/lcout
Path End         : II_2.outputs_0_LC_13_29_7/ce
Capture Clock    : II_2.outputs_0_LC_13_29_7/clk
Setup Constraint : 664p
Path slack       : -4491p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3643

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               4615
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8134
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_24_LC_15_31_7/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -4786  RISE       7
I__586/I                                   LocalMux                       0              3519  -4589  RISE       1
I__586/O                                   LocalMux                     330              3848  -4589  RISE       1
I__592/I                                   InMux                          0              3848  -4589  RISE       1
I__592/O                                   InMux                        259              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/in0    LogicCell40_SEQ_MODE_0000      0              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -4589  RISE       3
I__332/I                                   LocalMux                       0              4557  -4491  RISE       1
I__332/O                                   LocalMux                     330              4886  -4491  RISE       1
I__335/I                                   InMux                          0              4886  -4491  RISE       1
I__335/O                                   InMux                        259              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/in0    LogicCell40_SEQ_MODE_0000      0              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/lcout  LogicCell40_SEQ_MODE_0000    449              5595  -4491  RISE       1
I__154/I                                   LocalMux                       0              5595  -4491  RISE       1
I__154/O                                   LocalMux                     330              5924  -4491  RISE       1
I__155/I                                   InMux                          0              5924  -4491  RISE       1
I__155/O                                   InMux                        259              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in3    LogicCell40_SEQ_MODE_0000      0              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    316              6499  -4491  RISE       9
I__149/I                                   Odrv4                          0              6499  -4491  RISE       1
I__149/O                                   Odrv4                        351              6850  -4491  RISE       1
I__151/I                                   Span4Mux_v                     0              6850  -4491  RISE       1
I__151/O                                   Span4Mux_v                   351              7201  -4491  RISE       1
I__152/I                                   LocalMux                       0              7201  -4491  RISE       1
I__152/O                                   LocalMux                     330              7530  -4491  RISE       1
I__153/I                                   CEMux                          0              7530  -4491  RISE       1
I__153/O                                   CEMux                        603              8134  -4491  RISE       1
II_2.outputs_0_LC_13_29_7/ce               LogicCell40_SEQ_MODE_1000      0              8134  -4491  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_0_LC_13_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_24_LC_15_31_7/lcout
Path End         : II_3.counter_0_LC_13_29_6/ce
Capture Clock    : II_3.counter_0_LC_13_29_6/clk
Setup Constraint : 664p
Path slack       : -4491p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3643

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               4615
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8134
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_24_LC_15_31_7/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -4786  RISE       7
I__586/I                                   LocalMux                       0              3519  -4589  RISE       1
I__586/O                                   LocalMux                     330              3848  -4589  RISE       1
I__592/I                                   InMux                          0              3848  -4589  RISE       1
I__592/O                                   InMux                        259              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/in0    LogicCell40_SEQ_MODE_0000      0              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -4589  RISE       3
I__332/I                                   LocalMux                       0              4557  -4491  RISE       1
I__332/O                                   LocalMux                     330              4886  -4491  RISE       1
I__335/I                                   InMux                          0              4886  -4491  RISE       1
I__335/O                                   InMux                        259              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/in0    LogicCell40_SEQ_MODE_0000      0              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/lcout  LogicCell40_SEQ_MODE_0000    449              5595  -4491  RISE       1
I__154/I                                   LocalMux                       0              5595  -4491  RISE       1
I__154/O                                   LocalMux                     330              5924  -4491  RISE       1
I__155/I                                   InMux                          0              5924  -4491  RISE       1
I__155/O                                   InMux                        259              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in3    LogicCell40_SEQ_MODE_0000      0              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    316              6499  -4491  RISE       9
I__149/I                                   Odrv4                          0              6499  -4491  RISE       1
I__149/O                                   Odrv4                        351              6850  -4491  RISE       1
I__151/I                                   Span4Mux_v                     0              6850  -4491  RISE       1
I__151/O                                   Span4Mux_v                   351              7201  -4491  RISE       1
I__152/I                                   LocalMux                       0              7201  -4491  RISE       1
I__152/O                                   LocalMux                     330              7530  -4491  RISE       1
I__153/I                                   CEMux                          0              7530  -4491  RISE       1
I__153/O                                   CEMux                        603              8134  -4491  RISE       1
II_3.counter_0_LC_13_29_6/ce               LogicCell40_SEQ_MODE_1000      0              8134  -4491  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_0_LC_13_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_24_LC_15_31_7/lcout
Path End         : II_3.counter_2_LC_13_29_5/ce
Capture Clock    : II_3.counter_2_LC_13_29_5/clk
Setup Constraint : 664p
Path slack       : -4491p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3643

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               4615
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8134
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_24_LC_15_31_7/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -4786  RISE       7
I__586/I                                   LocalMux                       0              3519  -4589  RISE       1
I__586/O                                   LocalMux                     330              3848  -4589  RISE       1
I__592/I                                   InMux                          0              3848  -4589  RISE       1
I__592/O                                   InMux                        259              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/in0    LogicCell40_SEQ_MODE_0000      0              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -4589  RISE       3
I__332/I                                   LocalMux                       0              4557  -4491  RISE       1
I__332/O                                   LocalMux                     330              4886  -4491  RISE       1
I__335/I                                   InMux                          0              4886  -4491  RISE       1
I__335/O                                   InMux                        259              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/in0    LogicCell40_SEQ_MODE_0000      0              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/lcout  LogicCell40_SEQ_MODE_0000    449              5595  -4491  RISE       1
I__154/I                                   LocalMux                       0              5595  -4491  RISE       1
I__154/O                                   LocalMux                     330              5924  -4491  RISE       1
I__155/I                                   InMux                          0              5924  -4491  RISE       1
I__155/O                                   InMux                        259              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in3    LogicCell40_SEQ_MODE_0000      0              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    316              6499  -4491  RISE       9
I__149/I                                   Odrv4                          0              6499  -4491  RISE       1
I__149/O                                   Odrv4                        351              6850  -4491  RISE       1
I__151/I                                   Span4Mux_v                     0              6850  -4491  RISE       1
I__151/O                                   Span4Mux_v                   351              7201  -4491  RISE       1
I__152/I                                   LocalMux                       0              7201  -4491  RISE       1
I__152/O                                   LocalMux                     330              7530  -4491  RISE       1
I__153/I                                   CEMux                          0              7530  -4491  RISE       1
I__153/O                                   CEMux                        603              8134  -4491  RISE       1
II_3.counter_2_LC_13_29_5/ce               LogicCell40_SEQ_MODE_1000      0              8134  -4491  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_2_LC_13_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_24_LC_15_31_7/lcout
Path End         : II_3.counter_1_LC_13_29_4/ce
Capture Clock    : II_3.counter_1_LC_13_29_4/clk
Setup Constraint : 664p
Path slack       : -4491p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3643

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               4615
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8134
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_24_LC_15_31_7/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -4786  RISE       7
I__586/I                                   LocalMux                       0              3519  -4589  RISE       1
I__586/O                                   LocalMux                     330              3848  -4589  RISE       1
I__592/I                                   InMux                          0              3848  -4589  RISE       1
I__592/O                                   InMux                        259              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/in0    LogicCell40_SEQ_MODE_0000      0              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -4589  RISE       3
I__332/I                                   LocalMux                       0              4557  -4491  RISE       1
I__332/O                                   LocalMux                     330              4886  -4491  RISE       1
I__335/I                                   InMux                          0              4886  -4491  RISE       1
I__335/O                                   InMux                        259              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/in0    LogicCell40_SEQ_MODE_0000      0              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/lcout  LogicCell40_SEQ_MODE_0000    449              5595  -4491  RISE       1
I__154/I                                   LocalMux                       0              5595  -4491  RISE       1
I__154/O                                   LocalMux                     330              5924  -4491  RISE       1
I__155/I                                   InMux                          0              5924  -4491  RISE       1
I__155/O                                   InMux                        259              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in3    LogicCell40_SEQ_MODE_0000      0              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    316              6499  -4491  RISE       9
I__149/I                                   Odrv4                          0              6499  -4491  RISE       1
I__149/O                                   Odrv4                        351              6850  -4491  RISE       1
I__151/I                                   Span4Mux_v                     0              6850  -4491  RISE       1
I__151/O                                   Span4Mux_v                   351              7201  -4491  RISE       1
I__152/I                                   LocalMux                       0              7201  -4491  RISE       1
I__152/O                                   LocalMux                     330              7530  -4491  RISE       1
I__153/I                                   CEMux                          0              7530  -4491  RISE       1
I__153/O                                   CEMux                        603              8134  -4491  RISE       1
II_3.counter_1_LC_13_29_4/ce               LogicCell40_SEQ_MODE_1000      0              8134  -4491  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_1_LC_13_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_24_LC_15_31_7/lcout
Path End         : II_2.counter_2_LC_13_29_3/ce
Capture Clock    : II_2.counter_2_LC_13_29_3/clk
Setup Constraint : 664p
Path slack       : -4491p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3643

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               4615
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8134
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_24_LC_15_31_7/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -4786  RISE       7
I__586/I                                   LocalMux                       0              3519  -4589  RISE       1
I__586/O                                   LocalMux                     330              3848  -4589  RISE       1
I__592/I                                   InMux                          0              3848  -4589  RISE       1
I__592/O                                   InMux                        259              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/in0    LogicCell40_SEQ_MODE_0000      0              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -4589  RISE       3
I__332/I                                   LocalMux                       0              4557  -4491  RISE       1
I__332/O                                   LocalMux                     330              4886  -4491  RISE       1
I__335/I                                   InMux                          0              4886  -4491  RISE       1
I__335/O                                   InMux                        259              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/in0    LogicCell40_SEQ_MODE_0000      0              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/lcout  LogicCell40_SEQ_MODE_0000    449              5595  -4491  RISE       1
I__154/I                                   LocalMux                       0              5595  -4491  RISE       1
I__154/O                                   LocalMux                     330              5924  -4491  RISE       1
I__155/I                                   InMux                          0              5924  -4491  RISE       1
I__155/O                                   InMux                        259              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in3    LogicCell40_SEQ_MODE_0000      0              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    316              6499  -4491  RISE       9
I__149/I                                   Odrv4                          0              6499  -4491  RISE       1
I__149/O                                   Odrv4                        351              6850  -4491  RISE       1
I__151/I                                   Span4Mux_v                     0              6850  -4491  RISE       1
I__151/O                                   Span4Mux_v                   351              7201  -4491  RISE       1
I__152/I                                   LocalMux                       0              7201  -4491  RISE       1
I__152/O                                   LocalMux                     330              7530  -4491  RISE       1
I__153/I                                   CEMux                          0              7530  -4491  RISE       1
I__153/O                                   CEMux                        603              8134  -4491  RISE       1
II_2.counter_2_LC_13_29_3/ce               LogicCell40_SEQ_MODE_1000      0              8134  -4491  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_24_LC_15_31_7/lcout
Path End         : II_2.outputs_1_LC_13_29_2/ce
Capture Clock    : II_2.outputs_1_LC_13_29_2/clk
Setup Constraint : 664p
Path slack       : -4491p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3643

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               4615
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8134
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_24_LC_15_31_7/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -4786  RISE       7
I__586/I                                   LocalMux                       0              3519  -4589  RISE       1
I__586/O                                   LocalMux                     330              3848  -4589  RISE       1
I__592/I                                   InMux                          0              3848  -4589  RISE       1
I__592/O                                   InMux                        259              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/in0    LogicCell40_SEQ_MODE_0000      0              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -4589  RISE       3
I__332/I                                   LocalMux                       0              4557  -4491  RISE       1
I__332/O                                   LocalMux                     330              4886  -4491  RISE       1
I__335/I                                   InMux                          0              4886  -4491  RISE       1
I__335/O                                   InMux                        259              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/in0    LogicCell40_SEQ_MODE_0000      0              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/lcout  LogicCell40_SEQ_MODE_0000    449              5595  -4491  RISE       1
I__154/I                                   LocalMux                       0              5595  -4491  RISE       1
I__154/O                                   LocalMux                     330              5924  -4491  RISE       1
I__155/I                                   InMux                          0              5924  -4491  RISE       1
I__155/O                                   InMux                        259              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in3    LogicCell40_SEQ_MODE_0000      0              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    316              6499  -4491  RISE       9
I__149/I                                   Odrv4                          0              6499  -4491  RISE       1
I__149/O                                   Odrv4                        351              6850  -4491  RISE       1
I__151/I                                   Span4Mux_v                     0              6850  -4491  RISE       1
I__151/O                                   Span4Mux_v                   351              7201  -4491  RISE       1
I__152/I                                   LocalMux                       0              7201  -4491  RISE       1
I__152/O                                   LocalMux                     330              7530  -4491  RISE       1
I__153/I                                   CEMux                          0              7530  -4491  RISE       1
I__153/O                                   CEMux                        603              8134  -4491  RISE       1
II_2.outputs_1_LC_13_29_2/ce               LogicCell40_SEQ_MODE_1000      0              8134  -4491  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_1_LC_13_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_24_LC_15_31_7/lcout
Path End         : II_2.counter_0_LC_13_29_1/ce
Capture Clock    : II_2.counter_0_LC_13_29_1/clk
Setup Constraint : 664p
Path slack       : -4491p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3643

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               4615
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8134
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_24_LC_15_31_7/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -4786  RISE       7
I__586/I                                   LocalMux                       0              3519  -4589  RISE       1
I__586/O                                   LocalMux                     330              3848  -4589  RISE       1
I__592/I                                   InMux                          0              3848  -4589  RISE       1
I__592/O                                   InMux                        259              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/in0    LogicCell40_SEQ_MODE_0000      0              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -4589  RISE       3
I__332/I                                   LocalMux                       0              4557  -4491  RISE       1
I__332/O                                   LocalMux                     330              4886  -4491  RISE       1
I__335/I                                   InMux                          0              4886  -4491  RISE       1
I__335/O                                   InMux                        259              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/in0    LogicCell40_SEQ_MODE_0000      0              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/lcout  LogicCell40_SEQ_MODE_0000    449              5595  -4491  RISE       1
I__154/I                                   LocalMux                       0              5595  -4491  RISE       1
I__154/O                                   LocalMux                     330              5924  -4491  RISE       1
I__155/I                                   InMux                          0              5924  -4491  RISE       1
I__155/O                                   InMux                        259              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in3    LogicCell40_SEQ_MODE_0000      0              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    316              6499  -4491  RISE       9
I__149/I                                   Odrv4                          0              6499  -4491  RISE       1
I__149/O                                   Odrv4                        351              6850  -4491  RISE       1
I__151/I                                   Span4Mux_v                     0              6850  -4491  RISE       1
I__151/O                                   Span4Mux_v                   351              7201  -4491  RISE       1
I__152/I                                   LocalMux                       0              7201  -4491  RISE       1
I__152/O                                   LocalMux                     330              7530  -4491  RISE       1
I__153/I                                   CEMux                          0              7530  -4491  RISE       1
I__153/O                                   CEMux                        603              8134  -4491  RISE       1
II_2.counter_0_LC_13_29_1/ce               LogicCell40_SEQ_MODE_1000      0              8134  -4491  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_24_LC_15_31_7/lcout
Path End         : II_2.counter_1_LC_13_29_0/ce
Capture Clock    : II_2.counter_1_LC_13_29_0/clk
Setup Constraint : 664p
Path slack       : -4491p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3643

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               4615
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   8134
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_24_LC_15_31_7/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -4786  RISE       7
I__586/I                                   LocalMux                       0              3519  -4589  RISE       1
I__586/O                                   LocalMux                     330              3848  -4589  RISE       1
I__592/I                                   InMux                          0              3848  -4589  RISE       1
I__592/O                                   InMux                        259              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/in0    LogicCell40_SEQ_MODE_0000      0              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -4589  RISE       3
I__332/I                                   LocalMux                       0              4557  -4491  RISE       1
I__332/O                                   LocalMux                     330              4886  -4491  RISE       1
I__335/I                                   InMux                          0              4886  -4491  RISE       1
I__335/O                                   InMux                        259              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/in0    LogicCell40_SEQ_MODE_0000      0              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/lcout  LogicCell40_SEQ_MODE_0000    449              5595  -4491  RISE       1
I__154/I                                   LocalMux                       0              5595  -4491  RISE       1
I__154/O                                   LocalMux                     330              5924  -4491  RISE       1
I__155/I                                   InMux                          0              5924  -4491  RISE       1
I__155/O                                   InMux                        259              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in3    LogicCell40_SEQ_MODE_0000      0              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    316              6499  -4491  RISE       9
I__149/I                                   Odrv4                          0              6499  -4491  RISE       1
I__149/O                                   Odrv4                        351              6850  -4491  RISE       1
I__151/I                                   Span4Mux_v                     0              6850  -4491  RISE       1
I__151/O                                   Span4Mux_v                   351              7201  -4491  RISE       1
I__152/I                                   LocalMux                       0              7201  -4491  RISE       1
I__152/O                                   LocalMux                     330              7530  -4491  RISE       1
I__153/I                                   CEMux                          0              7530  -4491  RISE       1
I__153/O                                   CEMux                        603              8134  -4491  RISE       1
II_2.counter_1_LC_13_29_0/ce               LogicCell40_SEQ_MODE_1000      0              8134  -4491  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_21_LC_15_31_4/in3
Capture Clock    : II_1.counter_21_LC_15_31_4/clk
Setup Constraint : 664p
Path slack       : -4400p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               4250
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   7769
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
II_1.counter_12_LC_15_30_3/carryin          LogicCell40_SEQ_MODE_1000      0              6177  -5354  RISE       1
II_1.counter_12_LC_15_30_3/carryout         LogicCell40_SEQ_MODE_1000    126              6303  -5354  RISE       2
II_1.counter_13_LC_15_30_4/carryin          LogicCell40_SEQ_MODE_1000      0              6303  -5354  RISE       1
II_1.counter_13_LC_15_30_4/carryout         LogicCell40_SEQ_MODE_1000    126              6429  -5354  RISE       2
II_1.counter_14_LC_15_30_5/carryin          LogicCell40_SEQ_MODE_1000      0              6429  -5354  RISE       1
II_1.counter_14_LC_15_30_5/carryout         LogicCell40_SEQ_MODE_1000    126              6556  -5354  RISE       2
II_1.counter_15_LC_15_30_6/carryin          LogicCell40_SEQ_MODE_1000      0              6556  -5354  RISE       1
II_1.counter_15_LC_15_30_6/carryout         LogicCell40_SEQ_MODE_1000    126              6682  -5354  RISE       2
II_1.counter_16_LC_15_30_7/carryin          LogicCell40_SEQ_MODE_1000      0              6682  -5354  RISE       1
II_1.counter_16_LC_15_30_7/carryout         LogicCell40_SEQ_MODE_1000    126              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitin             ICE_CARRY_IN_MUX               0              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitout            ICE_CARRY_IN_MUX             196              7004  -5354  RISE       2
II_1.counter_17_LC_15_31_0/carryin          LogicCell40_SEQ_MODE_1000      0              7004  -5354  RISE       1
II_1.counter_17_LC_15_31_0/carryout         LogicCell40_SEQ_MODE_1000    126              7131  -5354  RISE       2
II_1.counter_18_LC_15_31_1/carryin          LogicCell40_SEQ_MODE_1000      0              7131  -5354  RISE       1
II_1.counter_18_LC_15_31_1/carryout         LogicCell40_SEQ_MODE_1000    126              7257  -5354  RISE       2
II_1.counter_19_LC_15_31_2/carryin          LogicCell40_SEQ_MODE_1000      0              7257  -5354  RISE       1
II_1.counter_19_LC_15_31_2/carryout         LogicCell40_SEQ_MODE_1000    126              7383  -5354  RISE       2
II_1.counter_20_LC_15_31_3/carryin          LogicCell40_SEQ_MODE_1000      0              7383  -5354  RISE       1
II_1.counter_20_LC_15_31_3/carryout         LogicCell40_SEQ_MODE_1000    126              7509  -5354  RISE       2
I__296/I                                    InMux                          0              7509  -4400  RISE       1
I__296/O                                    InMux                        259              7769  -4400  RISE       1
II_1.counter_21_LC_15_31_4/in3              LogicCell40_SEQ_MODE_1000      0              7769  -4400  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_21_LC_15_31_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_20_LC_15_31_3/in3
Capture Clock    : II_1.counter_20_LC_15_31_3/clk
Setup Constraint : 664p
Path slack       : -4274p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               4124
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   7643
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
II_1.counter_12_LC_15_30_3/carryin          LogicCell40_SEQ_MODE_1000      0              6177  -5354  RISE       1
II_1.counter_12_LC_15_30_3/carryout         LogicCell40_SEQ_MODE_1000    126              6303  -5354  RISE       2
II_1.counter_13_LC_15_30_4/carryin          LogicCell40_SEQ_MODE_1000      0              6303  -5354  RISE       1
II_1.counter_13_LC_15_30_4/carryout         LogicCell40_SEQ_MODE_1000    126              6429  -5354  RISE       2
II_1.counter_14_LC_15_30_5/carryin          LogicCell40_SEQ_MODE_1000      0              6429  -5354  RISE       1
II_1.counter_14_LC_15_30_5/carryout         LogicCell40_SEQ_MODE_1000    126              6556  -5354  RISE       2
II_1.counter_15_LC_15_30_6/carryin          LogicCell40_SEQ_MODE_1000      0              6556  -5354  RISE       1
II_1.counter_15_LC_15_30_6/carryout         LogicCell40_SEQ_MODE_1000    126              6682  -5354  RISE       2
II_1.counter_16_LC_15_30_7/carryin          LogicCell40_SEQ_MODE_1000      0              6682  -5354  RISE       1
II_1.counter_16_LC_15_30_7/carryout         LogicCell40_SEQ_MODE_1000    126              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitin             ICE_CARRY_IN_MUX               0              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitout            ICE_CARRY_IN_MUX             196              7004  -5354  RISE       2
II_1.counter_17_LC_15_31_0/carryin          LogicCell40_SEQ_MODE_1000      0              7004  -5354  RISE       1
II_1.counter_17_LC_15_31_0/carryout         LogicCell40_SEQ_MODE_1000    126              7131  -5354  RISE       2
II_1.counter_18_LC_15_31_1/carryin          LogicCell40_SEQ_MODE_1000      0              7131  -5354  RISE       1
II_1.counter_18_LC_15_31_1/carryout         LogicCell40_SEQ_MODE_1000    126              7257  -5354  RISE       2
II_1.counter_19_LC_15_31_2/carryin          LogicCell40_SEQ_MODE_1000      0              7257  -5354  RISE       1
II_1.counter_19_LC_15_31_2/carryout         LogicCell40_SEQ_MODE_1000    126              7383  -5354  RISE       2
I__297/I                                    InMux                          0              7383  -4274  RISE       1
I__297/O                                    InMux                        259              7643  -4274  RISE       1
II_1.counter_20_LC_15_31_3/in3              LogicCell40_SEQ_MODE_1000      0              7643  -4274  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_20_LC_15_31_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_19_LC_15_31_2/in3
Capture Clock    : II_1.counter_19_LC_15_31_2/clk
Setup Constraint : 664p
Path slack       : -4147p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3997
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   7516
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
II_1.counter_12_LC_15_30_3/carryin          LogicCell40_SEQ_MODE_1000      0              6177  -5354  RISE       1
II_1.counter_12_LC_15_30_3/carryout         LogicCell40_SEQ_MODE_1000    126              6303  -5354  RISE       2
II_1.counter_13_LC_15_30_4/carryin          LogicCell40_SEQ_MODE_1000      0              6303  -5354  RISE       1
II_1.counter_13_LC_15_30_4/carryout         LogicCell40_SEQ_MODE_1000    126              6429  -5354  RISE       2
II_1.counter_14_LC_15_30_5/carryin          LogicCell40_SEQ_MODE_1000      0              6429  -5354  RISE       1
II_1.counter_14_LC_15_30_5/carryout         LogicCell40_SEQ_MODE_1000    126              6556  -5354  RISE       2
II_1.counter_15_LC_15_30_6/carryin          LogicCell40_SEQ_MODE_1000      0              6556  -5354  RISE       1
II_1.counter_15_LC_15_30_6/carryout         LogicCell40_SEQ_MODE_1000    126              6682  -5354  RISE       2
II_1.counter_16_LC_15_30_7/carryin          LogicCell40_SEQ_MODE_1000      0              6682  -5354  RISE       1
II_1.counter_16_LC_15_30_7/carryout         LogicCell40_SEQ_MODE_1000    126              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitin             ICE_CARRY_IN_MUX               0              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitout            ICE_CARRY_IN_MUX             196              7004  -5354  RISE       2
II_1.counter_17_LC_15_31_0/carryin          LogicCell40_SEQ_MODE_1000      0              7004  -5354  RISE       1
II_1.counter_17_LC_15_31_0/carryout         LogicCell40_SEQ_MODE_1000    126              7131  -5354  RISE       2
II_1.counter_18_LC_15_31_1/carryin          LogicCell40_SEQ_MODE_1000      0              7131  -5354  RISE       1
II_1.counter_18_LC_15_31_1/carryout         LogicCell40_SEQ_MODE_1000    126              7257  -5354  RISE       2
I__298/I                                    InMux                          0              7257  -4147  RISE       1
I__298/O                                    InMux                        259              7516  -4147  RISE       1
II_1.counter_19_LC_15_31_2/in3              LogicCell40_SEQ_MODE_1000      0              7516  -4147  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_19_LC_15_31_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_18_LC_15_31_1/in3
Capture Clock    : II_1.counter_18_LC_15_31_1/clk
Setup Constraint : 664p
Path slack       : -4021p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3871
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   7390
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
II_1.counter_12_LC_15_30_3/carryin          LogicCell40_SEQ_MODE_1000      0              6177  -5354  RISE       1
II_1.counter_12_LC_15_30_3/carryout         LogicCell40_SEQ_MODE_1000    126              6303  -5354  RISE       2
II_1.counter_13_LC_15_30_4/carryin          LogicCell40_SEQ_MODE_1000      0              6303  -5354  RISE       1
II_1.counter_13_LC_15_30_4/carryout         LogicCell40_SEQ_MODE_1000    126              6429  -5354  RISE       2
II_1.counter_14_LC_15_30_5/carryin          LogicCell40_SEQ_MODE_1000      0              6429  -5354  RISE       1
II_1.counter_14_LC_15_30_5/carryout         LogicCell40_SEQ_MODE_1000    126              6556  -5354  RISE       2
II_1.counter_15_LC_15_30_6/carryin          LogicCell40_SEQ_MODE_1000      0              6556  -5354  RISE       1
II_1.counter_15_LC_15_30_6/carryout         LogicCell40_SEQ_MODE_1000    126              6682  -5354  RISE       2
II_1.counter_16_LC_15_30_7/carryin          LogicCell40_SEQ_MODE_1000      0              6682  -5354  RISE       1
II_1.counter_16_LC_15_30_7/carryout         LogicCell40_SEQ_MODE_1000    126              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitin             ICE_CARRY_IN_MUX               0              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitout            ICE_CARRY_IN_MUX             196              7004  -5354  RISE       2
II_1.counter_17_LC_15_31_0/carryin          LogicCell40_SEQ_MODE_1000      0              7004  -5354  RISE       1
II_1.counter_17_LC_15_31_0/carryout         LogicCell40_SEQ_MODE_1000    126              7131  -5354  RISE       2
I__299/I                                    InMux                          0              7131  -4021  RISE       1
I__299/O                                    InMux                        259              7390  -4021  RISE       1
II_1.counter_18_LC_15_31_1/in3              LogicCell40_SEQ_MODE_1000      0              7390  -4021  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_18_LC_15_31_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_8_LC_15_29_7/lcout
Path End         : II_1.clock_out_LC_16_30_3/in2
Capture Clock    : II_1.clock_out_LC_16_30_3/clk
Setup Constraint : 664p
Path slack       : -3895p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -323
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3320

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3696
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   7215
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_8_LC_15_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_8_LC_15_29_7/lcout        LogicCell40_SEQ_MODE_1000    540              3519  -4484  RISE       5
I__377/I                               LocalMux                       0              3519  -3895  RISE       1
I__377/O                               LocalMux                     330              3848  -3895  RISE       1
I__382/I                               InMux                          0              3848  -3895  RISE       1
I__382/O                               InMux                        259              4108  -3895  RISE       1
II_1.clock_out_RNO_4_LC_14_30_4/in0    LogicCell40_SEQ_MODE_0000      0              4108  -3895  RISE       1
II_1.clock_out_RNO_4_LC_14_30_4/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -3895  RISE       1
I__166/I                               LocalMux                       0              4557  -3895  RISE       1
I__166/O                               LocalMux                     330              4886  -3895  RISE       1
I__167/I                               InMux                          0              4886  -3895  RISE       1
I__167/O                               InMux                        259              5146  -3895  RISE       1
II_1.clock_out_RNO_3_LC_14_30_1/in0    LogicCell40_SEQ_MODE_0000      0              5146  -3895  RISE       1
II_1.clock_out_RNO_3_LC_14_30_1/lcout  LogicCell40_SEQ_MODE_0000    449              5595  -3895  RISE       1
I__342/I                               Odrv4                          0              5595  -3895  RISE       1
I__342/O                               Odrv4                        351              5945  -3895  RISE       1
I__343/I                               Span4Mux_h                     0              5945  -3895  RISE       1
I__343/O                               Span4Mux_h                   302              6247  -3895  RISE       1
I__344/I                               LocalMux                       0              6247  -3895  RISE       1
I__344/O                               LocalMux                     330              6577  -3895  RISE       1
I__345/I                               InMux                          0              6577  -3895  RISE       1
I__345/O                               InMux                        259              6836  -3895  RISE       1
II_1.clock_out_RNO_1_LC_16_30_2/in1    LogicCell40_SEQ_MODE_0000      0              6836  -3895  RISE       1
II_1.clock_out_RNO_1_LC_16_30_2/ltout  LogicCell40_SEQ_MODE_0000    379              7215  -3895  FALL       1
I__331/I                               CascadeMux                     0              7215  -3895  FALL       1
I__331/O                               CascadeMux                     0              7215  -3895  FALL       1
II_1.clock_out_LC_16_30_3/in2          LogicCell40_SEQ_MODE_1000      0              7215  -3895  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_17_LC_15_31_0/in3
Capture Clock    : II_1.counter_17_LC_15_31_0/clk
Setup Constraint : 664p
Path slack       : -3895p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3745
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   7264
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
II_1.counter_12_LC_15_30_3/carryin          LogicCell40_SEQ_MODE_1000      0              6177  -5354  RISE       1
II_1.counter_12_LC_15_30_3/carryout         LogicCell40_SEQ_MODE_1000    126              6303  -5354  RISE       2
II_1.counter_13_LC_15_30_4/carryin          LogicCell40_SEQ_MODE_1000      0              6303  -5354  RISE       1
II_1.counter_13_LC_15_30_4/carryout         LogicCell40_SEQ_MODE_1000    126              6429  -5354  RISE       2
II_1.counter_14_LC_15_30_5/carryin          LogicCell40_SEQ_MODE_1000      0              6429  -5354  RISE       1
II_1.counter_14_LC_15_30_5/carryout         LogicCell40_SEQ_MODE_1000    126              6556  -5354  RISE       2
II_1.counter_15_LC_15_30_6/carryin          LogicCell40_SEQ_MODE_1000      0              6556  -5354  RISE       1
II_1.counter_15_LC_15_30_6/carryout         LogicCell40_SEQ_MODE_1000    126              6682  -5354  RISE       2
II_1.counter_16_LC_15_30_7/carryin          LogicCell40_SEQ_MODE_1000      0              6682  -5354  RISE       1
II_1.counter_16_LC_15_30_7/carryout         LogicCell40_SEQ_MODE_1000    126              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitin             ICE_CARRY_IN_MUX               0              6808  -5354  RISE       1
IN_MUX_bfv_15_31_0_/carryinitout            ICE_CARRY_IN_MUX             196              7004  -5354  RISE       2
I__300/I                                    InMux                          0              7004  -3895  RISE       1
I__300/O                                    InMux                        259              7264  -3895  RISE       1
II_1.counter_17_LC_15_31_0/in3              LogicCell40_SEQ_MODE_1000      0              7264  -3895  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_17_LC_15_31_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_24_LC_15_31_7/lcout
Path End         : II_3.outputs_0_LC_13_31_0/in1
Capture Clock    : II_3.outputs_0_LC_13_31_0/clk
Setup Constraint : 664p
Path slack       : -3846p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3570
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   7089
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_24_LC_15_31_7/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -4786  RISE       7
I__586/I                                   LocalMux                       0              3519  -4589  RISE       1
I__586/O                                   LocalMux                     330              3848  -4589  RISE       1
I__592/I                                   InMux                          0              3848  -4589  RISE       1
I__592/O                                   InMux                        259              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/in0    LogicCell40_SEQ_MODE_0000      0              4108  -4589  RISE       1
II_1.counter_RNIG1JB1_20_LC_14_31_2/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -4589  RISE       3
I__332/I                                   LocalMux                       0              4557  -4491  RISE       1
I__332/O                                   LocalMux                     330              4886  -4491  RISE       1
I__335/I                                   InMux                          0              4886  -4491  RISE       1
I__335/O                                   InMux                        259              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/in0    LogicCell40_SEQ_MODE_0000      0              5146  -4491  RISE       1
II_1.counter_RNIVSFM1_25_LC_13_30_1/lcout  LogicCell40_SEQ_MODE_0000    449              5595  -4491  RISE       1
I__154/I                                   LocalMux                       0              5595  -4491  RISE       1
I__154/O                                   LocalMux                     330              5924  -4491  RISE       1
I__155/I                                   InMux                          0              5924  -4491  RISE       1
I__155/O                                   InMux                        259              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in3    LogicCell40_SEQ_MODE_0000      0              6184  -4491  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    316              6499  -4491  RISE       9
I__148/I                                   LocalMux                       0              6499  -3846  RISE       1
I__148/O                                   LocalMux                     330              6829  -3846  RISE       1
I__150/I                                   InMux                          0              6829  -3846  RISE       1
I__150/O                                   InMux                        259              7089  -3846  RISE       1
II_3.outputs_0_LC_13_31_0/in1              LogicCell40_SEQ_MODE_1001      0              7089  -3846  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_16_LC_15_30_7/in3
Capture Clock    : II_1.counter_16_LC_15_30_7/clk
Setup Constraint : 664p
Path slack       : -3572p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3422
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6941
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
II_1.counter_12_LC_15_30_3/carryin          LogicCell40_SEQ_MODE_1000      0              6177  -5354  RISE       1
II_1.counter_12_LC_15_30_3/carryout         LogicCell40_SEQ_MODE_1000    126              6303  -5354  RISE       2
II_1.counter_13_LC_15_30_4/carryin          LogicCell40_SEQ_MODE_1000      0              6303  -5354  RISE       1
II_1.counter_13_LC_15_30_4/carryout         LogicCell40_SEQ_MODE_1000    126              6429  -5354  RISE       2
II_1.counter_14_LC_15_30_5/carryin          LogicCell40_SEQ_MODE_1000      0              6429  -5354  RISE       1
II_1.counter_14_LC_15_30_5/carryout         LogicCell40_SEQ_MODE_1000    126              6556  -5354  RISE       2
II_1.counter_15_LC_15_30_6/carryin          LogicCell40_SEQ_MODE_1000      0              6556  -5354  RISE       1
II_1.counter_15_LC_15_30_6/carryout         LogicCell40_SEQ_MODE_1000    126              6682  -5354  RISE       2
I__301/I                                    InMux                          0              6682  -3572  RISE       1
I__301/O                                    InMux                        259              6941  -3572  RISE       1
II_1.counter_16_LC_15_30_7/in3              LogicCell40_SEQ_MODE_1000      0              6941  -3572  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_15_LC_15_30_6/in3
Capture Clock    : II_1.counter_15_LC_15_30_6/clk
Setup Constraint : 664p
Path slack       : -3446p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3296
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6815
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
II_1.counter_12_LC_15_30_3/carryin          LogicCell40_SEQ_MODE_1000      0              6177  -5354  RISE       1
II_1.counter_12_LC_15_30_3/carryout         LogicCell40_SEQ_MODE_1000    126              6303  -5354  RISE       2
II_1.counter_13_LC_15_30_4/carryin          LogicCell40_SEQ_MODE_1000      0              6303  -5354  RISE       1
II_1.counter_13_LC_15_30_4/carryout         LogicCell40_SEQ_MODE_1000    126              6429  -5354  RISE       2
II_1.counter_14_LC_15_30_5/carryin          LogicCell40_SEQ_MODE_1000      0              6429  -5354  RISE       1
II_1.counter_14_LC_15_30_5/carryout         LogicCell40_SEQ_MODE_1000    126              6556  -5354  RISE       2
I__284/I                                    InMux                          0              6556  -3446  RISE       1
I__284/O                                    InMux                        259              6815  -3446  RISE       1
II_1.counter_15_LC_15_30_6/in3              LogicCell40_SEQ_MODE_1000      0              6815  -3446  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_15_LC_15_30_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : II_2.counter_1_LC_13_29_0/in0
Capture Clock    : II_2.counter_1_LC_13_29_0/clk
Setup Constraint : 83p
Path slack       : -3332p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#51)     83
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        2979
- Setup Time                                                      -470
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2592

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:F#4)      0
+ Launch Clock Source Latency                                              0
+ Data Path Delay                                                       5924
---------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                           5924
 
Data path
pin name                                                           model name                  delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516    N/A  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516   COMP  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__302/I                                                           GlobalMux                       0              2516   COMP  RISE       1
I__302/O                                                           GlobalMux                     154              2670   COMP  RISE       1
I__304/I                                                           ClkMux                          0              2670   COMP  RISE       1
I__304/O                                                           ClkMux                        309              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519   COMP  FALL       4
I__314/I                                                           Odrv4                           0              3519  -5142  FALL       1
I__314/O                                                           Odrv4                         372              3890  -5142  FALL       1
I__316/I                                                           Span4Mux_s2_v                   0              3890  -5142  FALL       1
I__316/O                                                           Span4Mux_s2_v                 252              4143  -5142  FALL       1
I__318/I                                                           LocalMux                        0              4143  -5142  FALL       1
I__318/O                                                           LocalMux                      309              4452  -5142  FALL       1
I__320/I                                                           InMux                           0              4452  -5142  FALL       1
I__320/O                                                           InMux                         217              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/in3                                          LogicCell40_SEQ_MODE_0000       0              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/lcout                                        LogicCell40_SEQ_MODE_0000     316              4985  -5142  RISE      11
I__212/I                                                           Odrv4                           0              4985  -3333  RISE       1
I__212/O                                                           Odrv4                         351              5335  -3333  RISE       1
I__216/I                                                           LocalMux                        0              5335  -3333  RISE       1
I__216/O                                                           LocalMux                      330              5665  -3333  RISE       1
I__218/I                                                           InMux                           0              5665  -3333  RISE       1
I__218/O                                                           InMux                         259              5924  -3333  RISE       1
II_2.counter_1_LC_13_29_0/in0                                      LogicCell40_SEQ_MODE_1000       0              5924  -3333  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : II_2.outputs_1_LC_13_29_2/in0
Capture Clock    : II_2.outputs_1_LC_13_29_2/clk
Setup Constraint : 83p
Path slack       : -3332p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#51)     83
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        2979
- Setup Time                                                      -470
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2592

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:F#4)      0
+ Launch Clock Source Latency                                              0
+ Data Path Delay                                                       5924
---------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                           5924
 
Data path
pin name                                                           model name                  delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516    N/A  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516   COMP  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__302/I                                                           GlobalMux                       0              2516   COMP  RISE       1
I__302/O                                                           GlobalMux                     154              2670   COMP  RISE       1
I__304/I                                                           ClkMux                          0              2670   COMP  RISE       1
I__304/O                                                           ClkMux                        309              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519   COMP  FALL       4
I__314/I                                                           Odrv4                           0              3519  -5142  FALL       1
I__314/O                                                           Odrv4                         372              3890  -5142  FALL       1
I__316/I                                                           Span4Mux_s2_v                   0              3890  -5142  FALL       1
I__316/O                                                           Span4Mux_s2_v                 252              4143  -5142  FALL       1
I__318/I                                                           LocalMux                        0              4143  -5142  FALL       1
I__318/O                                                           LocalMux                      309              4452  -5142  FALL       1
I__320/I                                                           InMux                           0              4452  -5142  FALL       1
I__320/O                                                           InMux                         217              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/in3                                          LogicCell40_SEQ_MODE_0000       0              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/lcout                                        LogicCell40_SEQ_MODE_0000     316              4985  -5142  RISE      11
I__212/I                                                           Odrv4                           0              4985  -3333  RISE       1
I__212/O                                                           Odrv4                         351              5335  -3333  RISE       1
I__216/I                                                           LocalMux                        0              5335  -3333  RISE       1
I__216/O                                                           LocalMux                      330              5665  -3333  RISE       1
I__221/I                                                           InMux                           0              5665  -3333  RISE       1
I__221/O                                                           InMux                         259              5924  -3333  RISE       1
II_2.outputs_1_LC_13_29_2/in0                                      LogicCell40_SEQ_MODE_1000       0              5924  -3333  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_1_LC_13_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : II_3.counter_0_LC_13_29_6/in0
Capture Clock    : II_3.counter_0_LC_13_29_6/clk
Setup Constraint : 83p
Path slack       : -3332p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#51)     83
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        2979
- Setup Time                                                      -470
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2592

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:F#4)      0
+ Launch Clock Source Latency                                              0
+ Data Path Delay                                                       5924
---------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                           5924
 
Data path
pin name                                                           model name                  delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516    N/A  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516   COMP  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__302/I                                                           GlobalMux                       0              2516   COMP  RISE       1
I__302/O                                                           GlobalMux                     154              2670   COMP  RISE       1
I__304/I                                                           ClkMux                          0              2670   COMP  RISE       1
I__304/O                                                           ClkMux                        309              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519   COMP  FALL       4
I__314/I                                                           Odrv4                           0              3519  -5142  FALL       1
I__314/O                                                           Odrv4                         372              3890  -5142  FALL       1
I__316/I                                                           Span4Mux_s2_v                   0              3890  -5142  FALL       1
I__316/O                                                           Span4Mux_s2_v                 252              4143  -5142  FALL       1
I__318/I                                                           LocalMux                        0              4143  -5142  FALL       1
I__318/O                                                           LocalMux                      309              4452  -5142  FALL       1
I__320/I                                                           InMux                           0              4452  -5142  FALL       1
I__320/O                                                           InMux                         217              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/in3                                          LogicCell40_SEQ_MODE_0000       0              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/lcout                                        LogicCell40_SEQ_MODE_0000     316              4985  -5142  RISE      11
I__212/I                                                           Odrv4                           0              4985  -3333  RISE       1
I__212/O                                                           Odrv4                         351              5335  -3333  RISE       1
I__216/I                                                           LocalMux                        0              5335  -3333  RISE       1
I__216/O                                                           LocalMux                      330              5665  -3333  RISE       1
I__222/I                                                           InMux                           0              5665  -3333  RISE       1
I__222/O                                                           InMux                         259              5924  -3333  RISE       1
II_3.counter_0_LC_13_29_6/in0                                      LogicCell40_SEQ_MODE_1000       0              5924  -3333  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_0_LC_13_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : II_3.counter_1_LC_13_29_4/in0
Capture Clock    : II_3.counter_1_LC_13_29_4/clk
Setup Constraint : 83p
Path slack       : -3332p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#51)     83
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        2979
- Setup Time                                                      -470
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2592

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:F#4)      0
+ Launch Clock Source Latency                                              0
+ Data Path Delay                                                       5924
---------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                           5924
 
Data path
pin name                                                           model name                  delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516    N/A  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516   COMP  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__302/I                                                           GlobalMux                       0              2516   COMP  RISE       1
I__302/O                                                           GlobalMux                     154              2670   COMP  RISE       1
I__304/I                                                           ClkMux                          0              2670   COMP  RISE       1
I__304/O                                                           ClkMux                        309              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519   COMP  FALL       4
I__314/I                                                           Odrv4                           0              3519  -5142  FALL       1
I__314/O                                                           Odrv4                         372              3890  -5142  FALL       1
I__316/I                                                           Span4Mux_s2_v                   0              3890  -5142  FALL       1
I__316/O                                                           Span4Mux_s2_v                 252              4143  -5142  FALL       1
I__318/I                                                           LocalMux                        0              4143  -5142  FALL       1
I__318/O                                                           LocalMux                      309              4452  -5142  FALL       1
I__320/I                                                           InMux                           0              4452  -5142  FALL       1
I__320/O                                                           InMux                         217              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/in3                                          LogicCell40_SEQ_MODE_0000       0              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/lcout                                        LogicCell40_SEQ_MODE_0000     316              4985  -5142  RISE      11
I__212/I                                                           Odrv4                           0              4985  -3333  RISE       1
I__212/O                                                           Odrv4                         351              5335  -3333  RISE       1
I__216/I                                                           LocalMux                        0              5335  -3333  RISE       1
I__216/O                                                           LocalMux                      330              5665  -3333  RISE       1
I__223/I                                                           InMux                           0              5665  -3333  RISE       1
I__223/O                                                           InMux                         259              5924  -3333  RISE       1
II_3.counter_1_LC_13_29_4/in0                                      LogicCell40_SEQ_MODE_1000       0              5924  -3333  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_1_LC_13_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_14_LC_15_30_5/in3
Capture Clock    : II_1.counter_14_LC_15_30_5/clk
Setup Constraint : 664p
Path slack       : -3320p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3170
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6689
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
II_1.counter_12_LC_15_30_3/carryin          LogicCell40_SEQ_MODE_1000      0              6177  -5354  RISE       1
II_1.counter_12_LC_15_30_3/carryout         LogicCell40_SEQ_MODE_1000    126              6303  -5354  RISE       2
II_1.counter_13_LC_15_30_4/carryin          LogicCell40_SEQ_MODE_1000      0              6303  -5354  RISE       1
II_1.counter_13_LC_15_30_4/carryout         LogicCell40_SEQ_MODE_1000    126              6429  -5354  RISE       2
I__285/I                                    InMux                          0              6429  -3320  RISE       1
I__285/O                                    InMux                        259              6689  -3320  RISE       1
II_1.counter_14_LC_15_30_5/in3              LogicCell40_SEQ_MODE_1000      0              6689  -3320  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_14_LC_15_30_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_13_LC_15_30_4/in3
Capture Clock    : II_1.counter_13_LC_15_30_4/clk
Setup Constraint : 664p
Path slack       : -3194p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3044
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6563
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
II_1.counter_12_LC_15_30_3/carryin          LogicCell40_SEQ_MODE_1000      0              6177  -5354  RISE       1
II_1.counter_12_LC_15_30_3/carryout         LogicCell40_SEQ_MODE_1000    126              6303  -5354  RISE       2
I__286/I                                    InMux                          0              6303  -3194  RISE       1
I__286/O                                    InMux                        259              6563  -3194  RISE       1
II_1.counter_13_LC_15_30_4/in3              LogicCell40_SEQ_MODE_1000      0              6563  -3194  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_13_LC_15_30_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : II_2.counter_0_LC_13_29_1/in3
Capture Clock    : II_2.counter_0_LC_13_29_1/clk
Setup Constraint : 83p
Path slack       : -3136p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#51)     83
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        2979
- Setup Time                                                      -274
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2788

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:F#4)      0
+ Launch Clock Source Latency                                              0
+ Data Path Delay                                                       5924
---------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                           5924
 
Data path
pin name                                                           model name                  delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516    N/A  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516   COMP  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__302/I                                                           GlobalMux                       0              2516   COMP  RISE       1
I__302/O                                                           GlobalMux                     154              2670   COMP  RISE       1
I__304/I                                                           ClkMux                          0              2670   COMP  RISE       1
I__304/O                                                           ClkMux                        309              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519   COMP  FALL       4
I__314/I                                                           Odrv4                           0              3519  -5142  FALL       1
I__314/O                                                           Odrv4                         372              3890  -5142  FALL       1
I__316/I                                                           Span4Mux_s2_v                   0              3890  -5142  FALL       1
I__316/O                                                           Span4Mux_s2_v                 252              4143  -5142  FALL       1
I__318/I                                                           LocalMux                        0              4143  -5142  FALL       1
I__318/O                                                           LocalMux                      309              4452  -5142  FALL       1
I__320/I                                                           InMux                           0              4452  -5142  FALL       1
I__320/O                                                           InMux                         217              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/in3                                          LogicCell40_SEQ_MODE_0000       0              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/lcout                                        LogicCell40_SEQ_MODE_0000     316              4985  -5142  RISE      11
I__212/I                                                           Odrv4                           0              4985  -3333  RISE       1
I__212/O                                                           Odrv4                         351              5335  -3333  RISE       1
I__216/I                                                           LocalMux                        0              5335  -3333  RISE       1
I__216/O                                                           LocalMux                      330              5665  -3333  RISE       1
I__217/I                                                           InMux                           0              5665  -3136  RISE       1
I__217/O                                                           InMux                         259              5924  -3136  RISE       1
II_2.counter_0_LC_13_29_1/in3                                      LogicCell40_SEQ_MODE_1000       0              5924  -3136  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : II_2.counter_2_LC_13_29_3/in3
Capture Clock    : II_2.counter_2_LC_13_29_3/clk
Setup Constraint : 83p
Path slack       : -3136p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#51)     83
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        2979
- Setup Time                                                      -274
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2788

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:F#4)      0
+ Launch Clock Source Latency                                              0
+ Data Path Delay                                                       5924
---------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                           5924
 
Data path
pin name                                                           model name                  delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516    N/A  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516   COMP  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__302/I                                                           GlobalMux                       0              2516   COMP  RISE       1
I__302/O                                                           GlobalMux                     154              2670   COMP  RISE       1
I__304/I                                                           ClkMux                          0              2670   COMP  RISE       1
I__304/O                                                           ClkMux                        309              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519   COMP  FALL       4
I__314/I                                                           Odrv4                           0              3519  -5142  FALL       1
I__314/O                                                           Odrv4                         372              3890  -5142  FALL       1
I__316/I                                                           Span4Mux_s2_v                   0              3890  -5142  FALL       1
I__316/O                                                           Span4Mux_s2_v                 252              4143  -5142  FALL       1
I__318/I                                                           LocalMux                        0              4143  -5142  FALL       1
I__318/O                                                           LocalMux                      309              4452  -5142  FALL       1
I__320/I                                                           InMux                           0              4452  -5142  FALL       1
I__320/O                                                           InMux                         217              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/in3                                          LogicCell40_SEQ_MODE_0000       0              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/lcout                                        LogicCell40_SEQ_MODE_0000     316              4985  -5142  RISE      11
I__212/I                                                           Odrv4                           0              4985  -3333  RISE       1
I__212/O                                                           Odrv4                         351              5335  -3333  RISE       1
I__216/I                                                           LocalMux                        0              5335  -3333  RISE       1
I__216/O                                                           LocalMux                      330              5665  -3333  RISE       1
I__219/I                                                           InMux                           0              5665  -3136  RISE       1
I__219/O                                                           InMux                         259              5924  -3136  RISE       1
II_2.counter_2_LC_13_29_3/in3                                      LogicCell40_SEQ_MODE_1000       0              5924  -3136  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : II_2.outputs_0_LC_13_29_7/in3
Capture Clock    : II_2.outputs_0_LC_13_29_7/clk
Setup Constraint : 83p
Path slack       : -3136p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#51)     83
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        2979
- Setup Time                                                      -274
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2788

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:F#4)      0
+ Launch Clock Source Latency                                              0
+ Data Path Delay                                                       5924
---------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                           5924
 
Data path
pin name                                                           model name                  delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516    N/A  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516   COMP  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__302/I                                                           GlobalMux                       0              2516   COMP  RISE       1
I__302/O                                                           GlobalMux                     154              2670   COMP  RISE       1
I__304/I                                                           ClkMux                          0              2670   COMP  RISE       1
I__304/O                                                           ClkMux                        309              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519   COMP  FALL       4
I__314/I                                                           Odrv4                           0              3519  -5142  FALL       1
I__314/O                                                           Odrv4                         372              3890  -5142  FALL       1
I__316/I                                                           Span4Mux_s2_v                   0              3890  -5142  FALL       1
I__316/O                                                           Span4Mux_s2_v                 252              4143  -5142  FALL       1
I__318/I                                                           LocalMux                        0              4143  -5142  FALL       1
I__318/O                                                           LocalMux                      309              4452  -5142  FALL       1
I__320/I                                                           InMux                           0              4452  -5142  FALL       1
I__320/O                                                           InMux                         217              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/in3                                          LogicCell40_SEQ_MODE_0000       0              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/lcout                                        LogicCell40_SEQ_MODE_0000     316              4985  -5142  RISE      11
I__212/I                                                           Odrv4                           0              4985  -3333  RISE       1
I__212/O                                                           Odrv4                         351              5335  -3333  RISE       1
I__216/I                                                           LocalMux                        0              5335  -3333  RISE       1
I__216/O                                                           LocalMux                      330              5665  -3333  RISE       1
I__220/I                                                           InMux                           0              5665  -3136  RISE       1
I__220/O                                                           InMux                         259              5924  -3136  RISE       1
II_2.outputs_0_LC_13_29_7/in3                                      LogicCell40_SEQ_MODE_1000       0              5924  -3136  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_0_LC_13_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : II_3.counter_2_LC_13_29_5/in3
Capture Clock    : II_3.counter_2_LC_13_29_5/clk
Setup Constraint : 83p
Path slack       : -3136p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#51)     83
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        2979
- Setup Time                                                      -274
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2788

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:F#4)      0
+ Launch Clock Source Latency                                              0
+ Data Path Delay                                                       5924
---------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                           5924
 
Data path
pin name                                                           model name                  delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516    N/A  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516   COMP  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__302/I                                                           GlobalMux                       0              2516   COMP  RISE       1
I__302/O                                                           GlobalMux                     154              2670   COMP  RISE       1
I__304/I                                                           ClkMux                          0              2670   COMP  RISE       1
I__304/O                                                           ClkMux                        309              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519   COMP  FALL       4
I__314/I                                                           Odrv4                           0              3519  -5142  FALL       1
I__314/O                                                           Odrv4                         372              3890  -5142  FALL       1
I__316/I                                                           Span4Mux_s2_v                   0              3890  -5142  FALL       1
I__316/O                                                           Span4Mux_s2_v                 252              4143  -5142  FALL       1
I__318/I                                                           LocalMux                        0              4143  -5142  FALL       1
I__318/O                                                           LocalMux                      309              4452  -5142  FALL       1
I__320/I                                                           InMux                           0              4452  -5142  FALL       1
I__320/O                                                           InMux                         217              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/in3                                          LogicCell40_SEQ_MODE_0000       0              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/lcout                                        LogicCell40_SEQ_MODE_0000     316              4985  -5142  RISE      11
I__212/I                                                           Odrv4                           0              4985  -3333  RISE       1
I__212/O                                                           Odrv4                         351              5335  -3333  RISE       1
I__216/I                                                           LocalMux                        0              5335  -3333  RISE       1
I__216/O                                                           LocalMux                      330              5665  -3333  RISE       1
I__224/I                                                           InMux                           0              5665  -3136  RISE       1
I__224/O                                                           InMux                         259              5924  -3136  RISE       1
II_3.counter_2_LC_13_29_5/in3                                      LogicCell40_SEQ_MODE_1000       0              5924  -3136  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_2_LC_13_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_12_LC_15_30_3/in3
Capture Clock    : II_1.counter_12_LC_15_30_3/clk
Setup Constraint : 664p
Path slack       : -3067p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2917
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6436
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
II_1.counter_11_LC_15_30_2/carryin          LogicCell40_SEQ_MODE_1000      0              6051  -5354  RISE       1
II_1.counter_11_LC_15_30_2/carryout         LogicCell40_SEQ_MODE_1000    126              6177  -5354  RISE       2
I__287/I                                    InMux                          0              6177  -3067  RISE       1
I__287/O                                    InMux                        259              6436  -3067  RISE       1
II_1.counter_12_LC_15_30_3/in3              LogicCell40_SEQ_MODE_1000      0              6436  -3067  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_12_LC_15_30_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_11_LC_15_30_2/in3
Capture Clock    : II_1.counter_11_LC_15_30_2/clk
Setup Constraint : 664p
Path slack       : -2941p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2791
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6310
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
II_1.counter_10_LC_15_30_1/carryin          LogicCell40_SEQ_MODE_1000      0              5924  -5354  RISE       1
II_1.counter_10_LC_15_30_1/carryout         LogicCell40_SEQ_MODE_1000    126              6051  -5354  RISE       2
I__288/I                                    InMux                          0              6051  -2941  RISE       1
I__288/O                                    InMux                        259              6310  -2941  RISE       1
II_1.counter_11_LC_15_30_2/in3              LogicCell40_SEQ_MODE_1000      0              6310  -2941  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_10_LC_15_30_1/in3
Capture Clock    : II_1.counter_10_LC_15_30_1/clk
Setup Constraint : 664p
Path slack       : -2815p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2665
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6184
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
II_1.counter_9_LC_15_30_0/carryin           LogicCell40_SEQ_MODE_1000      0              5798  -5354  RISE       1
II_1.counter_9_LC_15_30_0/carryout          LogicCell40_SEQ_MODE_1000    126              5924  -5354  RISE       2
I__289/I                                    InMux                          0              5924  -2815  RISE       1
I__289/O                                    InMux                        259              6184  -2815  RISE       1
II_1.counter_10_LC_15_30_1/in3              LogicCell40_SEQ_MODE_1000      0              6184  -2815  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_10_LC_15_30_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : II_3.outputs_0_LC_13_31_0/in3
Capture Clock    : II_3.outputs_0_LC_13_31_0/clk
Setup Constraint : 83p
Path slack       : -2786p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#51)     83
+ Master Clock Source Latency                                        0
+ Capture Clock Path Delay                                        2979
- Setup Time                                                      -274
---------------------------------------------------------------   ---- 
End-of-path required time (ps)                                    2788

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:F#4)      0
+ Launch Clock Source Latency                                              0
+ Data Path Delay                                                       5574
---------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                           5574
 
Data path
pin name                                                           model name                  delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516    N/A  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516   COMP  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__302/I                                                           GlobalMux                       0              2516   COMP  RISE       1
I__302/O                                                           GlobalMux                     154              2670   COMP  RISE       1
I__304/I                                                           ClkMux                          0              2670   COMP  RISE       1
I__304/O                                                           ClkMux                        309              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519   COMP  FALL       4
I__314/I                                                           Odrv4                           0              3519  -5142  FALL       1
I__314/O                                                           Odrv4                         372              3890  -5142  FALL       1
I__316/I                                                           Span4Mux_s2_v                   0              3890  -5142  FALL       1
I__316/O                                                           Span4Mux_s2_v                 252              4143  -5142  FALL       1
I__318/I                                                           LocalMux                        0              4143  -5142  FALL       1
I__318/O                                                           LocalMux                      309              4452  -5142  FALL       1
I__320/I                                                           InMux                           0              4452  -5142  FALL       1
I__320/O                                                           InMux                         217              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/in3                                          LogicCell40_SEQ_MODE_0000       0              4669  -5142  FALL       1
II_2.G_3_s_LC_14_32_3/lcout                                        LogicCell40_SEQ_MODE_0000     316              4985  -5142  RISE      11
I__211/I                                                           LocalMux                        0              4985  -2786  RISE       1
I__211/O                                                           LocalMux                      330              5314  -2786  RISE       1
I__215/I                                                           InMux                           0              5314  -2786  RISE       1
I__215/O                                                           InMux                         259              5574  -2786  RISE       1
II_3.outputs_0_LC_13_31_0/in3                                      LogicCell40_SEQ_MODE_1001       0              5574  -2786  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_24_LC_15_31_7/lcout
Path End         : II_1.clock_out_LC_16_30_3/in0
Capture Clock    : II_1.clock_out_LC_16_30_3/clk
Setup Constraint : 664p
Path slack       : -2744p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -470
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3173

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2398
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5917
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_24_LC_15_31_7/lcout       LogicCell40_SEQ_MODE_1000    540              3519  -4786  RISE       7
I__588/I                               Odrv4                          0              3519  -2745  RISE       1
I__588/O                               Odrv4                        351              3869  -2745  RISE       1
I__595/I                               LocalMux                       0              3869  -2745  RISE       1
I__595/O                               LocalMux                     330              4199  -2745  RISE       1
I__597/I                               InMux                          0              4199  -2745  RISE       1
I__597/O                               InMux                        259              4459  -2745  RISE       1
I__598/I                               CascadeMux                     0              4459  -2745  RISE       1
I__598/O                               CascadeMux                     0              4459  -2745  RISE       1
II_1.clock_out_RNO_0_LC_16_31_5/in2    LogicCell40_SEQ_MODE_0000      0              4459  -2745  RISE       1
II_1.clock_out_RNO_0_LC_16_31_5/lcout  LogicCell40_SEQ_MODE_0000    379              4837  -2745  RISE       1
I__398/I                               Odrv12                         0              4837  -2745  RISE       1
I__398/O                               Odrv12                       491              5328  -2745  RISE       1
I__399/I                               LocalMux                       0              5328  -2745  RISE       1
I__399/O                               LocalMux                     330              5658  -2745  RISE       1
I__400/I                               InMux                          0              5658  -2745  RISE       1
I__400/O                               InMux                        259              5917  -2745  RISE       1
II_1.clock_out_LC_16_30_3/in0          LogicCell40_SEQ_MODE_1000      0              5917  -2745  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_9_LC_15_30_0/in3
Capture Clock    : II_1.counter_9_LC_15_30_0/clk
Setup Constraint : 664p
Path slack       : -2689p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2539
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6058
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
II_1.counter_8_LC_15_29_7/carryin           LogicCell40_SEQ_MODE_1000      0              5476  -5354  RISE       1
II_1.counter_8_LC_15_29_7/carryout          LogicCell40_SEQ_MODE_1000    126              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitin             ICE_CARRY_IN_MUX               0              5602  -5354  RISE       1
IN_MUX_bfv_15_30_0_/carryinitout            ICE_CARRY_IN_MUX             196              5798  -5354  RISE       2
I__290/I                                    InMux                          0              5798  -2689  RISE       1
I__290/O                                    InMux                        259              6058  -2689  RISE       1
II_1.counter_9_LC_15_30_0/in3               LogicCell40_SEQ_MODE_1000      0              6058  -2689  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_9_LC_15_30_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_8_LC_15_29_7/in3
Capture Clock    : II_1.counter_8_LC_15_29_7/clk
Setup Constraint : 664p
Path slack       : -2366p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2216
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5735
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
II_1.counter_7_LC_15_29_6/carryin           LogicCell40_SEQ_MODE_1000      0              5349  -5354  RISE       1
II_1.counter_7_LC_15_29_6/carryout          LogicCell40_SEQ_MODE_1000    126              5476  -5354  RISE       2
I__291/I                                    InMux                          0              5476  -2366  RISE       1
I__291/O                                    InMux                        259              5735  -2366  RISE       1
II_1.counter_8_LC_15_29_7/in3               LogicCell40_SEQ_MODE_1000      0              5735  -2366  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_8_LC_15_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_7_LC_15_29_6/in3
Capture Clock    : II_1.counter_7_LC_15_29_6/clk
Setup Constraint : 664p
Path slack       : -2240p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2090
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5609
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
II_1.counter_6_LC_15_29_5/carryin           LogicCell40_SEQ_MODE_1000      0              5223  -5354  RISE       1
II_1.counter_6_LC_15_29_5/carryout          LogicCell40_SEQ_MODE_1000    126              5349  -5354  RISE       2
I__292/I                                    InMux                          0              5349  -2240  RISE       1
I__292/O                                    InMux                        259              5609  -2240  RISE       1
II_1.counter_7_LC_15_29_6/in3               LogicCell40_SEQ_MODE_1000      0              5609  -2240  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_7_LC_15_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_6_LC_15_29_5/in3
Capture Clock    : II_1.counter_6_LC_15_29_5/clk
Setup Constraint : 664p
Path slack       : -2114p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1964
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5483
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
II_1.counter_5_LC_15_29_4/carryin           LogicCell40_SEQ_MODE_1000      0              5097  -5354  RISE       1
II_1.counter_5_LC_15_29_4/carryout          LogicCell40_SEQ_MODE_1000    126              5223  -5354  RISE       2
I__273/I                                    InMux                          0              5223  -2113  RISE       1
I__273/O                                    InMux                        259              5483  -2113  RISE       1
II_1.counter_6_LC_15_29_5/in3               LogicCell40_SEQ_MODE_1000      0              5483  -2113  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_6_LC_15_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_5_LC_15_29_4/in3
Capture Clock    : II_1.counter_5_LC_15_29_4/clk
Setup Constraint : 664p
Path slack       : -1987p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1837
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5356
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
II_1.counter_4_LC_15_29_3/carryin           LogicCell40_SEQ_MODE_1000      0              4971  -5354  RISE       1
II_1.counter_4_LC_15_29_3/carryout          LogicCell40_SEQ_MODE_1000    126              5097  -5354  RISE       2
I__274/I                                    InMux                          0              5097  -1987  RISE       1
I__274/O                                    InMux                        259              5356  -1987  RISE       1
II_1.counter_5_LC_15_29_4/in3               LogicCell40_SEQ_MODE_1000      0              5356  -1987  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_5_LC_15_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_2_LC_13_29_3/lcout
Path End         : II_2.outputs_0_LC_13_29_7/in1
Capture Clock    : II_2.outputs_0_LC_13_29_7/clk
Setup Constraint : 664p
Path slack       : -1903p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1627
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5146
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_2_LC_13_29_3/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -1903  RISE       6
I__197/I                                  LocalMux                       0              3519  -1903  RISE       1
I__197/O                                  LocalMux                     330              3848  -1903  RISE       1
I__200/I                                  InMux                          0              3848  -1903  RISE       1
I__200/O                                  InMux                        259              4108  -1903  RISE       1
II_2.counter_RNIEL821_0_LC_14_28_5/in0    LogicCell40_SEQ_MODE_0000      0              4108  -1903  RISE       1
II_2.counter_RNIEL821_0_LC_14_28_5/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -1903  RISE       2
I__136/I                                  LocalMux                       0              4557  -1903  RISE       1
I__136/O                                  LocalMux                     330              4886  -1903  RISE       1
I__138/I                                  InMux                          0              4886  -1903  RISE       1
I__138/O                                  InMux                        259              5146  -1903  RISE       1
II_2.outputs_0_LC_13_29_7/in1             LogicCell40_SEQ_MODE_1000      0              5146  -1903  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_0_LC_13_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_2_LC_13_29_3/lcout
Path End         : II_2.outputs_1_LC_13_29_2/in1
Capture Clock    : II_2.outputs_1_LC_13_29_2/clk
Setup Constraint : 664p
Path slack       : -1903p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1627
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5146
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_2_LC_13_29_3/lcout           LogicCell40_SEQ_MODE_1000    540              3519  -1903  RISE       6
I__197/I                                  LocalMux                       0              3519  -1903  RISE       1
I__197/O                                  LocalMux                     330              3848  -1903  RISE       1
I__200/I                                  InMux                          0              3848  -1903  RISE       1
I__200/O                                  InMux                        259              4108  -1903  RISE       1
II_2.counter_RNIEL821_0_LC_14_28_5/in0    LogicCell40_SEQ_MODE_0000      0              4108  -1903  RISE       1
II_2.counter_RNIEL821_0_LC_14_28_5/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -1903  RISE       2
I__137/I                                  LocalMux                       0              4557  -1903  RISE       1
I__137/O                                  LocalMux                     330              4886  -1903  RISE       1
I__139/I                                  InMux                          0              4886  -1903  RISE       1
I__139/O                                  InMux                        259              5146  -1903  RISE       1
II_2.outputs_1_LC_13_29_2/in1             LogicCell40_SEQ_MODE_1000      0              5146  -1903  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_1_LC_13_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_4_LC_15_29_3/in3
Capture Clock    : II_1.counter_4_LC_15_29_3/clk
Setup Constraint : 664p
Path slack       : -1861p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1711
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5230
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
II_1.counter_3_LC_15_29_2/carryin           LogicCell40_SEQ_MODE_1000      0              4844  -5354  RISE       1
II_1.counter_3_LC_15_29_2/carryout          LogicCell40_SEQ_MODE_1000    126              4971  -5354  RISE       2
I__275/I                                    InMux                          0              4971  -1861  RISE       1
I__275/O                                    InMux                        259              5230  -1861  RISE       1
II_1.counter_4_LC_15_29_3/in3               LogicCell40_SEQ_MODE_1000      0              5230  -1861  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_4_LC_15_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_2_LC_13_29_3/lcout
Path End         : II_2.outputs_1_LC_13_29_2/in3
Capture Clock    : II_2.outputs_1_LC_13_29_2/clk
Setup Constraint : 664p
Path slack       : -1777p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1627
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5146
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_2_LC_13_29_3/lcout        LogicCell40_SEQ_MODE_1000    540              3519  -1903  RISE       6
I__198/I                               LocalMux                       0              3519  -1777  RISE       1
I__198/O                               LocalMux                     330              3848  -1777  RISE       1
I__201/I                               InMux                          0              3848  -1777  RISE       1
I__201/O                               InMux                        259              4108  -1777  RISE       1
II_2.outputs_RNO_0_1_LC_14_29_0/in0    LogicCell40_SEQ_MODE_0000      0              4108  -1777  RISE       1
II_2.outputs_RNO_0_1_LC_14_29_0/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -1777  RISE       1
I__178/I                               LocalMux                       0              4557  -1777  RISE       1
I__178/O                               LocalMux                     330              4886  -1777  RISE       1
I__179/I                               InMux                          0              4886  -1777  RISE       1
I__179/O                               InMux                        259              5146  -1777  RISE       1
II_2.outputs_1_LC_13_29_2/in3          LogicCell40_SEQ_MODE_1000      0              5146  -1777  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_1_LC_13_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_3_LC_15_29_2/in3
Capture Clock    : II_1.counter_3_LC_15_29_2/clk
Setup Constraint : 664p
Path slack       : -1735p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1585
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5104
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
II_1.counter_2_LC_15_29_1/carryin           LogicCell40_SEQ_MODE_1000      0              4718  -5354  RISE       1
II_1.counter_2_LC_15_29_1/carryout          LogicCell40_SEQ_MODE_1000    126              4844  -5354  RISE       2
I__276/I                                    InMux                          0              4844  -1735  RISE       1
I__276/O                                    InMux                        259              5104  -1735  RISE       1
II_1.counter_3_LC_15_29_2/in3               LogicCell40_SEQ_MODE_1000      0              5104  -1735  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_3_LC_15_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_2_LC_15_29_1/in3
Capture Clock    : II_1.counter_2_LC_15_29_1/clk
Setup Constraint : 664p
Path slack       : -1609p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1459
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4978
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout             LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__416/I                                    Odrv4                          0              3519  -5354  RISE       1
I__416/O                                    Odrv4                        351              3869  -5354  RISE       1
I__419/I                                    LocalMux                       0              3869  -5354  RISE       1
I__419/O                                    LocalMux                     330              4199  -5354  RISE       1
I__423/I                                    InMux                          0              4199  -5354  RISE       1
I__423/O                                    InMux                        259              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/in1       LogicCell40_SEQ_MODE_0000      0              4459  -5354  RISE       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    259              4718  -5354  RISE       2
I__277/I                                    InMux                          0              4718  -1609  RISE       1
I__277/O                                    InMux                        259              4978  -1609  RISE       1
II_1.counter_2_LC_15_29_1/in3               LogicCell40_SEQ_MODE_1000      0              4978  -1609  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_2_LC_15_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.clock_out_LC_16_30_3/in1
Capture Clock    : II_1.clock_out_LC_16_30_3/clk
Setup Constraint : 664p
Path slack       : -1216p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                940
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4459
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4084  RISE       4
I__637/I                          Odrv4                          0              3519  -1216  RISE       1
I__637/O                          Odrv4                        351              3869  -1216  RISE       1
I__641/I                          LocalMux                       0              3869  -1216  RISE       1
I__641/O                          LocalMux                     330              4199  -1216  RISE       1
I__643/I                          InMux                          0              4199  -1216  RISE       1
I__643/O                          InMux                        259              4459  -1216  RISE       1
II_1.clock_out_LC_16_30_3/in1     LogicCell40_SEQ_MODE_1000      0              4459  -1216  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.counter_2_LC_13_29_5/lcout
Path End         : II_3.outputs_0_LC_13_31_0/in2
Capture Clock    : II_3.outputs_0_LC_13_31_0/clk
Setup Constraint : 664p
Path slack       : -1188p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -372
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3271

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                940
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4459
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_2_LC_13_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.counter_2_LC_13_29_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3783  RISE       4
I__240/I                         Odrv4                          0              3519  -3516  RISE       1
I__240/O                         Odrv4                        351              3869  -3516  RISE       1
I__244/I                         LocalMux                       0              3869  -1188  RISE       1
I__244/O                         LocalMux                     330              4199  -1188  RISE       1
I__248/I                         InMux                          0              4199  -1188  RISE       1
I__248/O                         InMux                        259              4459  -1188  RISE       1
I__250/I                         CascadeMux                     0              4459  -1188  RISE       1
I__250/O                         CascadeMux                     0              4459  -1188  RISE       1
II_3.outputs_0_LC_13_31_0/in2    LogicCell40_SEQ_MODE_1001      0              4459  -1188  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_26_LC_15_32_1/lcout
Path End         : II_1.clock_out_LC_16_30_3/in3
Capture Clock    : II_1.clock_out_LC_16_30_3/clk
Setup Constraint : 664p
Path slack       : -1090p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                940
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4459
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_26_LC_15_32_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_26_LC_15_32_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3776  RISE       5
I__624/I                          Odrv4                          0              3519  -1090  RISE       1
I__624/O                          Odrv4                        351              3869  -1090  RISE       1
I__629/I                          LocalMux                       0              3869  -1090  RISE       1
I__629/O                          LocalMux                     330              4199  -1090  RISE       1
I__631/I                          InMux                          0              4199  -1090  RISE       1
I__631/O                          InMux                        259              4459  -1090  RISE       1
II_1.clock_out_LC_16_30_3/in3     LogicCell40_SEQ_MODE_1000      0              4459  -1090  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.outputs_0_LC_13_31_0/lcout
Path End         : II_3.outputs_0_LC_13_31_0/in0
Capture Clock    : II_3.outputs_0_LC_13_31_0/clk
Setup Constraint : 664p
Path slack       : -935p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -470
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3173

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.outputs_0_LC_13_31_0/lcout  LogicCell40_SEQ_MODE_1001    540              3519   -935  RISE       3
I__141/I                         LocalMux                       0              3519   -935  RISE       1
I__141/O                         LocalMux                     330              3848   -935  RISE       1
I__143/I                         InMux                          0              3848   -935  RISE       1
I__143/O                         InMux                        259              4108   -935  RISE       1
II_3.outputs_0_LC_13_31_0/in0    LogicCell40_SEQ_MODE_1001      0              4108   -935  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.outputs_0_LC_13_29_7/lcout
Path End         : II_2.outputs_0_LC_13_29_7/in0
Capture Clock    : II_2.outputs_0_LC_13_29_7/clk
Setup Constraint : 664p
Path slack       : -935p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -470
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3173

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_0_LC_13_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.outputs_0_LC_13_29_7/lcout  LogicCell40_SEQ_MODE_1000    540              3519   -935  RISE       2
I__158/I                         LocalMux                       0              3519   -935  RISE       1
I__158/O                         LocalMux                     330              3848   -935  RISE       1
I__160/I                         InMux                          0              3848   -935  RISE       1
I__160/O                         InMux                        259              4108   -935  RISE       1
II_2.outputs_0_LC_13_29_7/in0    LogicCell40_SEQ_MODE_1000      0              4108   -935  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_0_LC_13_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.counter_0_LC_13_29_6/lcout
Path End         : II_3.counter_2_LC_13_29_5/in0
Capture Clock    : II_3.counter_2_LC_13_29_5/clk
Setup Constraint : 664p
Path slack       : -935p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -470
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3173

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_0_LC_13_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.counter_0_LC_13_29_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3530  RISE       5
I__231/I                         LocalMux                       0              3519   -935  RISE       1
I__231/O                         LocalMux                     330              3848   -935  RISE       1
I__236/I                         InMux                          0              3848   -935  RISE       1
I__236/O                         InMux                        259              4108   -935  RISE       1
II_3.counter_2_LC_13_29_5/in0    LogicCell40_SEQ_MODE_1000      0              4108   -935  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_2_LC_13_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_1_LC_13_29_0/lcout
Path End         : II_2.counter_0_LC_13_29_1/in0
Capture Clock    : II_2.counter_0_LC_13_29_1/clk
Setup Constraint : 664p
Path slack       : -935p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -470
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3173

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_1_LC_13_29_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1854  RISE       5
I__182/I                         LocalMux                       0              3519   -935  RISE       1
I__182/O                         LocalMux                     330              3848   -935  RISE       1
I__185/I                         InMux                          0              3848   -935  RISE       1
I__185/O                         InMux                        259              4108   -935  RISE       1
II_2.counter_0_LC_13_29_1/in0    LogicCell40_SEQ_MODE_1000      0              4108   -935  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_1_LC_13_29_0/lcout
Path End         : II_2.counter_2_LC_13_29_3/in0
Capture Clock    : II_2.counter_2_LC_13_29_3/clk
Setup Constraint : 664p
Path slack       : -935p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -470
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3173

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_1_LC_13_29_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1854  RISE       5
I__182/I                         LocalMux                       0              3519   -935  RISE       1
I__182/O                         LocalMux                     330              3848   -935  RISE       1
I__187/I                         InMux                          0              3848   -935  RISE       1
I__187/O                         InMux                        259              4108   -935  RISE       1
II_2.counter_2_LC_13_29_3/in0    LogicCell40_SEQ_MODE_1000      0              4108   -935  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_1_LC_14_31_1/in0
Capture Clock    : II_1.counter_1_LC_14_31_1/clk
Setup Constraint : 664p
Path slack       : -935p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -470
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3173

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__417/I                         LocalMux                       0              3519   -935  RISE       1
I__417/O                         LocalMux                     330              3848   -935  RISE       1
I__421/I                         InMux                          0              3848   -935  RISE       1
I__421/O                         InMux                        259              4108   -935  RISE       1
II_1.counter_1_LC_14_31_1/in0    LogicCell40_SEQ_MODE_1000      0              4108   -935  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_1_LC_14_31_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.counter_0_LC_13_29_6/lcout
Path End         : II_3.counter_1_LC_13_29_4/in1
Capture Clock    : II_3.counter_1_LC_13_29_4/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_0_LC_13_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.counter_0_LC_13_29_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3530  RISE       5
I__231/I                         LocalMux                       0              3519   -935  RISE       1
I__231/O                         LocalMux                     330              3848   -935  RISE       1
I__235/I                         InMux                          0              3848   -865  RISE       1
I__235/O                         InMux                        259              4108   -865  RISE       1
II_3.counter_1_LC_13_29_4/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_1_LC_13_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_25_LC_15_32_0/lcout
Path End         : II_1.counter_25_LC_15_32_0/in1
Capture Clock    : II_1.counter_25_LC_15_32_0/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_25_LC_15_32_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_25_LC_15_32_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -5185  RISE       7
I__603/I                          LocalMux                       0              3519  -1384  RISE       1
I__603/O                          LocalMux                     330              3848  -1384  RISE       1
I__609/I                          InMux                          0              3848  -1384  RISE       1
I__609/O                          InMux                        259              4108  -1384  RISE       1
II_1.counter_25_LC_15_32_0/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_25_LC_15_32_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_23_LC_15_31_6/lcout
Path End         : II_1.counter_23_LC_15_31_6/in1
Capture Clock    : II_1.counter_23_LC_15_31_6/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_23_LC_15_31_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_23_LC_15_31_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4701  RISE       6
I__577/I                          LocalMux                       0              3519  -1833  RISE       1
I__577/O                          LocalMux                     330              3848  -1833  RISE       1
I__583/I                          InMux                          0              3848  -1833  RISE       1
I__583/O                          InMux                        259              4108  -1833  RISE       1
II_1.counter_23_LC_15_31_6/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_23_LC_15_31_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_22_LC_15_31_5/lcout
Path End         : II_1.counter_22_LC_15_31_5/in1
Capture Clock    : II_1.counter_22_LC_15_31_5/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_22_LC_15_31_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_22_LC_15_31_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4701  RISE       5
I__403/I                          LocalMux                       0              3519  -1959  RISE       1
I__403/O                          LocalMux                     330              3848  -1959  RISE       1
I__408/I                          InMux                          0              3848  -1959  RISE       1
I__408/O                          InMux                        259              4108  -1959  RISE       1
II_1.counter_22_LC_15_31_5/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_22_LC_15_31_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_21_LC_15_31_4/lcout
Path End         : II_1.counter_21_LC_15_31_4/in1
Capture Clock    : II_1.counter_21_LC_15_31_4/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_21_LC_15_31_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_21_LC_15_31_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4617  RISE       3
I__411/I                          LocalMux                       0              3519  -2085  RISE       1
I__411/O                          LocalMux                     330              3848  -2085  RISE       1
I__414/I                          InMux                          0              3848  -2085  RISE       1
I__414/O                          InMux                        259              4108  -2085  RISE       1
II_1.counter_21_LC_15_31_4/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_21_LC_15_31_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_20_LC_15_31_3/lcout
Path End         : II_1.counter_20_LC_15_31_3/in1
Capture Clock    : II_1.counter_20_LC_15_31_3/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_20_LC_15_31_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_20_LC_15_31_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4519  RISE       3
I__566/I                          LocalMux                       0              3519  -2212  RISE       1
I__566/O                          LocalMux                     330              3848  -2212  RISE       1
I__569/I                          InMux                          0              3848  -2212  RISE       1
I__569/O                          InMux                        259              4108  -2212  RISE       1
II_1.counter_20_LC_15_31_3/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_20_LC_15_31_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_19_LC_15_31_2/lcout
Path End         : II_1.counter_19_LC_15_31_2/in1
Capture Clock    : II_1.counter_19_LC_15_31_2/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_19_LC_15_31_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_19_LC_15_31_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3881  RISE       5
I__558/I                          LocalMux                       0              3519  -2338  RISE       1
I__558/O                          LocalMux                     330              3848  -2338  RISE       1
I__563/I                          InMux                          0              3848  -2338  RISE       1
I__563/O                          InMux                        259              4108  -2338  RISE       1
II_1.counter_19_LC_15_31_2/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_19_LC_15_31_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_18_LC_15_31_1/lcout
Path End         : II_1.counter_18_LC_15_31_1/in1
Capture Clock    : II_1.counter_18_LC_15_31_1/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_18_LC_15_31_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_18_LC_15_31_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3797  RISE       5
I__548/I                          LocalMux                       0              3519  -2464  RISE       1
I__548/O                          LocalMux                     330              3848  -2464  RISE       1
I__553/I                          InMux                          0              3848  -2464  RISE       1
I__553/O                          InMux                        259              4108  -2464  RISE       1
II_1.counter_18_LC_15_31_1/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_18_LC_15_31_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_17_LC_15_31_0/lcout
Path End         : II_1.counter_17_LC_15_31_0/in1
Capture Clock    : II_1.counter_17_LC_15_31_0/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_17_LC_15_31_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_17_LC_15_31_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       5
I__456/I                          LocalMux                       0              3519  -2590  RISE       1
I__456/O                          LocalMux                     330              3848  -2590  RISE       1
I__461/I                          InMux                          0              3848  -2590  RISE       1
I__461/O                          InMux                        259              4108  -2590  RISE       1
II_1.counter_17_LC_15_31_0/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_17_LC_15_31_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_15_LC_15_30_6/lcout
Path End         : II_1.counter_15_LC_15_30_6/in1
Capture Clock    : II_1.counter_15_LC_15_30_6/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_15_LC_15_30_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_15_LC_15_30_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -5375  RISE       5
I__466/I                          LocalMux                       0              3519  -3039  RISE       1
I__466/O                          LocalMux                     330              3848  -3039  RISE       1
I__471/I                          InMux                          0              3848  -3039  RISE       1
I__471/O                          InMux                        259              4108  -3039  RISE       1
II_1.counter_15_LC_15_30_6/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_15_LC_15_30_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_14_LC_15_30_5/lcout
Path End         : II_1.counter_14_LC_15_30_5/in1
Capture Clock    : II_1.counter_14_LC_15_30_5/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_14_LC_15_30_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_14_LC_15_30_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -5291  RISE       5
I__447/I                          LocalMux                       0              3519  -3165  RISE       1
I__447/O                          LocalMux                     330              3848  -3165  RISE       1
I__452/I                          InMux                          0              3848  -3165  RISE       1
I__452/O                          InMux                        259              4108  -3165  RISE       1
II_1.counter_14_LC_15_30_5/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_14_LC_15_30_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_13_LC_15_30_4/lcout
Path End         : II_1.counter_13_LC_15_30_4/in1
Capture Clock    : II_1.counter_13_LC_15_30_4/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_13_LC_15_30_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_13_LC_15_30_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4779  RISE       5
I__391/I                          LocalMux                       0              3519  -3292  RISE       1
I__391/O                          LocalMux                     330              3848  -3292  RISE       1
I__396/I                          InMux                          0              3848  -3292  RISE       1
I__396/O                          InMux                        259              4108  -3292  RISE       1
II_1.counter_13_LC_15_30_4/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_13_LC_15_30_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_12_LC_15_30_3/lcout
Path End         : II_1.counter_12_LC_15_30_3/in1
Capture Clock    : II_1.counter_12_LC_15_30_3/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_12_LC_15_30_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_12_LC_15_30_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4372  RISE       6
I__651/I                          LocalMux                       0              3519  -3418  RISE       1
I__651/O                          LocalMux                     330              3848  -3418  RISE       1
I__657/I                          InMux                          0              3848  -3418  RISE       1
I__657/O                          InMux                        259              4108  -3418  RISE       1
II_1.counter_12_LC_15_30_3/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_12_LC_15_30_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_11_LC_15_30_2/lcout
Path End         : II_1.counter_11_LC_15_30_2/in1
Capture Clock    : II_1.counter_11_LC_15_30_2/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_11_LC_15_30_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -5017  RISE       5
I__490/I                          LocalMux                       0              3519  -3544  RISE       1
I__490/O                          LocalMux                     330              3848  -3544  RISE       1
I__495/I                          InMux                          0              3848  -3544  RISE       1
I__495/O                          InMux                        259              4108  -3544  RISE       1
II_1.counter_11_LC_15_30_2/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_10_LC_15_30_1/lcout
Path End         : II_1.counter_10_LC_15_30_1/in1
Capture Clock    : II_1.counter_10_LC_15_30_1/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_10_LC_15_30_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_10_LC_15_30_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -5087  RISE       3
I__509/I                          LocalMux                       0              3519  -3670  RISE       1
I__509/O                          LocalMux                     330              3848  -3670  RISE       1
I__512/I                          InMux                          0              3848  -3670  RISE       1
I__512/O                          InMux                        259              4108  -3670  RISE       1
II_1.counter_10_LC_15_30_1/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_10_LC_15_30_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_9_LC_15_30_0/lcout
Path End         : II_1.counter_9_LC_15_30_0/in1
Capture Clock    : II_1.counter_9_LC_15_30_0/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_9_LC_15_30_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_9_LC_15_30_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -5038  RISE       5
I__501/I                         LocalMux                       0              3519  -3797  RISE       1
I__501/O                         LocalMux                     330              3848  -3797  RISE       1
I__506/I                         InMux                          0              3848  -3797  RISE       1
I__506/O                         InMux                        259              4108  -3797  RISE       1
II_1.counter_9_LC_15_30_0/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_9_LC_15_30_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_7_LC_15_29_6/lcout
Path End         : II_1.counter_7_LC_15_29_6/in1
Capture Clock    : II_1.counter_7_LC_15_29_6/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_7_LC_15_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_7_LC_15_29_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4954  RISE       3
I__482/I                         LocalMux                       0              3519  -4246  RISE       1
I__482/O                         LocalMux                     330              3848  -4246  RISE       1
I__485/I                         InMux                          0              3848  -4246  RISE       1
I__485/O                         InMux                        259              4108  -4246  RISE       1
II_1.counter_7_LC_15_29_6/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_7_LC_15_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_6_LC_15_29_5/lcout
Path End         : II_1.counter_6_LC_15_29_5/in1
Capture Clock    : II_1.counter_6_LC_15_29_5/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_6_LC_15_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_6_LC_15_29_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4779  RISE       3
I__359/I                         LocalMux                       0              3519  -4372  RISE       1
I__359/O                         LocalMux                     330              3848  -4372  RISE       1
I__362/I                         InMux                          0              3848  -4372  RISE       1
I__362/O                         InMux                        259              4108  -4372  RISE       1
II_1.counter_6_LC_15_29_5/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_6_LC_15_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_5_LC_15_29_4/lcout
Path End         : II_1.counter_5_LC_15_29_4/in1
Capture Clock    : II_1.counter_5_LC_15_29_4/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_5_LC_15_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_5_LC_15_29_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4575  RISE       2
I__425/I                         LocalMux                       0              3519  -4498  RISE       1
I__425/O                         LocalMux                     330              3848  -4498  RISE       1
I__427/I                         InMux                          0              3848  -4498  RISE       1
I__427/O                         InMux                        259              4108  -4498  RISE       1
II_1.counter_5_LC_15_29_4/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_5_LC_15_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_4_LC_15_29_3/lcout
Path End         : II_1.counter_4_LC_15_29_3/in1
Capture Clock    : II_1.counter_4_LC_15_29_3/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_4_LC_15_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_4_LC_15_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4898  RISE       2
I__440/I                         LocalMux                       0              3519  -4624  RISE       1
I__440/O                         LocalMux                     330              3848  -4624  RISE       1
I__442/I                         InMux                          0              3848  -4624  RISE       1
I__442/O                         InMux                        259              4108  -4624  RISE       1
II_1.counter_4_LC_15_29_3/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_4_LC_15_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_3_LC_15_29_2/lcout
Path End         : II_1.counter_3_LC_15_29_2/in1
Capture Clock    : II_1.counter_3_LC_15_29_2/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_3_LC_15_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_3_LC_15_29_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4751  RISE       2
I__350/I                         LocalMux                       0              3519  -4751  RISE       1
I__350/O                         LocalMux                     330              3848  -4751  RISE       1
I__352/I                         InMux                          0              3848  -4751  RISE       1
I__352/O                         InMux                        259              4108  -4751  RISE       1
II_1.counter_3_LC_15_29_2/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_3_LC_15_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_2_LC_15_29_1/lcout
Path End         : II_1.counter_2_LC_15_29_1/in1
Capture Clock    : II_1.counter_2_LC_15_29_1/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_2_LC_15_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_2_LC_15_29_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4877  RISE       2
I__354/I                         LocalMux                       0              3519  -4877  RISE       1
I__354/O                         LocalMux                     330              3848  -4877  RISE       1
I__356/I                         InMux                          0              3848  -4877  RISE       1
I__356/O                         InMux                        259              4108  -4877  RISE       1
II_1.counter_2_LC_15_29_1/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_2_LC_15_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_0_LC_13_29_1/lcout
Path End         : II_2.counter_0_LC_13_29_1/in1
Capture Clock    : II_2.counter_0_LC_13_29_1/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_0_LC_13_29_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1770  RISE       5
I__190/I                         LocalMux                       0              3519   -865  RISE       1
I__190/O                         LocalMux                     330              3848   -865  RISE       1
I__193/I                         InMux                          0              3848   -865  RISE       1
I__193/O                         InMux                        259              4108   -865  RISE       1
II_2.counter_0_LC_13_29_1/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_0_LC_13_29_1/lcout
Path End         : II_2.counter_2_LC_13_29_3/in1
Capture Clock    : II_2.counter_2_LC_13_29_3/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_0_LC_13_29_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1770  RISE       5
I__190/I                         LocalMux                       0              3519   -865  RISE       1
I__190/O                         LocalMux                     330              3848   -865  RISE       1
I__195/I                         InMux                          0              3848   -865  RISE       1
I__195/O                         InMux                        259              4108   -865  RISE       1
II_2.counter_2_LC_13_29_3/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_2_LC_13_29_3/lcout
Path End         : II_2.counter_1_LC_13_29_0/in1
Capture Clock    : II_2.counter_1_LC_13_29_0/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_2_LC_13_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1903  RISE       6
I__199/I                         LocalMux                       0              3519   -865  RISE       1
I__199/O                         LocalMux                     330              3848   -865  RISE       1
I__205/I                         InMux                          0              3848   -865  RISE       1
I__205/O                         InMux                        259              4108   -865  RISE       1
II_2.counter_1_LC_13_29_0/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.counter_2_LC_13_29_5/lcout
Path End         : II_3.counter_2_LC_13_29_5/in1
Capture Clock    : II_3.counter_2_LC_13_29_5/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_2_LC_13_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.counter_2_LC_13_29_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3783  RISE       4
I__241/I                         LocalMux                       0              3519   -865  RISE       1
I__241/O                         LocalMux                     330              3848   -865  RISE       1
I__245/I                         InMux                          0              3848   -865  RISE       1
I__245/O                         InMux                        259              4108   -865  RISE       1
II_3.counter_2_LC_13_29_5/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_2_LC_13_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_8_LC_15_29_7/lcout
Path End         : II_1.counter_8_LC_15_29_7/in1
Capture Clock    : II_1.counter_8_LC_15_29_7/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_8_LC_15_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_8_LC_15_29_7/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4484  RISE       5
I__379/I                         LocalMux                       0              3519  -4119  RISE       1
I__379/O                         LocalMux                     330              3848  -4119  RISE       1
I__384/I                         InMux                          0              3848  -4119  RISE       1
I__384/O                         InMux                        259              4108  -4119  RISE       1
II_1.counter_8_LC_15_29_7/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_8_LC_15_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_16_LC_15_30_7/in1
Capture Clock    : II_1.counter_16_LC_15_30_7/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -5424  RISE       5
I__474/I                          LocalMux                       0              3519  -2913  RISE       1
I__474/O                          LocalMux                     330              3848  -2913  RISE       1
I__479/I                          InMux                          0              3848  -2913  RISE       1
I__479/O                          InMux                        259              4108  -2913  RISE       1
II_1.counter_16_LC_15_30_7/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_24_LC_15_31_7/lcout
Path End         : II_1.counter_24_LC_15_31_7/in1
Capture Clock    : II_1.counter_24_LC_15_31_7/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_24_LC_15_31_7/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4786  RISE       7
I__589/I                          LocalMux                       0              3519  -1707  RISE       1
I__589/O                          LocalMux                     330              3848  -1707  RISE       1
I__596/I                          InMux                          0              3848  -1707  RISE       1
I__596/O                          InMux                        259              4108  -1707  RISE       1
II_1.counter_24_LC_15_31_7/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_26_LC_15_32_1/lcout
Path End         : II_1.counter_26_LC_15_32_1/in1
Capture Clock    : II_1.counter_26_LC_15_32_1/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_26_LC_15_32_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_26_LC_15_32_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3776  RISE       5
I__623/I                          LocalMux                       0              3519  -1258  RISE       1
I__623/O                          LocalMux                     330              3848  -1258  RISE       1
I__628/I                          InMux                          0              3848  -1258  RISE       1
I__628/O                          InMux                        259              4108  -1258  RISE       1
II_1.counter_26_LC_15_32_1/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_26_LC_15_32_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_27_LC_15_32_2/in1
Capture Clock    : II_1.counter_27_LC_15_32_2/clk
Setup Constraint : 664p
Path slack       : -865p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -400
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3243

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -4084  RISE       4
I__638/I                          LocalMux                       0              3519   -865  RISE       1
I__638/O                          LocalMux                     330              3848   -865  RISE       1
I__642/I                          InMux                          0              3848   -865  RISE       1
I__642/O                          InMux                        259              4108   -865  RISE       1
II_1.counter_27_LC_15_32_2/in1    LogicCell40_SEQ_MODE_1000      0              4108   -865  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.counter_1_LC_13_29_4/lcout
Path End         : II_3.counter_2_LC_13_29_5/in2
Capture Clock    : II_3.counter_2_LC_13_29_5/clk
Setup Constraint : 664p
Path slack       : -837p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -372
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3271

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_1_LC_13_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.counter_1_LC_13_29_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3888  RISE       4
I__253/I                         LocalMux                       0              3519   -837  RISE       1
I__253/O                         LocalMux                     330              3848   -837  RISE       1
I__256/I                         InMux                          0              3848   -837  RISE       1
I__256/O                         InMux                        259              4108   -837  RISE       1
I__260/I                         CascadeMux                     0              4108   -837  RISE       1
I__260/O                         CascadeMux                     0              4108   -837  RISE       1
II_3.counter_2_LC_13_29_5/in2    LogicCell40_SEQ_MODE_1000      0              4108   -837  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_2_LC_13_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.outputs_1_LC_13_29_2/lcout
Path End         : II_2.outputs_1_LC_13_29_2/in2
Capture Clock    : II_2.outputs_1_LC_13_29_2/clk
Setup Constraint : 664p
Path slack       : -837p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -372
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3271

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_1_LC_13_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.outputs_1_LC_13_29_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   -837  RISE       2
I__123/I                         LocalMux                       0              3519   -837  RISE       1
I__123/O                         LocalMux                     330              3848   -837  RISE       1
I__125/I                         InMux                          0              3848   -837  RISE       1
I__125/O                         InMux                        259              4108   -837  RISE       1
I__127/I                         CascadeMux                     0              4108   -837  RISE       1
I__127/O                         CascadeMux                     0              4108   -837  RISE       1
II_2.outputs_1_LC_13_29_2/in2    LogicCell40_SEQ_MODE_1000      0              4108   -837  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_1_LC_13_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_0_LC_13_29_1/lcout
Path End         : II_2.counter_1_LC_13_29_0/in2
Capture Clock    : II_2.counter_1_LC_13_29_0/clk
Setup Constraint : 664p
Path slack       : -837p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -372
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3271

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_0_LC_13_29_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1770  RISE       5
I__190/I                         LocalMux                       0              3519   -865  RISE       1
I__190/O                         LocalMux                     330              3848   -865  RISE       1
I__194/I                         InMux                          0              3848   -837  RISE       1
I__194/O                         InMux                        259              4108   -837  RISE       1
I__196/I                         CascadeMux                     0              4108   -837  RISE       1
I__196/O                         CascadeMux                     0              4108   -837  RISE       1
II_2.counter_1_LC_13_29_0/in2    LogicCell40_SEQ_MODE_1000      0              4108   -837  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_2_LC_13_29_3/lcout
Path End         : II_2.outputs_0_LC_13_29_7/in2
Capture Clock    : II_2.outputs_0_LC_13_29_7/clk
Setup Constraint : 664p
Path slack       : -837p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -372
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3271

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_2_LC_13_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1903  RISE       6
I__199/I                         LocalMux                       0              3519   -865  RISE       1
I__199/O                         LocalMux                     330              3848   -865  RISE       1
I__202/I                         InMux                          0              3848   -837  RISE       1
I__202/O                         InMux                        259              4108   -837  RISE       1
I__206/I                         CascadeMux                     0              4108   -837  RISE       1
I__206/O                         CascadeMux                     0              4108   -837  RISE       1
II_2.outputs_0_LC_13_29_7/in2    LogicCell40_SEQ_MODE_1000      0              4108   -837  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_0_LC_13_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_2_LC_13_29_3/lcout
Path End         : II_2.counter_0_LC_13_29_1/in2
Capture Clock    : II_2.counter_0_LC_13_29_1/clk
Setup Constraint : 664p
Path slack       : -837p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -372
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3271

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_2_LC_13_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1903  RISE       6
I__199/I                         LocalMux                       0              3519   -865  RISE       1
I__199/O                         LocalMux                     330              3848   -865  RISE       1
I__203/I                         InMux                          0              3848   -837  RISE       1
I__203/O                         InMux                        259              4108   -837  RISE       1
I__207/I                         CascadeMux                     0              4108   -837  RISE       1
I__207/O                         CascadeMux                     0              4108   -837  RISE       1
II_2.counter_0_LC_13_29_1/in2    LogicCell40_SEQ_MODE_1000      0              4108   -837  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_2_LC_13_29_3/lcout
Path End         : II_2.counter_2_LC_13_29_3/in2
Capture Clock    : II_2.counter_2_LC_13_29_3/clk
Setup Constraint : 664p
Path slack       : -837p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -372
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3271

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_2_LC_13_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1903  RISE       6
I__199/I                         LocalMux                       0              3519   -865  RISE       1
I__199/O                         LocalMux                     330              3848   -865  RISE       1
I__204/I                         InMux                          0              3848   -837  RISE       1
I__204/O                         InMux                        259              4108   -837  RISE       1
I__208/I                         CascadeMux                     0              4108   -837  RISE       1
I__208/O                         CascadeMux                     0              4108   -837  RISE       1
II_2.counter_2_LC_13_29_3/in2    LogicCell40_SEQ_MODE_1000      0              4108   -837  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_1_LC_13_29_0/lcout
Path End         : II_2.counter_1_LC_13_29_0/in3
Capture Clock    : II_2.counter_1_LC_13_29_0/clk
Setup Constraint : 664p
Path slack       : -739p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_1_LC_13_29_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1854  RISE       5
I__182/I                         LocalMux                       0              3519   -935  RISE       1
I__182/O                         LocalMux                     330              3848   -935  RISE       1
I__186/I                         InMux                          0              3848   -739  RISE       1
I__186/O                         InMux                        259              4108   -739  RISE       1
II_2.counter_1_LC_13_29_0/in3    LogicCell40_SEQ_MODE_1000      0              4108   -739  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.counter_0_LC_13_29_6/lcout
Path End         : II_3.counter_0_LC_13_29_6/in3
Capture Clock    : II_3.counter_0_LC_13_29_6/clk
Setup Constraint : 664p
Path slack       : -739p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_0_LC_13_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.counter_0_LC_13_29_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3530  RISE       5
I__231/I                         LocalMux                       0              3519   -935  RISE       1
I__231/O                         LocalMux                     330              3848   -935  RISE       1
I__234/I                         InMux                          0              3848   -739  RISE       1
I__234/O                         InMux                        259              4108   -739  RISE       1
II_3.counter_0_LC_13_29_6/in3    LogicCell40_SEQ_MODE_1000      0              4108   -739  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_0_LC_13_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.counter_1_LC_13_29_4/lcout
Path End         : II_3.counter_1_LC_13_29_4/in3
Capture Clock    : II_3.counter_1_LC_13_29_4/clk
Setup Constraint : 664p
Path slack       : -739p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_1_LC_13_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.counter_1_LC_13_29_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3888  RISE       4
I__253/I                         LocalMux                       0              3519   -837  RISE       1
I__253/O                         LocalMux                     330              3848   -837  RISE       1
I__257/I                         InMux                          0              3848   -739  RISE       1
I__257/O                         InMux                        259              4108   -739  RISE       1
II_3.counter_1_LC_13_29_4/in3    LogicCell40_SEQ_MODE_1000      0              4108   -739  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_1_LC_13_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_0_LC_14_31_4/in3
Capture Clock    : II_1.counter_0_LC_14_31_4/clk
Setup Constraint : 664p
Path slack       : -739p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -5354  RISE       4
I__417/I                         LocalMux                       0              3519   -935  RISE       1
I__417/O                         LocalMux                     330              3848   -935  RISE       1
I__420/I                         InMux                          0              3848   -739  RISE       1
I__420/O                         InMux                        259              4108   -739  RISE       1
II_1.counter_0_LC_14_31_4/in3    LogicCell40_SEQ_MODE_1000      0              4108   -739  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_1_LC_14_31_1/lcout
Path End         : II_1.counter_1_LC_14_31_1/in3
Capture Clock    : II_1.counter_1_LC_14_31_1/clk
Setup Constraint : 664p
Path slack       : -739p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#2)    664
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -274
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   3369

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                589
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4108
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_1_LC_14_31_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_1_LC_14_31_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -5326  RISE       3
I__432/I                         LocalMux                       0              3519   -739  RISE       1
I__432/O                         LocalMux                     330              3848   -739  RISE       1
I__435/I                         InMux                          0              3848   -739  RISE       1
I__435/O                         InMux                        259              4108   -739  RISE       1
II_1.counter_1_LC_14_31_1/in3    LogicCell40_SEQ_MODE_1000      0              4108   -739  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_1_LC_14_31_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.outputs_0_LC_13_31_0/lcout
Path End         : II_3.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : II_3.io_0_preio/OUTPUTCLK
Setup Constraint : 83p
Path slack       : 496p

Capture Clock Arrival Time (Clock_divider|clock_out_derived_clock:F#1)     83
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                               4950
- Setup Time                                                              -77
----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                           4955

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#8)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                940
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4459
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.outputs_0_LC_13_31_0/lcout    LogicCell40_SEQ_MODE_1001    540              3519    497  RISE       3
I__142/I                           Odrv4                          0              3519    497  RISE       1
I__142/O                           Odrv4                        351              3869    497  RISE       1
I__144/I                           LocalMux                       0              3869    497  RISE       1
I__144/O                           LocalMux                     330              4199    497  RISE       1
I__146/I                           IoInMux                        0              4199    497  RISE       1
I__146/O                           IoInMux                      259              4459    497  RISE       1
II_3.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4459    497  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519  FALL       4
I__315/I                                                           Odrv4                           0              3519  FALL       1
I__315/O                                                           Odrv4                         372              3890  FALL       1
I__317/I                                                           Span4Mux_s1_v                   0              3890  FALL       1
I__317/O                                                           Span4Mux_s1_v                 196              4087  FALL       1
I__319/I                                                           IoSpan4Mux                      0              4087  FALL       1
I__319/O                                                           IoSpan4Mux                    323              4409  FALL       1
I__321/I                                                           LocalMux                        0              4409  FALL       1
I__321/O                                                           LocalMux                      309              4718  FALL       1
I__323/I                                                           ClkMux                          0              4718  FALL       1
I__323/O                                                           ClkMux                        231              4950  FALL       1
II_3.io_0_preio/OUTPUTCLK                                          PRE_IO_PIN_TYPE_100001          0              4950  FALL       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.outputs_0_LC_13_31_0/lcout
Path End         : II_3.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : II_3.io_0_preio/OUTPUTCLK
Setup Constraint : 166p
Path slack       : 628p

Capture Clock Arrival Time (Clock_divider|clock_out_derived_clock:R#2)    166
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                               4999
- Setup Time                                                              -77
----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                           5087

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#15)      0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2979
+ Clock To Q                                                      540
+ Data Path Delay                                                 940
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4459
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.outputs_0_LC_13_31_0/lcout    LogicCell40_SEQ_MODE_1001    540              3519    629  RISE       3
I__142/I                           Odrv4                          0              3519    629  RISE       1
I__142/O                           Odrv4                        351              3869    629  RISE       1
I__145/I                           LocalMux                       0              3869    629  RISE       1
I__145/O                           LocalMux                     330              4199    629  RISE       1
I__147/I                           IoInMux                        0              4199    629  RISE       1
I__147/O                           IoInMux                      259              4459    629  RISE       1
II_3.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4459    629  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519  RISE       4
I__315/I                                                           Odrv4                           0              3519  RISE       1
I__315/O                                                           Odrv4                         351              3869  RISE       1
I__317/I                                                           Span4Mux_s1_v                   0              3869  RISE       1
I__317/O                                                           Span4Mux_s1_v                 203              4073  RISE       1
I__319/I                                                           IoSpan4Mux                      0              4073  RISE       1
I__319/O                                                           IoSpan4Mux                    288              4360  RISE       1
I__321/I                                                           LocalMux                        0              4360  RISE       1
I__321/O                                                           LocalMux                      330              4690  RISE       1
I__323/I                                                           ClkMux                          0              4690  RISE       1
I__323/O                                                           ClkMux                        309              4999  RISE       1
II_3.io_0_preio/OUTPUTCLK                                          PRE_IO_PIN_TYPE_100001          0              4999  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.outputs_1_LC_13_29_2/lcout
Path End         : II_2.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : II_2.io_0_preio/OUTPUTCLK
Setup Constraint : 83p
Path slack       : 672p

Capture Clock Arrival Time (Clock_divider|clock_out_derived_clock:F#1)     83
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                               5917
- Setup Time                                                              -77
----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                           5923

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#8)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1732
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5251
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_1_LC_13_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.outputs_1_LC_13_29_2/lcout    LogicCell40_SEQ_MODE_1000    540              3519    672  RISE       2
I__124/I                           Odrv4                          0              3519    672  RISE       1
I__124/O                           Odrv4                        351              3869    672  RISE       1
I__126/I                           Span4Mux_h                     0              3869    672  RISE       1
I__126/O                           Span4Mux_h                   302              4171    672  RISE       1
I__128/I                           Span4Mux_s0_v                  0              4171    672  RISE       1
I__128/O                           Span4Mux_s0_v                203              4374    672  RISE       1
I__129/I                           IoSpan4Mux                     0              4374    672  RISE       1
I__129/O                           IoSpan4Mux                   288              4662    672  RISE       1
I__130/I                           LocalMux                       0              4662    672  RISE       1
I__130/O                           LocalMux                     330              4992    672  RISE       1
I__131/I                           IoInMux                        0              4992    672  RISE       1
I__131/O                           IoInMux                      259              5251    672  RISE       1
II_2.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              5251    672  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519  FALL       4
I__315/I                                                           Odrv4                           0              3519  FALL       1
I__315/O                                                           Odrv4                         372              3890  FALL       1
I__317/I                                                           Span4Mux_s1_v                   0              3890  FALL       1
I__317/O                                                           Span4Mux_s1_v                 196              4087  FALL       1
I__319/I                                                           IoSpan4Mux                      0              4087  FALL       1
I__319/O                                                           IoSpan4Mux                    323              4409  FALL       1
I__322/I                                                           IoSpan4Mux                      0              4409  FALL       1
I__322/O                                                           IoSpan4Mux                    323              4732  FALL       1
I__324/I                                                           IoSpan4Mux                      0              4732  FALL       1
I__324/O                                                           IoSpan4Mux                    323              5055  FALL       1
I__325/I                                                           IoSpan4Mux                      0              5055  FALL       1
I__325/O                                                           IoSpan4Mux                    323              5377  FALL       1
I__326/I                                                           LocalMux                        0              5377  FALL       1
I__326/O                                                           LocalMux                      309              5686  FALL       1
I__328/I                                                           ClkMux                          0              5686  FALL       1
I__328/O                                                           ClkMux                        231              5917  FALL       1
II_2.io_0_preio/OUTPUTCLK                                          PRE_IO_PIN_TYPE_100001          0              5917  FALL       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.outputs_0_LC_13_29_7/lcout
Path End         : II_2.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : II_2.io_0_preio/OUTPUTCLK
Setup Constraint : 166p
Path slack       : 685p

Capture Clock Arrival Time (Clock_divider|clock_out_derived_clock:R#2)    166
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                               5861
- Setup Time                                                              -77
----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                           5950

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#15)      0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2979
+ Clock To Q                                                      540
+ Data Path Delay                                                1746
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5265
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_0_LC_13_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.outputs_0_LC_13_29_7/lcout    LogicCell40_SEQ_MODE_1000    540              3519    685  RISE       2
I__159/I                           Odrv4                          0              3519    685  RISE       1
I__159/O                           Odrv4                        351              3869    685  RISE       1
I__161/I                           Span4Mux_h                     0              3869    685  RISE       1
I__161/O                           Span4Mux_h                   302              4171    685  RISE       1
I__162/I                           Span4Mux_h                     0              4171    685  RISE       1
I__162/O                           Span4Mux_h                   302              4473    685  RISE       1
I__163/I                           Span4Mux_s0_v                  0              4473    685  RISE       1
I__163/O                           Span4Mux_s0_v                203              4676    685  RISE       1
I__164/I                           LocalMux                       0              4676    685  RISE       1
I__164/O                           LocalMux                     330              5006    685  RISE       1
I__165/I                           IoInMux                        0              5006    685  RISE       1
I__165/O                           IoInMux                      259              5265    685  RISE       1
II_2.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              5265    685  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519  RISE       4
I__315/I                                                           Odrv4                           0              3519  RISE       1
I__315/O                                                           Odrv4                         351              3869  RISE       1
I__317/I                                                           Span4Mux_s1_v                   0              3869  RISE       1
I__317/O                                                           Span4Mux_s1_v                 203              4073  RISE       1
I__319/I                                                           IoSpan4Mux                      0              4073  RISE       1
I__319/O                                                           IoSpan4Mux                    288              4360  RISE       1
I__322/I                                                           IoSpan4Mux                      0              4360  RISE       1
I__322/O                                                           IoSpan4Mux                    288              4648  RISE       1
I__324/I                                                           IoSpan4Mux                      0              4648  RISE       1
I__324/O                                                           IoSpan4Mux                    288              4935  RISE       1
I__325/I                                                           IoSpan4Mux                      0              4935  RISE       1
I__325/O                                                           IoSpan4Mux                    288              5223  RISE       1
I__326/I                                                           LocalMux                        0              5223  RISE       1
I__326/O                                                           LocalMux                      330              5553  RISE       1
I__328/I                                                           ClkMux                          0              5553  RISE       1
I__328/O                                                           ClkMux                        309              5861  RISE       1
II_2.io_0_preio/OUTPUTCLK                                          PRE_IO_PIN_TYPE_100001          0              5861  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : led8
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:R#1)       0
+ Launch Clock Source Latency                                               0
+ Data Path Delay                                                       10420
---------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                           10420
 
Data path
pin name                                                           model name                  delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516    N/A  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516   COMP  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__302/I                                                           GlobalMux                       0              2516   COMP  RISE       1
I__302/O                                                           GlobalMux                     154              2670   COMP  RISE       1
I__304/I                                                           ClkMux                          0              2670   COMP  RISE       1
I__304/O                                                           ClkMux                        309              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519   COMP  RISE       4
I__315/I                                                           Odrv4                           0              3519   COMP  RISE       1
I__315/O                                                           Odrv4                         351              3869   COMP  RISE       1
I__317/I                                                           Span4Mux_s1_v                   0              3869   COMP  RISE       1
I__317/O                                                           Span4Mux_s1_v                 203              4073   COMP  RISE       1
I__319/I                                                           IoSpan4Mux                      0              4073   COMP  RISE       1
I__319/O                                                           IoSpan4Mux                    288              4360   COMP  RISE       1
I__322/I                                                           IoSpan4Mux                      0              4360   COMP  RISE       1
I__322/O                                                           IoSpan4Mux                    288              4648   COMP  RISE       1
I__324/I                                                           IoSpan4Mux                      0              4648   COMP  RISE       1
I__324/O                                                           IoSpan4Mux                    288              4935   COMP  RISE       1
I__325/I                                                           IoSpan4Mux                      0              4935   COMP  RISE       1
I__325/O                                                           IoSpan4Mux                    288              5223   COMP  RISE       1
I__327/I                                                           IoSpan4Mux                      0              5223   +INF  RISE       1
I__327/O                                                           IoSpan4Mux                    288              5511   +INF  RISE       1
I__329/I                                                           LocalMux                        0              5511   +INF  RISE       1
I__329/O                                                           LocalMux                      330              5840   +INF  RISE       1
I__330/I                                                           IoInMux                         0              5840   +INF  RISE       1
I__330/O                                                           IoInMux                       259              6100   +INF  RISE       1
led8_obuf_preio/DOUT0                                              PRE_IO_PIN_TYPE_011001          0              6100   +INF  RISE       1
led8_obuf_preio/PADOUT                                             PRE_IO_PIN_TYPE_011001       2006              8106   +INF  RISE       1
led8_obuf_iopad/DIN                                                IO_PAD                          0              8106   +INF  RISE       1
led8_obuf_iopad/PACKAGEPIN:out                                     IO_PAD                       2314             10420   +INF  RISE       1
led8                                                               top_pll                         0             10420   +INF  RISE       1


++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.io_0_preio/PADOUT(~outddrreg)
Path End         : led7
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:R#1)      0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                               5861
+ Clock To Q                                                             112
+ Data Path Delay                                                       2314
---------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                           8287
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519  RISE       4
I__315/I                                                           Odrv4                           0              3519  RISE       1
I__315/O                                                           Odrv4                         351              3869  RISE       1
I__317/I                                                           Span4Mux_s1_v                   0              3869  RISE       1
I__317/O                                                           Span4Mux_s1_v                 203              4073  RISE       1
I__319/I                                                           IoSpan4Mux                      0              4073  RISE       1
I__319/O                                                           IoSpan4Mux                    288              4360  RISE       1
I__322/I                                                           IoSpan4Mux                      0              4360  RISE       1
I__322/O                                                           IoSpan4Mux                    288              4648  RISE       1
I__324/I                                                           IoSpan4Mux                      0              4648  RISE       1
I__324/O                                                           IoSpan4Mux                    288              4935  RISE       1
I__325/I                                                           IoSpan4Mux                      0              4935  RISE       1
I__325/O                                                           IoSpan4Mux                    288              5223  RISE       1
I__326/I                                                           LocalMux                        0              5223  RISE       1
I__326/O                                                           LocalMux                      330              5553  RISE       1
I__328/I                                                           ClkMux                          0              5553  RISE       1
I__328/O                                                           ClkMux                        309              5861  RISE       1
II_2.io_0_preio/OUTPUTCLK                                          PRE_IO_PIN_TYPE_100001          0              5861  RISE       1

Data path
pin name                            model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
II_2.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001    112              5973   +INF  RISE       1
II_2.io_0_iopad/DIN                 IO_PAD                      0              5973   +INF  RISE       1
II_2.io_0_iopad/PACKAGEPIN:out      IO_PAD                   2314              8287   +INF  RISE       1
led7                                top_pll                     0              8287   +INF  RISE       1


++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.io_0_preio/PADOUT(~outddrreg)
Path End         : led6
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:R#1)      0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                               4999
+ Clock To Q                                                             112
+ Data Path Delay                                                       2314
---------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                           7425
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519  RISE       4
I__315/I                                                           Odrv4                           0              3519  RISE       1
I__315/O                                                           Odrv4                         351              3869  RISE       1
I__317/I                                                           Span4Mux_s1_v                   0              3869  RISE       1
I__317/O                                                           Span4Mux_s1_v                 203              4073  RISE       1
I__319/I                                                           IoSpan4Mux                      0              4073  RISE       1
I__319/O                                                           IoSpan4Mux                    288              4360  RISE       1
I__321/I                                                           LocalMux                        0              4360  RISE       1
I__321/O                                                           LocalMux                      330              4690  RISE       1
I__323/I                                                           ClkMux                          0              4690  RISE       1
I__323/O                                                           ClkMux                        309              4999  RISE       1
II_3.io_0_preio/OUTPUTCLK                                          PRE_IO_PIN_TYPE_100001          0              4999  RISE       1

Data path
pin name                            model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
II_3.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001    112              5111   +INF  RISE       1
II_3.io_0_iopad/DIN                 IO_PAD                      0              5111   +INF  RISE       1
II_3.io_0_iopad/PACKAGEPIN:out      IO_PAD                   2314              7425   +INF  RISE       1
led6                                top_pll                     0              7425   +INF  RISE       1


++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : PLLOUTCORE
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTCORE:R#1)      0
+ Launch Clock Source Latency                                    0
+ Data Path Delay                                             9652
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9652
 
Data path
pin name                                                         model name                  delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                       top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                          IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   1613              2123    N/A  
top_pll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2123   COMP  RISE       1
--top_pll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__109/I                                                         Odrv12                          0              2123   +INF  RISE       1
I__109/O                                                         Odrv12                        491              2614   +INF  RISE       1
I__110/I                                                         Span12Mux_h                     0              2614   +INF  RISE       1
I__110/O                                                         Span12Mux_h                   491              3105   +INF  RISE       1
I__111/I                                                         Span12Mux_v                     0              3105   +INF  RISE       1
I__111/O                                                         Span12Mux_v                   491              3596   +INF  RISE       1
I__112/I                                                         Sp12to4                         0              3596   +INF  RISE       1
I__112/O                                                         Sp12to4                       428              4024   +INF  RISE       1
I__113/I                                                         Span4Mux_s3_h                   0              4024   +INF  RISE       1
I__113/O                                                         Span4Mux_s3_h                 231              4255   +INF  RISE       1
I__114/I                                                         IoSpan4Mux                      0              4255   +INF  RISE       1
I__114/O                                                         IoSpan4Mux                    288              4543   +INF  RISE       1
I__115/I                                                         LocalMux                        0              4543   +INF  RISE       1
I__115/O                                                         LocalMux                      330              4872   +INF  RISE       1
I__116/I                                                         IoInMux                         0              4872   +INF  RISE       1
I__116/O                                                         IoInMux                       259              5132   +INF  RISE       1
PLLOUTCORE_obuf_preio/DOUT0                                      PRE_IO_PIN_TYPE_011001          0              5132   +INF  RISE       1
PLLOUTCORE_obuf_preio/PADOUT                                     PRE_IO_PIN_TYPE_011001       2006              7138   +INF  RISE       1
PLLOUTCORE_obuf_iopad/DIN                                        IO_PAD                          0              7138   +INF  RISE       1
PLLOUTCORE_obuf_iopad/PACKAGEPIN:out                             IO_PAD                       2514              9652   +INF  RISE       1
PLLOUTCORE                                                       top_pll                         0              9652   +INF  RISE       1


++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : PLLOUTGLOBAL
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)       0
+ Launch Clock Source Latency                                       0
+ Data Path Delay                                               10101
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10101
 
Data path
pin name                                                           model name                  delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516    N/A  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516   COMP  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__302/I                                                           GlobalMux                       0              2516   COMP  RISE       1
I__302/O                                                           GlobalMux                     154              2670   COMP  RISE       1
I__303/I                                                           Glb2LocalMux                    0              2670   +INF  RISE       1
I__303/O                                                           Glb2LocalMux                  449              3119   +INF  RISE       1
I__312/I                                                           LocalMux                        0              3119   +INF  RISE       1
I__312/O                                                           LocalMux                      330              3449   +INF  RISE       1
I__313/I                                                           InMux                           0              3449   +INF  RISE       1
I__313/O                                                           InMux                         259              3708   +INF  RISE       1
GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_9_4_4/in0                  LogicCell40_SEQ_MODE_0000       0              3708   +INF  RISE       1
GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_9_4_4/lcout                LogicCell40_SEQ_MODE_0000     449              4157   +INF  RISE       1
I__132/I                                                           Odrv12                          0              4157   +INF  RISE       1
I__132/O                                                           Odrv12                        491              4648   +INF  RISE       1
I__133/I                                                           Span12Mux_s8_h                  0              4648   +INF  RISE       1
I__133/O                                                           Span12Mux_s8_h                344              4992   +INF  RISE       1
I__134/I                                                           LocalMux                        0              4992   +INF  RISE       1
I__134/O                                                           LocalMux                      330              5321   +INF  RISE       1
I__135/I                                                           IoInMux                         0              5321   +INF  RISE       1
I__135/O                                                           IoInMux                       259              5581   +INF  RISE       1
PLLOUTGLOBAL_obuf_preio/DOUT0                                      PRE_IO_PIN_TYPE_011001          0              5581   +INF  RISE       1
PLLOUTGLOBAL_obuf_preio/PADOUT                                     PRE_IO_PIN_TYPE_011001       2006              7587   +INF  RISE       1
PLLOUTGLOBAL_obuf_iopad/DIN                                        IO_PAD                          0              7587   +INF  RISE       1
PLLOUTGLOBAL_obuf_iopad/PACKAGEPIN:out                             IO_PAD                       2514             10101   +INF  RISE       1
PLLOUTGLOBAL                                                       top_pll                         0             10101   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.outputs_0_LC_13_29_7/lcout
Path End         : II_2.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : II_2.io_0_preio/OUTPUTCLK
Hold Constraint  : 0p
Path slack       : -624p

Capture Clock Arrival Time (Clock_divider|clock_out_derived_clock:R#2)      0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                               5861
- Setup Time                                                                0
----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                           5861

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#15)      0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2979
+ Clock To Q                                                      540
+ Data Path Delay                                                1718
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5237
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_0_LC_13_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.outputs_0_LC_13_29_7/lcout    LogicCell40_SEQ_MODE_1000    540              3519   -624  FALL       2
I__159/I                           Odrv4                          0              3519   -624  FALL       1
I__159/O                           Odrv4                        372              3890   -624  FALL       1
I__161/I                           Span4Mux_h                     0              3890   -624  FALL       1
I__161/O                           Span4Mux_h                   316              4206   -624  FALL       1
I__162/I                           Span4Mux_h                     0              4206   -624  FALL       1
I__162/O                           Span4Mux_h                   316              4522   -624  FALL       1
I__163/I                           Span4Mux_s0_v                  0              4522   -624  FALL       1
I__163/O                           Span4Mux_s0_v                189              4711   -624  FALL       1
I__164/I                           LocalMux                       0              4711   -624  FALL       1
I__164/O                           LocalMux                     309              5020   -624  FALL       1
I__165/I                           IoInMux                        0              5020   -624  FALL       1
I__165/O                           IoInMux                      217              5237   -624  FALL       1
II_2.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              5237   -624  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519  RISE       4
I__315/I                                                           Odrv4                           0              3519  RISE       1
I__315/O                                                           Odrv4                         351              3869  RISE       1
I__317/I                                                           Span4Mux_s1_v                   0              3869  RISE       1
I__317/O                                                           Span4Mux_s1_v                 203              4073  RISE       1
I__319/I                                                           IoSpan4Mux                      0              4073  RISE       1
I__319/O                                                           IoSpan4Mux                    288              4360  RISE       1
I__322/I                                                           IoSpan4Mux                      0              4360  RISE       1
I__322/O                                                           IoSpan4Mux                    288              4648  RISE       1
I__324/I                                                           IoSpan4Mux                      0              4648  RISE       1
I__324/O                                                           IoSpan4Mux                    288              4935  RISE       1
I__325/I                                                           IoSpan4Mux                      0              4935  RISE       1
I__325/O                                                           IoSpan4Mux                    288              5223  RISE       1
I__326/I                                                           LocalMux                        0              5223  RISE       1
I__326/O                                                           LocalMux                      330              5553  RISE       1
I__328/I                                                           ClkMux                          0              5553  RISE       1
I__328/O                                                           ClkMux                        309              5861  RISE       1
II_2.io_0_preio/OUTPUTCLK                                          PRE_IO_PIN_TYPE_100001          0              5861  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.outputs_1_LC_13_29_2/lcout
Path End         : II_2.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : II_2.io_0_preio/OUTPUTCLK
Hold Constraint  : -83p
Path slack       : -590p

Capture Clock Arrival Time (Clock_divider|clock_out_derived_clock:F#2)    -83
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                               5917
- Setup Time                                                                0
----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                           5834

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#15)      0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2979
+ Clock To Q                                                      540
+ Data Path Delay                                                1725
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    5244
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_1_LC_13_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.outputs_1_LC_13_29_2/lcout    LogicCell40_SEQ_MODE_1000    540              3519   -590  FALL       2
I__124/I                           Odrv4                          0              3519   -590  FALL       1
I__124/O                           Odrv4                        372              3890   -590  FALL       1
I__126/I                           Span4Mux_h                     0              3890   -590  FALL       1
I__126/O                           Span4Mux_h                   316              4206   -590  FALL       1
I__128/I                           Span4Mux_s0_v                  0              4206   -590  FALL       1
I__128/O                           Span4Mux_s0_v                189              4395   -590  FALL       1
I__129/I                           IoSpan4Mux                     0              4395   -590  FALL       1
I__129/O                           IoSpan4Mux                   323              4718   -590  FALL       1
I__130/I                           LocalMux                       0              4718   -590  FALL       1
I__130/O                           LocalMux                     309              5027   -590  FALL       1
I__131/I                           IoInMux                        0              5027   -590  FALL       1
I__131/O                           IoInMux                      217              5244   -590  FALL       1
II_2.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              5244   -590  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519  FALL       4
I__315/I                                                           Odrv4                           0              3519  FALL       1
I__315/O                                                           Odrv4                         372              3890  FALL       1
I__317/I                                                           Span4Mux_s1_v                   0              3890  FALL       1
I__317/O                                                           Span4Mux_s1_v                 196              4087  FALL       1
I__319/I                                                           IoSpan4Mux                      0              4087  FALL       1
I__319/O                                                           IoSpan4Mux                    323              4409  FALL       1
I__322/I                                                           IoSpan4Mux                      0              4409  FALL       1
I__322/O                                                           IoSpan4Mux                    323              4732  FALL       1
I__324/I                                                           IoSpan4Mux                      0              4732  FALL       1
I__324/O                                                           IoSpan4Mux                    323              5055  FALL       1
I__325/I                                                           IoSpan4Mux                      0              5055  FALL       1
I__325/O                                                           IoSpan4Mux                    323              5377  FALL       1
I__326/I                                                           LocalMux                        0              5377  FALL       1
I__326/O                                                           LocalMux                      309              5686  FALL       1
I__328/I                                                           ClkMux                          0              5686  FALL       1
I__328/O                                                           ClkMux                        231              5917  FALL       1
II_2.io_0_preio/OUTPUTCLK                                          PRE_IO_PIN_TYPE_100001          0              5917  FALL       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.outputs_0_LC_13_31_0/lcout
Path End         : II_3.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : II_3.io_0_preio/OUTPUTCLK
Hold Constraint  : 0p
Path slack       : -583p

Capture Clock Arrival Time (Clock_divider|clock_out_derived_clock:R#2)      0
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                               4999
- Setup Time                                                                0
----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                           4999

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#15)      0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2979
+ Clock To Q                                                      540
+ Data Path Delay                                                 897
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4416
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.outputs_0_LC_13_31_0/lcout    LogicCell40_SEQ_MODE_1001    540              3519   -582  FALL       3
I__142/I                           Odrv4                          0              3519   -582  FALL       1
I__142/O                           Odrv4                        372              3890   -582  FALL       1
I__145/I                           LocalMux                       0              3890   -582  FALL       1
I__145/O                           LocalMux                     309              4199   -582  FALL       1
I__147/I                           IoInMux                        0              4199   -582  FALL       1
I__147/O                           IoInMux                      217              4416   -582  FALL       1
II_3.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4416   -582  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519  RISE       4
I__315/I                                                           Odrv4                           0              3519  RISE       1
I__315/O                                                           Odrv4                         351              3869  RISE       1
I__317/I                                                           Span4Mux_s1_v                   0              3869  RISE       1
I__317/O                                                           Span4Mux_s1_v                 203              4073  RISE       1
I__319/I                                                           IoSpan4Mux                      0              4073  RISE       1
I__319/O                                                           IoSpan4Mux                    288              4360  RISE       1
I__321/I                                                           LocalMux                        0              4360  RISE       1
I__321/O                                                           LocalMux                      330              4690  RISE       1
I__323/I                                                           ClkMux                          0              4690  RISE       1
I__323/O                                                           ClkMux                        309              4999  RISE       1
II_3.io_0_preio/OUTPUTCLK                                          PRE_IO_PIN_TYPE_100001          0              4999  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.outputs_0_LC_13_31_0/lcout
Path End         : II_3.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : II_3.io_0_preio/OUTPUTCLK
Hold Constraint  : -83p
Path slack       : -451p

Capture Clock Arrival Time (Clock_divider|clock_out_derived_clock:F#2)    -83
+ Master Clock Source Latency                                               0
+ Capture Clock Path Delay                                               4950
- Setup Time                                                                0
----------------------------------------------------------------------   ---- 
End-of-path required time (ps)                                           4867

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#15)      0
+ Master Clock Source Latency                                       0
+ Launch Clock Path Delay                                        2979
+ Clock To Q                                                      540
+ Data Path Delay                                                 897
--------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                    4416
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.outputs_0_LC_13_31_0/lcout    LogicCell40_SEQ_MODE_1001    540              3519   -450  FALL       3
I__142/I                           Odrv4                          0              3519   -450  FALL       1
I__142/O                           Odrv4                        372              3890   -450  FALL       1
I__144/I                           LocalMux                       0              3890   -450  FALL       1
I__144/O                           LocalMux                     309              4199   -450  FALL       1
I__146/I                           IoInMux                        0              4199   -450  FALL       1
I__146/O                           IoInMux                      217              4416   -450  FALL       1
II_3.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4416   -450  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519  FALL       4
I__315/I                                                           Odrv4                           0              3519  FALL       1
I__315/O                                                           Odrv4                         372              3890  FALL       1
I__317/I                                                           Span4Mux_s1_v                   0              3890  FALL       1
I__317/O                                                           Span4Mux_s1_v                 196              4087  FALL       1
I__319/I                                                           IoSpan4Mux                      0              4087  FALL       1
I__319/O                                                           IoSpan4Mux                    323              4409  FALL       1
I__321/I                                                           LocalMux                        0              4409  FALL       1
I__321/O                                                           LocalMux                      309              4718  FALL       1
I__323/I                                                           ClkMux                          0              4718  FALL       1
I__323/O                                                           ClkMux                        231              4950  FALL       1
II_3.io_0_preio/OUTPUTCLK                                          PRE_IO_PIN_TYPE_100001          0              4950  FALL       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_27_LC_15_32_2/in1
Capture Clock    : II_1.counter_27_LC_15_32_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__638/I                          LocalMux                       0              3519   1066  FALL       1
I__638/O                          LocalMux                     309              3827   1066  FALL       1
I__642/I                          InMux                          0              3827   1066  FALL       1
I__642/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_27_LC_15_32_2/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_26_LC_15_32_1/lcout
Path End         : II_1.counter_26_LC_15_32_1/in1
Capture Clock    : II_1.counter_26_LC_15_32_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_26_LC_15_32_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_26_LC_15_32_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__623/I                          LocalMux                       0              3519   1066  FALL       1
I__623/O                          LocalMux                     309              3827   1066  FALL       1
I__628/I                          InMux                          0              3827   1066  FALL       1
I__628/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_26_LC_15_32_1/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_26_LC_15_32_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_25_LC_15_32_0/lcout
Path End         : II_1.counter_25_LC_15_32_0/in1
Capture Clock    : II_1.counter_25_LC_15_32_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_25_LC_15_32_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_25_LC_15_32_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       7
I__603/I                          LocalMux                       0              3519   1066  FALL       1
I__603/O                          LocalMux                     309              3827   1066  FALL       1
I__609/I                          InMux                          0              3827   1066  FALL       1
I__609/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_25_LC_15_32_0/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_25_LC_15_32_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_24_LC_15_31_7/lcout
Path End         : II_1.counter_24_LC_15_31_7/in1
Capture Clock    : II_1.counter_24_LC_15_31_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_24_LC_15_31_7/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       7
I__589/I                          LocalMux                       0              3519   1066  FALL       1
I__589/O                          LocalMux                     309              3827   1066  FALL       1
I__596/I                          InMux                          0              3827   1066  FALL       1
I__596/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_24_LC_15_31_7/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_23_LC_15_31_6/lcout
Path End         : II_1.counter_23_LC_15_31_6/in1
Capture Clock    : II_1.counter_23_LC_15_31_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_23_LC_15_31_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_23_LC_15_31_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__577/I                          LocalMux                       0              3519   1066  FALL       1
I__577/O                          LocalMux                     309              3827   1066  FALL       1
I__583/I                          InMux                          0              3827   1066  FALL       1
I__583/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_23_LC_15_31_6/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_23_LC_15_31_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_22_LC_15_31_5/lcout
Path End         : II_1.counter_22_LC_15_31_5/in1
Capture Clock    : II_1.counter_22_LC_15_31_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_22_LC_15_31_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_22_LC_15_31_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__403/I                          LocalMux                       0              3519   1066  FALL       1
I__403/O                          LocalMux                     309              3827   1066  FALL       1
I__408/I                          InMux                          0              3827   1066  FALL       1
I__408/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_22_LC_15_31_5/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_22_LC_15_31_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_21_LC_15_31_4/lcout
Path End         : II_1.counter_21_LC_15_31_4/in1
Capture Clock    : II_1.counter_21_LC_15_31_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_21_LC_15_31_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_21_LC_15_31_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__411/I                          LocalMux                       0              3519   1066  FALL       1
I__411/O                          LocalMux                     309              3827   1066  FALL       1
I__414/I                          InMux                          0              3827   1066  FALL       1
I__414/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_21_LC_15_31_4/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_21_LC_15_31_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_20_LC_15_31_3/lcout
Path End         : II_1.counter_20_LC_15_31_3/in1
Capture Clock    : II_1.counter_20_LC_15_31_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_20_LC_15_31_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_20_LC_15_31_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__566/I                          LocalMux                       0              3519   1066  FALL       1
I__566/O                          LocalMux                     309              3827   1066  FALL       1
I__569/I                          InMux                          0              3827   1066  FALL       1
I__569/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_20_LC_15_31_3/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_20_LC_15_31_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_19_LC_15_31_2/lcout
Path End         : II_1.counter_19_LC_15_31_2/in1
Capture Clock    : II_1.counter_19_LC_15_31_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_19_LC_15_31_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_19_LC_15_31_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__558/I                          LocalMux                       0              3519   1066  FALL       1
I__558/O                          LocalMux                     309              3827   1066  FALL       1
I__563/I                          InMux                          0              3827   1066  FALL       1
I__563/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_19_LC_15_31_2/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_19_LC_15_31_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_18_LC_15_31_1/lcout
Path End         : II_1.counter_18_LC_15_31_1/in1
Capture Clock    : II_1.counter_18_LC_15_31_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_18_LC_15_31_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_18_LC_15_31_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__548/I                          LocalMux                       0              3519   1066  FALL       1
I__548/O                          LocalMux                     309              3827   1066  FALL       1
I__553/I                          InMux                          0              3827   1066  FALL       1
I__553/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_18_LC_15_31_1/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_18_LC_15_31_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_17_LC_15_31_0/lcout
Path End         : II_1.counter_17_LC_15_31_0/in1
Capture Clock    : II_1.counter_17_LC_15_31_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_17_LC_15_31_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_17_LC_15_31_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__456/I                          LocalMux                       0              3519   1066  FALL       1
I__456/O                          LocalMux                     309              3827   1066  FALL       1
I__461/I                          InMux                          0              3827   1066  FALL       1
I__461/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_17_LC_15_31_0/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_17_LC_15_31_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_16_LC_15_30_7/in1
Capture Clock    : II_1.counter_16_LC_15_30_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__474/I                          LocalMux                       0              3519   1066  FALL       1
I__474/O                          LocalMux                     309              3827   1066  FALL       1
I__479/I                          InMux                          0              3827   1066  FALL       1
I__479/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_16_LC_15_30_7/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_15_LC_15_30_6/lcout
Path End         : II_1.counter_15_LC_15_30_6/in1
Capture Clock    : II_1.counter_15_LC_15_30_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_15_LC_15_30_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_15_LC_15_30_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__466/I                          LocalMux                       0              3519   1066  FALL       1
I__466/O                          LocalMux                     309              3827   1066  FALL       1
I__471/I                          InMux                          0              3827   1066  FALL       1
I__471/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_15_LC_15_30_6/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_15_LC_15_30_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_14_LC_15_30_5/lcout
Path End         : II_1.counter_14_LC_15_30_5/in1
Capture Clock    : II_1.counter_14_LC_15_30_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_14_LC_15_30_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_14_LC_15_30_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__447/I                          LocalMux                       0              3519   1066  FALL       1
I__447/O                          LocalMux                     309              3827   1066  FALL       1
I__452/I                          InMux                          0              3827   1066  FALL       1
I__452/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_14_LC_15_30_5/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_14_LC_15_30_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_13_LC_15_30_4/lcout
Path End         : II_1.counter_13_LC_15_30_4/in1
Capture Clock    : II_1.counter_13_LC_15_30_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_13_LC_15_30_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_13_LC_15_30_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__391/I                          LocalMux                       0              3519   1066  FALL       1
I__391/O                          LocalMux                     309              3827   1066  FALL       1
I__396/I                          InMux                          0              3827   1066  FALL       1
I__396/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_13_LC_15_30_4/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_13_LC_15_30_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_12_LC_15_30_3/lcout
Path End         : II_1.counter_12_LC_15_30_3/in1
Capture Clock    : II_1.counter_12_LC_15_30_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_12_LC_15_30_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_12_LC_15_30_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__651/I                          LocalMux                       0              3519   1066  FALL       1
I__651/O                          LocalMux                     309              3827   1066  FALL       1
I__657/I                          InMux                          0              3827   1066  FALL       1
I__657/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_12_LC_15_30_3/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_12_LC_15_30_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_11_LC_15_30_2/lcout
Path End         : II_1.counter_11_LC_15_30_2/in1
Capture Clock    : II_1.counter_11_LC_15_30_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_11_LC_15_30_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__490/I                          LocalMux                       0              3519   1066  FALL       1
I__490/O                          LocalMux                     309              3827   1066  FALL       1
I__495/I                          InMux                          0              3827   1066  FALL       1
I__495/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_11_LC_15_30_2/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_10_LC_15_30_1/lcout
Path End         : II_1.counter_10_LC_15_30_1/in1
Capture Clock    : II_1.counter_10_LC_15_30_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_10_LC_15_30_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_10_LC_15_30_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__509/I                          LocalMux                       0              3519   1066  FALL       1
I__509/O                          LocalMux                     309              3827   1066  FALL       1
I__512/I                          InMux                          0              3827   1066  FALL       1
I__512/O                          InMux                        217              4045   1066  FALL       1
II_1.counter_10_LC_15_30_1/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_10_LC_15_30_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_9_LC_15_30_0/lcout
Path End         : II_1.counter_9_LC_15_30_0/in1
Capture Clock    : II_1.counter_9_LC_15_30_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_9_LC_15_30_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_9_LC_15_30_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__501/I                         LocalMux                       0              3519   1066  FALL       1
I__501/O                         LocalMux                     309              3827   1066  FALL       1
I__506/I                         InMux                          0              3827   1066  FALL       1
I__506/O                         InMux                        217              4045   1066  FALL       1
II_1.counter_9_LC_15_30_0/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_9_LC_15_30_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_8_LC_15_29_7/lcout
Path End         : II_1.counter_8_LC_15_29_7/in1
Capture Clock    : II_1.counter_8_LC_15_29_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_8_LC_15_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_8_LC_15_29_7/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__379/I                         LocalMux                       0              3519   1066  FALL       1
I__379/O                         LocalMux                     309              3827   1066  FALL       1
I__384/I                         InMux                          0              3827   1066  FALL       1
I__384/O                         InMux                        217              4045   1066  FALL       1
II_1.counter_8_LC_15_29_7/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_8_LC_15_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_7_LC_15_29_6/lcout
Path End         : II_1.counter_7_LC_15_29_6/in1
Capture Clock    : II_1.counter_7_LC_15_29_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_7_LC_15_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_7_LC_15_29_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__482/I                         LocalMux                       0              3519   1066  FALL       1
I__482/O                         LocalMux                     309              3827   1066  FALL       1
I__485/I                         InMux                          0              3827   1066  FALL       1
I__485/O                         InMux                        217              4045   1066  FALL       1
II_1.counter_7_LC_15_29_6/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_7_LC_15_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_6_LC_15_29_5/lcout
Path End         : II_1.counter_6_LC_15_29_5/in1
Capture Clock    : II_1.counter_6_LC_15_29_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_6_LC_15_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_6_LC_15_29_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__359/I                         LocalMux                       0              3519   1066  FALL       1
I__359/O                         LocalMux                     309              3827   1066  FALL       1
I__362/I                         InMux                          0              3827   1066  FALL       1
I__362/O                         InMux                        217              4045   1066  FALL       1
II_1.counter_6_LC_15_29_5/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_6_LC_15_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_5_LC_15_29_4/lcout
Path End         : II_1.counter_5_LC_15_29_4/in1
Capture Clock    : II_1.counter_5_LC_15_29_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_5_LC_15_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_5_LC_15_29_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__425/I                         LocalMux                       0              3519   1066  FALL       1
I__425/O                         LocalMux                     309              3827   1066  FALL       1
I__427/I                         InMux                          0              3827   1066  FALL       1
I__427/O                         InMux                        217              4045   1066  FALL       1
II_1.counter_5_LC_15_29_4/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_5_LC_15_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_4_LC_15_29_3/lcout
Path End         : II_1.counter_4_LC_15_29_3/in1
Capture Clock    : II_1.counter_4_LC_15_29_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_4_LC_15_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_4_LC_15_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__440/I                         LocalMux                       0              3519   1066  FALL       1
I__440/O                         LocalMux                     309              3827   1066  FALL       1
I__442/I                         InMux                          0              3827   1066  FALL       1
I__442/O                         InMux                        217              4045   1066  FALL       1
II_1.counter_4_LC_15_29_3/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_4_LC_15_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_3_LC_15_29_2/lcout
Path End         : II_1.counter_3_LC_15_29_2/in1
Capture Clock    : II_1.counter_3_LC_15_29_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_3_LC_15_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_3_LC_15_29_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__350/I                         LocalMux                       0              3519   1066  FALL       1
I__350/O                         LocalMux                     309              3827   1066  FALL       1
I__352/I                         InMux                          0              3827   1066  FALL       1
I__352/O                         InMux                        217              4045   1066  FALL       1
II_1.counter_3_LC_15_29_2/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_3_LC_15_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_2_LC_15_29_1/lcout
Path End         : II_1.counter_2_LC_15_29_1/in1
Capture Clock    : II_1.counter_2_LC_15_29_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_2_LC_15_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_2_LC_15_29_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__354/I                         LocalMux                       0              3519   1066  FALL       1
I__354/O                         LocalMux                     309              3827   1066  FALL       1
I__356/I                         InMux                          0              3827   1066  FALL       1
I__356/O                         InMux                        217              4045   1066  FALL       1
II_1.counter_2_LC_15_29_1/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_2_LC_15_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_0_LC_14_31_4/in3
Capture Clock    : II_1.counter_0_LC_14_31_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__417/I                         LocalMux                       0              3519   1066  FALL       1
I__417/O                         LocalMux                     309              3827   1066  FALL       1
I__420/I                         InMux                          0              3827   1066  FALL       1
I__420/O                         InMux                        217              4045   1066  FALL       1
II_1.counter_0_LC_14_31_4/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_1_LC_14_31_1/lcout
Path End         : II_1.counter_1_LC_14_31_1/in3
Capture Clock    : II_1.counter_1_LC_14_31_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_1_LC_14_31_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_1_LC_14_31_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__432/I                         LocalMux                       0              3519   1066  FALL       1
I__432/O                         LocalMux                     309              3827   1066  FALL       1
I__435/I                         InMux                          0              3827   1066  FALL       1
I__435/O                         InMux                        217              4045   1066  FALL       1
II_1.counter_1_LC_14_31_1/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_1_LC_14_31_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.outputs_0_LC_13_31_0/lcout
Path End         : II_3.outputs_0_LC_13_31_0/in0
Capture Clock    : II_3.outputs_0_LC_13_31_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.outputs_0_LC_13_31_0/lcout  LogicCell40_SEQ_MODE_1001    540              3519   1066  FALL       3
I__141/I                         LocalMux                       0              3519   1066  FALL       1
I__141/O                         LocalMux                     309              3827   1066  FALL       1
I__143/I                         InMux                          0              3827   1066  FALL       1
I__143/O                         InMux                        217              4045   1066  FALL       1
II_3.outputs_0_LC_13_31_0/in0    LogicCell40_SEQ_MODE_1001      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.outputs_0_LC_13_29_7/lcout
Path End         : II_2.outputs_0_LC_13_29_7/in0
Capture Clock    : II_2.outputs_0_LC_13_29_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_0_LC_13_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.outputs_0_LC_13_29_7/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__158/I                         LocalMux                       0              3519   1066  FALL       1
I__158/O                         LocalMux                     309              3827   1066  FALL       1
I__160/I                         InMux                          0              3827   1066  FALL       1
I__160/O                         InMux                        217              4045   1066  FALL       1
II_2.outputs_0_LC_13_29_7/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_0_LC_13_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.counter_0_LC_13_29_6/lcout
Path End         : II_3.counter_0_LC_13_29_6/in3
Capture Clock    : II_3.counter_0_LC_13_29_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_0_LC_13_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.counter_0_LC_13_29_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__231/I                         LocalMux                       0              3519   1066  FALL       1
I__231/O                         LocalMux                     309              3827   1066  FALL       1
I__234/I                         InMux                          0              3827   1066  FALL       1
I__234/O                         InMux                        217              4045   1066  FALL       1
II_3.counter_0_LC_13_29_6/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_0_LC_13_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.counter_2_LC_13_29_5/lcout
Path End         : II_3.counter_2_LC_13_29_5/in1
Capture Clock    : II_3.counter_2_LC_13_29_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_2_LC_13_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.counter_2_LC_13_29_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__241/I                         LocalMux                       0              3519   1066  FALL       1
I__241/O                         LocalMux                     309              3827   1066  FALL       1
I__245/I                         InMux                          0              3827   1066  FALL       1
I__245/O                         InMux                        217              4045   1066  FALL       1
II_3.counter_2_LC_13_29_5/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_2_LC_13_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.counter_1_LC_13_29_4/lcout
Path End         : II_3.counter_2_LC_13_29_5/in2
Capture Clock    : II_3.counter_2_LC_13_29_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_1_LC_13_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.counter_1_LC_13_29_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__253/I                         LocalMux                       0              3519   1066  FALL       1
I__253/O                         LocalMux                     309              3827   1066  FALL       1
I__256/I                         InMux                          0              3827   1066  FALL       1
I__256/O                         InMux                        217              4045   1066  FALL       1
I__260/I                         CascadeMux                     0              4045   1066  FALL       1
I__260/O                         CascadeMux                     0              4045   1066  FALL       1
II_3.counter_2_LC_13_29_5/in2    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_2_LC_13_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_2_LC_13_29_3/lcout
Path End         : II_2.outputs_0_LC_13_29_7/in2
Capture Clock    : II_2.outputs_0_LC_13_29_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_2_LC_13_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__199/I                         LocalMux                       0              3519   1066  FALL       1
I__199/O                         LocalMux                     309              3827   1066  FALL       1
I__202/I                         InMux                          0              3827   1066  FALL       1
I__202/O                         InMux                        217              4045   1066  FALL       1
I__206/I                         CascadeMux                     0              4045   1066  FALL       1
I__206/O                         CascadeMux                     0              4045   1066  FALL       1
II_2.outputs_0_LC_13_29_7/in2    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_0_LC_13_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.outputs_1_LC_13_29_2/lcout
Path End         : II_2.outputs_1_LC_13_29_2/in2
Capture Clock    : II_2.outputs_1_LC_13_29_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_1_LC_13_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.outputs_1_LC_13_29_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__123/I                         LocalMux                       0              3519   1066  FALL       1
I__123/O                         LocalMux                     309              3827   1066  FALL       1
I__125/I                         InMux                          0              3827   1066  FALL       1
I__125/O                         InMux                        217              4045   1066  FALL       1
I__127/I                         CascadeMux                     0              4045   1066  FALL       1
I__127/O                         CascadeMux                     0              4045   1066  FALL       1
II_2.outputs_1_LC_13_29_2/in2    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_1_LC_13_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_0_LC_13_29_1/lcout
Path End         : II_2.counter_0_LC_13_29_1/in1
Capture Clock    : II_2.counter_0_LC_13_29_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_0_LC_13_29_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__190/I                         LocalMux                       0              3519   1066  FALL       1
I__190/O                         LocalMux                     309              3827   1066  FALL       1
I__193/I                         InMux                          0              3827   1066  FALL       1
I__193/O                         InMux                        217              4045   1066  FALL       1
II_2.counter_0_LC_13_29_1/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_1_LC_13_29_0/lcout
Path End         : II_2.counter_0_LC_13_29_1/in0
Capture Clock    : II_2.counter_0_LC_13_29_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_1_LC_13_29_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__182/I                         LocalMux                       0              3519   1066  FALL       1
I__182/O                         LocalMux                     309              3827   1066  FALL       1
I__185/I                         InMux                          0              3827   1066  FALL       1
I__185/O                         InMux                        217              4045   1066  FALL       1
II_2.counter_0_LC_13_29_1/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_1_LC_13_29_0/lcout
Path End         : II_2.counter_1_LC_13_29_0/in3
Capture Clock    : II_2.counter_1_LC_13_29_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_1_LC_13_29_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__182/I                         LocalMux                       0              3519   1066  FALL       1
I__182/O                         LocalMux                     309              3827   1066  FALL       1
I__186/I                         InMux                          0              3827   1066  FALL       1
I__186/O                         InMux                        217              4045   1066  FALL       1
II_2.counter_1_LC_13_29_0/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_1_LC_13_29_0/lcout
Path End         : II_2.counter_2_LC_13_29_3/in0
Capture Clock    : II_2.counter_2_LC_13_29_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_1_LC_13_29_0/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__182/I                         LocalMux                       0              3519   1066  FALL       1
I__182/O                         LocalMux                     309              3827   1066  FALL       1
I__187/I                         InMux                          0              3827   1066  FALL       1
I__187/O                         InMux                        217              4045   1066  FALL       1
II_2.counter_2_LC_13_29_3/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_0_LC_13_29_1/lcout
Path End         : II_2.counter_1_LC_13_29_0/in2
Capture Clock    : II_2.counter_1_LC_13_29_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_0_LC_13_29_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__190/I                         LocalMux                       0              3519   1066  FALL       1
I__190/O                         LocalMux                     309              3827   1066  FALL       1
I__194/I                         InMux                          0              3827   1066  FALL       1
I__194/O                         InMux                        217              4045   1066  FALL       1
I__196/I                         CascadeMux                     0              4045   1066  FALL       1
I__196/O                         CascadeMux                     0              4045   1066  FALL       1
II_2.counter_1_LC_13_29_0/in2    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_0_LC_13_29_1/lcout
Path End         : II_2.counter_2_LC_13_29_3/in1
Capture Clock    : II_2.counter_2_LC_13_29_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_0_LC_13_29_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__190/I                         LocalMux                       0              3519   1066  FALL       1
I__190/O                         LocalMux                     309              3827   1066  FALL       1
I__195/I                         InMux                          0              3827   1066  FALL       1
I__195/O                         InMux                        217              4045   1066  FALL       1
II_2.counter_2_LC_13_29_3/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_2_LC_13_29_3/lcout
Path End         : II_2.counter_0_LC_13_29_1/in2
Capture Clock    : II_2.counter_0_LC_13_29_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_2_LC_13_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__199/I                         LocalMux                       0              3519   1066  FALL       1
I__199/O                         LocalMux                     309              3827   1066  FALL       1
I__203/I                         InMux                          0              3827   1066  FALL       1
I__203/O                         InMux                        217              4045   1066  FALL       1
I__207/I                         CascadeMux                     0              4045   1066  FALL       1
I__207/O                         CascadeMux                     0              4045   1066  FALL       1
II_2.counter_0_LC_13_29_1/in2    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_2_LC_13_29_3/lcout
Path End         : II_2.counter_2_LC_13_29_3/in2
Capture Clock    : II_2.counter_2_LC_13_29_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_2_LC_13_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__199/I                         LocalMux                       0              3519   1066  FALL       1
I__199/O                         LocalMux                     309              3827   1066  FALL       1
I__204/I                         InMux                          0              3827   1066  FALL       1
I__204/O                         InMux                        217              4045   1066  FALL       1
I__208/I                         CascadeMux                     0              4045   1066  FALL       1
I__208/O                         CascadeMux                     0              4045   1066  FALL       1
II_2.counter_2_LC_13_29_3/in2    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_2_LC_13_29_3/lcout
Path End         : II_2.counter_1_LC_13_29_0/in1
Capture Clock    : II_2.counter_1_LC_13_29_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_2_LC_13_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__199/I                         LocalMux                       0              3519   1066  FALL       1
I__199/O                         LocalMux                     309              3827   1066  FALL       1
I__205/I                         InMux                          0              3827   1066  FALL       1
I__205/O                         InMux                        217              4045   1066  FALL       1
II_2.counter_1_LC_13_29_0/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.counter_0_LC_13_29_6/lcout
Path End         : II_3.counter_1_LC_13_29_4/in1
Capture Clock    : II_3.counter_1_LC_13_29_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_0_LC_13_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.counter_0_LC_13_29_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__231/I                         LocalMux                       0              3519   1066  FALL       1
I__231/O                         LocalMux                     309              3827   1066  FALL       1
I__235/I                         InMux                          0              3827   1066  FALL       1
I__235/O                         InMux                        217              4045   1066  FALL       1
II_3.counter_1_LC_13_29_4/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_1_LC_13_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.counter_0_LC_13_29_6/lcout
Path End         : II_3.counter_2_LC_13_29_5/in0
Capture Clock    : II_3.counter_2_LC_13_29_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_0_LC_13_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.counter_0_LC_13_29_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__231/I                         LocalMux                       0              3519   1066  FALL       1
I__231/O                         LocalMux                     309              3827   1066  FALL       1
I__236/I                         InMux                          0              3827   1066  FALL       1
I__236/O                         InMux                        217              4045   1066  FALL       1
II_3.counter_2_LC_13_29_5/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_2_LC_13_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.counter_1_LC_13_29_4/lcout
Path End         : II_3.counter_1_LC_13_29_4/in3
Capture Clock    : II_3.counter_1_LC_13_29_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_1_LC_13_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.counter_1_LC_13_29_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__253/I                         LocalMux                       0              3519   1066  FALL       1
I__253/O                         LocalMux                     309              3827   1066  FALL       1
I__257/I                         InMux                          0              3827   1066  FALL       1
I__257/O                         InMux                        217              4045   1066  FALL       1
II_3.counter_1_LC_13_29_4/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_1_LC_13_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_0_LC_14_31_4/lcout
Path End         : II_1.counter_1_LC_14_31_1/in0
Capture Clock    : II_1.counter_1_LC_14_31_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                526
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4045
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_0_LC_14_31_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__417/I                         LocalMux                       0              3519   1066  FALL       1
I__417/O                         LocalMux                     309              3827   1066  FALL       1
I__421/I                         InMux                          0              3827   1066  FALL       1
I__421/O                         InMux                        217              4045   1066  FALL       1
II_1.counter_1_LC_14_31_1/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_1_LC_14_31_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.counter_2_LC_13_29_5/lcout
Path End         : II_3.outputs_0_LC_13_31_0/in2
Capture Clock    : II_3.outputs_0_LC_13_31_0/clk
Hold Constraint  : 0p
Path slack       : 1437p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                897
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4416
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_2_LC_13_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_3.counter_2_LC_13_29_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__240/I                         Odrv4                          0              3519   1438  FALL       1
I__240/O                         Odrv4                        372              3890   1438  FALL       1
I__244/I                         LocalMux                       0              3890   1438  FALL       1
I__244/O                         LocalMux                     309              4199   1438  FALL       1
I__248/I                         InMux                          0              4199   1438  FALL       1
I__248/O                         InMux                        217              4416   1438  FALL       1
I__250/I                         CascadeMux                     0              4416   1438  FALL       1
I__250/O                         CascadeMux                     0              4416   1438  FALL       1
II_3.outputs_0_LC_13_31_0/in2    LogicCell40_SEQ_MODE_1001      0              4416   1438  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_26_LC_15_32_1/lcout
Path End         : II_1.clock_out_LC_16_30_3/in3
Capture Clock    : II_1.clock_out_LC_16_30_3/clk
Hold Constraint  : 0p
Path slack       : 1437p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                897
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4416
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_26_LC_15_32_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_26_LC_15_32_1/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__624/I                          Odrv4                          0              3519   1438  FALL       1
I__624/O                          Odrv4                        372              3890   1438  FALL       1
I__629/I                          LocalMux                       0              3890   1438  FALL       1
I__629/O                          LocalMux                     309              4199   1438  FALL       1
I__631/I                          InMux                          0              4199   1438  FALL       1
I__631/O                          InMux                        217              4416   1438  FALL       1
II_1.clock_out_LC_16_30_3/in3     LogicCell40_SEQ_MODE_1000      0              4416   1438  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.clock_out_LC_16_30_3/in1
Capture Clock    : II_1.clock_out_LC_16_30_3/clk
Hold Constraint  : 0p
Path slack       : 1437p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                897
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4416
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__637/I                          Odrv4                          0              3519   1438  FALL       1
I__637/O                          Odrv4                        372              3890   1438  FALL       1
I__641/I                          LocalMux                       0              3890   1438  FALL       1
I__641/O                          LocalMux                     309              4199   1438  FALL       1
I__643/I                          InMux                          0              4199   1438  FALL       1
I__643/O                          InMux                        217              4416   1438  FALL       1
II_1.clock_out_LC_16_30_3/in1     LogicCell40_SEQ_MODE_1000      0              4416   1438  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_26_LC_15_32_1/lcout
Path End         : II_1.counter_27_LC_15_32_2/in3
Capture Clock    : II_1.counter_27_LC_15_32_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_26_LC_15_32_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_26_LC_15_32_1/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__623/I                             LocalMux                       0              3519   1066  FALL       1
I__623/O                             LocalMux                     309              3827   1066  FALL       1
I__628/I                             InMux                          0              3827   1066  FALL       1
I__628/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_26_LC_15_32_1/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_26_LC_15_32_1/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       1
I__370/I                             InMux                          0              4290   1529  FALL       1
I__370/O                             InMux                        217              4508   1529  FALL       1
II_1.counter_27_LC_15_32_2/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_25_LC_15_32_0/lcout
Path End         : II_1.counter_26_LC_15_32_1/in3
Capture Clock    : II_1.counter_26_LC_15_32_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_25_LC_15_32_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_25_LC_15_32_0/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       7
I__603/I                             LocalMux                       0              3519   1066  FALL       1
I__603/O                             LocalMux                     309              3827   1066  FALL       1
I__609/I                             InMux                          0              3827   1066  FALL       1
I__609/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_25_LC_15_32_0/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_25_LC_15_32_0/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__371/I                             InMux                          0              4290   1529  FALL       1
I__371/O                             InMux                        217              4508   1529  FALL       1
II_1.counter_26_LC_15_32_1/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_26_LC_15_32_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_23_LC_15_31_6/lcout
Path End         : II_1.counter_24_LC_15_31_7/in3
Capture Clock    : II_1.counter_24_LC_15_31_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_23_LC_15_31_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_23_LC_15_31_6/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__577/I                             LocalMux                       0              3519   1066  FALL       1
I__577/O                             LocalMux                     309              3827   1066  FALL       1
I__583/I                             InMux                          0              3827   1066  FALL       1
I__583/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_23_LC_15_31_6/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_23_LC_15_31_6/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__293/I                             InMux                          0              4290   1529  FALL       1
I__293/O                             InMux                        217              4508   1529  FALL       1
II_1.counter_24_LC_15_31_7/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_22_LC_15_31_5/lcout
Path End         : II_1.counter_23_LC_15_31_6/in3
Capture Clock    : II_1.counter_23_LC_15_31_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_22_LC_15_31_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_22_LC_15_31_5/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__403/I                             LocalMux                       0              3519   1066  FALL       1
I__403/O                             LocalMux                     309              3827   1066  FALL       1
I__408/I                             InMux                          0              3827   1066  FALL       1
I__408/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_22_LC_15_31_5/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_22_LC_15_31_5/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__294/I                             InMux                          0              4290   1529  FALL       1
I__294/O                             InMux                        217              4508   1529  FALL       1
II_1.counter_23_LC_15_31_6/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_23_LC_15_31_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_21_LC_15_31_4/lcout
Path End         : II_1.counter_22_LC_15_31_5/in3
Capture Clock    : II_1.counter_22_LC_15_31_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_21_LC_15_31_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_21_LC_15_31_4/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__411/I                             LocalMux                       0              3519   1066  FALL       1
I__411/O                             LocalMux                     309              3827   1066  FALL       1
I__414/I                             InMux                          0              3827   1066  FALL       1
I__414/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_21_LC_15_31_4/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_21_LC_15_31_4/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__295/I                             InMux                          0              4290   1529  FALL       1
I__295/O                             InMux                        217              4508   1529  FALL       1
II_1.counter_22_LC_15_31_5/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_22_LC_15_31_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_20_LC_15_31_3/lcout
Path End         : II_1.counter_21_LC_15_31_4/in3
Capture Clock    : II_1.counter_21_LC_15_31_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_20_LC_15_31_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_20_LC_15_31_3/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__566/I                             LocalMux                       0              3519   1066  FALL       1
I__566/O                             LocalMux                     309              3827   1066  FALL       1
I__569/I                             InMux                          0              3827   1066  FALL       1
I__569/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_20_LC_15_31_3/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_20_LC_15_31_3/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__296/I                             InMux                          0              4290   1529  FALL       1
I__296/O                             InMux                        217              4508   1529  FALL       1
II_1.counter_21_LC_15_31_4/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_21_LC_15_31_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_19_LC_15_31_2/lcout
Path End         : II_1.counter_20_LC_15_31_3/in3
Capture Clock    : II_1.counter_20_LC_15_31_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_19_LC_15_31_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_19_LC_15_31_2/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__558/I                             LocalMux                       0              3519   1066  FALL       1
I__558/O                             LocalMux                     309              3827   1066  FALL       1
I__563/I                             InMux                          0              3827   1066  FALL       1
I__563/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_19_LC_15_31_2/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_19_LC_15_31_2/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__297/I                             InMux                          0              4290   1529  FALL       1
I__297/O                             InMux                        217              4508   1529  FALL       1
II_1.counter_20_LC_15_31_3/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_20_LC_15_31_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_18_LC_15_31_1/lcout
Path End         : II_1.counter_19_LC_15_31_2/in3
Capture Clock    : II_1.counter_19_LC_15_31_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_18_LC_15_31_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_18_LC_15_31_1/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__548/I                             LocalMux                       0              3519   1066  FALL       1
I__548/O                             LocalMux                     309              3827   1066  FALL       1
I__553/I                             InMux                          0              3827   1066  FALL       1
I__553/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_18_LC_15_31_1/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_18_LC_15_31_1/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__298/I                             InMux                          0              4290   1529  FALL       1
I__298/O                             InMux                        217              4508   1529  FALL       1
II_1.counter_19_LC_15_31_2/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_19_LC_15_31_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_17_LC_15_31_0/lcout
Path End         : II_1.counter_18_LC_15_31_1/in3
Capture Clock    : II_1.counter_18_LC_15_31_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_17_LC_15_31_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_17_LC_15_31_0/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__456/I                             LocalMux                       0              3519   1066  FALL       1
I__456/O                             LocalMux                     309              3827   1066  FALL       1
I__461/I                             InMux                          0              3827   1066  FALL       1
I__461/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_17_LC_15_31_0/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_17_LC_15_31_0/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__299/I                             InMux                          0              4290   1529  FALL       1
I__299/O                             InMux                        217              4508   1529  FALL       1
II_1.counter_18_LC_15_31_1/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_18_LC_15_31_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_15_LC_15_30_6/lcout
Path End         : II_1.counter_16_LC_15_30_7/in3
Capture Clock    : II_1.counter_16_LC_15_30_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_15_LC_15_30_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_15_LC_15_30_6/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__466/I                             LocalMux                       0              3519   1066  FALL       1
I__466/O                             LocalMux                     309              3827   1066  FALL       1
I__471/I                             InMux                          0              3827   1066  FALL       1
I__471/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_15_LC_15_30_6/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_15_LC_15_30_6/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__301/I                             InMux                          0              4290   1529  FALL       1
I__301/O                             InMux                        217              4508   1529  FALL       1
II_1.counter_16_LC_15_30_7/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_14_LC_15_30_5/lcout
Path End         : II_1.counter_15_LC_15_30_6/in3
Capture Clock    : II_1.counter_15_LC_15_30_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_14_LC_15_30_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_14_LC_15_30_5/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__447/I                             LocalMux                       0              3519   1066  FALL       1
I__447/O                             LocalMux                     309              3827   1066  FALL       1
I__452/I                             InMux                          0              3827   1066  FALL       1
I__452/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_14_LC_15_30_5/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_14_LC_15_30_5/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__284/I                             InMux                          0              4290   1529  FALL       1
I__284/O                             InMux                        217              4508   1529  FALL       1
II_1.counter_15_LC_15_30_6/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_15_LC_15_30_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_13_LC_15_30_4/lcout
Path End         : II_1.counter_14_LC_15_30_5/in3
Capture Clock    : II_1.counter_14_LC_15_30_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_13_LC_15_30_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_13_LC_15_30_4/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__391/I                             LocalMux                       0              3519   1066  FALL       1
I__391/O                             LocalMux                     309              3827   1066  FALL       1
I__396/I                             InMux                          0              3827   1066  FALL       1
I__396/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_13_LC_15_30_4/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_13_LC_15_30_4/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__285/I                             InMux                          0              4290   1529  FALL       1
I__285/O                             InMux                        217              4508   1529  FALL       1
II_1.counter_14_LC_15_30_5/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_14_LC_15_30_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_12_LC_15_30_3/lcout
Path End         : II_1.counter_13_LC_15_30_4/in3
Capture Clock    : II_1.counter_13_LC_15_30_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_12_LC_15_30_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_12_LC_15_30_3/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__651/I                             LocalMux                       0              3519   1066  FALL       1
I__651/O                             LocalMux                     309              3827   1066  FALL       1
I__657/I                             InMux                          0              3827   1066  FALL       1
I__657/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_12_LC_15_30_3/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_12_LC_15_30_3/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__286/I                             InMux                          0              4290   1529  FALL       1
I__286/O                             InMux                        217              4508   1529  FALL       1
II_1.counter_13_LC_15_30_4/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_13_LC_15_30_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_11_LC_15_30_2/lcout
Path End         : II_1.counter_12_LC_15_30_3/in3
Capture Clock    : II_1.counter_12_LC_15_30_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_11_LC_15_30_2/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__490/I                             LocalMux                       0              3519   1066  FALL       1
I__490/O                             LocalMux                     309              3827   1066  FALL       1
I__495/I                             InMux                          0              3827   1066  FALL       1
I__495/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_11_LC_15_30_2/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_11_LC_15_30_2/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__287/I                             InMux                          0              4290   1529  FALL       1
I__287/O                             InMux                        217              4508   1529  FALL       1
II_1.counter_12_LC_15_30_3/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_12_LC_15_30_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_10_LC_15_30_1/lcout
Path End         : II_1.counter_11_LC_15_30_2/in3
Capture Clock    : II_1.counter_11_LC_15_30_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_10_LC_15_30_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_10_LC_15_30_1/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__509/I                             LocalMux                       0              3519   1066  FALL       1
I__509/O                             LocalMux                     309              3827   1066  FALL       1
I__512/I                             InMux                          0              3827   1066  FALL       1
I__512/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_10_LC_15_30_1/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_10_LC_15_30_1/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__288/I                             InMux                          0              4290   1529  FALL       1
I__288/O                             InMux                        217              4508   1529  FALL       1
II_1.counter_11_LC_15_30_2/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_9_LC_15_30_0/lcout
Path End         : II_1.counter_10_LC_15_30_1/in3
Capture Clock    : II_1.counter_10_LC_15_30_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_9_LC_15_30_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_9_LC_15_30_0/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__501/I                            LocalMux                       0              3519   1066  FALL       1
I__501/O                            LocalMux                     309              3827   1066  FALL       1
I__506/I                            InMux                          0              3827   1066  FALL       1
I__506/O                            InMux                        217              4045   1066  FALL       1
II_1.counter_9_LC_15_30_0/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_9_LC_15_30_0/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__289/I                            InMux                          0              4290   1529  FALL       1
I__289/O                            InMux                        217              4508   1529  FALL       1
II_1.counter_10_LC_15_30_1/in3      LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_10_LC_15_30_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_7_LC_15_29_6/lcout
Path End         : II_1.counter_8_LC_15_29_7/in3
Capture Clock    : II_1.counter_8_LC_15_29_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_7_LC_15_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_7_LC_15_29_6/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__482/I                            LocalMux                       0              3519   1066  FALL       1
I__482/O                            LocalMux                     309              3827   1066  FALL       1
I__485/I                            InMux                          0              3827   1066  FALL       1
I__485/O                            InMux                        217              4045   1066  FALL       1
II_1.counter_7_LC_15_29_6/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_7_LC_15_29_6/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__291/I                            InMux                          0              4290   1529  FALL       1
I__291/O                            InMux                        217              4508   1529  FALL       1
II_1.counter_8_LC_15_29_7/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_8_LC_15_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_6_LC_15_29_5/lcout
Path End         : II_1.counter_7_LC_15_29_6/in3
Capture Clock    : II_1.counter_7_LC_15_29_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_6_LC_15_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_6_LC_15_29_5/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__359/I                            LocalMux                       0              3519   1066  FALL       1
I__359/O                            LocalMux                     309              3827   1066  FALL       1
I__362/I                            InMux                          0              3827   1066  FALL       1
I__362/O                            InMux                        217              4045   1066  FALL       1
II_1.counter_6_LC_15_29_5/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_6_LC_15_29_5/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__292/I                            InMux                          0              4290   1529  FALL       1
I__292/O                            InMux                        217              4508   1529  FALL       1
II_1.counter_7_LC_15_29_6/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_7_LC_15_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_5_LC_15_29_4/lcout
Path End         : II_1.counter_6_LC_15_29_5/in3
Capture Clock    : II_1.counter_6_LC_15_29_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_5_LC_15_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_5_LC_15_29_4/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__425/I                            LocalMux                       0              3519   1066  FALL       1
I__425/O                            LocalMux                     309              3827   1066  FALL       1
I__427/I                            InMux                          0              3827   1066  FALL       1
I__427/O                            InMux                        217              4045   1066  FALL       1
II_1.counter_5_LC_15_29_4/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_5_LC_15_29_4/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__273/I                            InMux                          0              4290   1529  FALL       1
I__273/O                            InMux                        217              4508   1529  FALL       1
II_1.counter_6_LC_15_29_5/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_6_LC_15_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_4_LC_15_29_3/lcout
Path End         : II_1.counter_5_LC_15_29_4/in3
Capture Clock    : II_1.counter_5_LC_15_29_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_4_LC_15_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_4_LC_15_29_3/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__440/I                            LocalMux                       0              3519   1066  FALL       1
I__440/O                            LocalMux                     309              3827   1066  FALL       1
I__442/I                            InMux                          0              3827   1066  FALL       1
I__442/O                            InMux                        217              4045   1066  FALL       1
II_1.counter_4_LC_15_29_3/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_4_LC_15_29_3/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__274/I                            InMux                          0              4290   1529  FALL       1
I__274/O                            InMux                        217              4508   1529  FALL       1
II_1.counter_5_LC_15_29_4/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_5_LC_15_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_3_LC_15_29_2/lcout
Path End         : II_1.counter_4_LC_15_29_3/in3
Capture Clock    : II_1.counter_4_LC_15_29_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_3_LC_15_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_3_LC_15_29_2/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__350/I                            LocalMux                       0              3519   1066  FALL       1
I__350/O                            LocalMux                     309              3827   1066  FALL       1
I__352/I                            InMux                          0              3827   1066  FALL       1
I__352/O                            InMux                        217              4045   1066  FALL       1
II_1.counter_3_LC_15_29_2/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_3_LC_15_29_2/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__275/I                            InMux                          0              4290   1529  FALL       1
I__275/O                            InMux                        217              4508   1529  FALL       1
II_1.counter_4_LC_15_29_3/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_4_LC_15_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_2_LC_15_29_1/lcout
Path End         : II_1.counter_3_LC_15_29_2/in3
Capture Clock    : II_1.counter_3_LC_15_29_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                                989
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4508
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_2_LC_15_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_2_LC_15_29_1/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       2
I__354/I                            LocalMux                       0              3519   1066  FALL       1
I__354/O                            LocalMux                     309              3827   1066  FALL       1
I__356/I                            InMux                          0              3827   1066  FALL       1
I__356/O                            InMux                        217              4045   1066  FALL       1
II_1.counter_2_LC_15_29_1/in1       LogicCell40_SEQ_MODE_1000      0              4045   1529  FALL       1
II_1.counter_2_LC_15_29_1/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1529  FALL       2
I__276/I                            InMux                          0              4290   1529  FALL       1
I__276/O                            InMux                        217              4508   1529  FALL       1
II_1.counter_3_LC_15_29_2/in3       LogicCell40_SEQ_MODE_1000      0              4508   1529  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_3_LC_15_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_14_LC_15_30_5/lcout
Path End         : II_1.clock_out_LC_16_30_3/in2
Capture Clock    : II_1.clock_out_LC_16_30_3/clk
Hold Constraint  : 0p
Path slack       : 1641p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1101
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4620
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_14_LC_15_30_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_14_LC_15_30_5/lcout       LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__445/I                               LocalMux                       0              3519   1641  FALL       1
I__445/O                               LocalMux                     309              3827   1641  FALL       1
I__450/I                               InMux                          0              3827   1641  FALL       1
I__450/O                               InMux                        217              4045   1641  FALL       1
II_1.clock_out_RNO_2_LC_16_30_1/in3    LogicCell40_SEQ_MODE_0000      0              4045   1641  FALL       1
II_1.clock_out_RNO_2_LC_16_30_1/ltout  LogicCell40_SEQ_MODE_0000    267              4311   1641  RISE       1
I__341/I                               CascadeMux                     0              4311   1641  RISE       1
I__341/O                               CascadeMux                     0              4311   1641  RISE       1
II_1.clock_out_RNO_1_LC_16_30_2/in2    LogicCell40_SEQ_MODE_0000      0              4311   1641  RISE       1
II_1.clock_out_RNO_1_LC_16_30_2/ltout  LogicCell40_SEQ_MODE_0000    309              4620   1641  RISE       1
I__331/I                               CascadeMux                     0              4620   1641  RISE       1
I__331/O                               CascadeMux                     0              4620   1641  RISE       1
II_1.clock_out_LC_16_30_3/in2          LogicCell40_SEQ_MODE_1000      0              4620   1641  RISE       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_24_LC_15_31_7/lcout
Path End         : II_1.counter_25_LC_15_32_0/in3
Capture Clock    : II_1.counter_25_LC_15_32_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1164
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4683
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_24_LC_15_31_7/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       7
I__589/I                             LocalMux                       0              3519   1066  FALL       1
I__589/O                             LocalMux                     309              3827   1066  FALL       1
I__596/I                             InMux                          0              3827   1066  FALL       1
I__596/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_24_LC_15_31_7/in1       LogicCell40_SEQ_MODE_1000      0              4045   1704  FALL       1
II_1.counter_24_LC_15_31_7/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1704  FALL       1
IN_MUX_bfv_15_32_0_/carryinitin      ICE_CARRY_IN_MUX               0              4290   1704  FALL       1
IN_MUX_bfv_15_32_0_/carryinitout     ICE_CARRY_IN_MUX             175              4466   1704  FALL       2
I__372/I                             InMux                          0              4466   1704  FALL       1
I__372/O                             InMux                        217              4683   1704  FALL       1
II_1.counter_25_LC_15_32_0/in3       LogicCell40_SEQ_MODE_1000      0              4683   1704  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_25_LC_15_32_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_16_LC_15_30_7/lcout
Path End         : II_1.counter_17_LC_15_31_0/in3
Capture Clock    : II_1.counter_17_LC_15_31_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1164
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4683
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_16_LC_15_30_7/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__474/I                             LocalMux                       0              3519   1066  FALL       1
I__474/O                             LocalMux                     309              3827   1066  FALL       1
I__479/I                             InMux                          0              3827   1066  FALL       1
I__479/O                             InMux                        217              4045   1066  FALL       1
II_1.counter_16_LC_15_30_7/in1       LogicCell40_SEQ_MODE_1000      0              4045   1704  FALL       1
II_1.counter_16_LC_15_30_7/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1704  FALL       1
IN_MUX_bfv_15_31_0_/carryinitin      ICE_CARRY_IN_MUX               0              4290   1704  FALL       1
IN_MUX_bfv_15_31_0_/carryinitout     ICE_CARRY_IN_MUX             175              4466   1704  FALL       2
I__300/I                             InMux                          0              4466   1704  FALL       1
I__300/O                             InMux                        217              4683   1704  FALL       1
II_1.counter_17_LC_15_31_0/in3       LogicCell40_SEQ_MODE_1000      0              4683   1704  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_17_LC_15_31_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_8_LC_15_29_7/lcout
Path End         : II_1.counter_9_LC_15_30_0/in3
Capture Clock    : II_1.counter_9_LC_15_30_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1164
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4683
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_8_LC_15_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_8_LC_15_29_7/lcout     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__379/I                            LocalMux                       0              3519   1066  FALL       1
I__379/O                            LocalMux                     309              3827   1066  FALL       1
I__384/I                            InMux                          0              3827   1066  FALL       1
I__384/O                            InMux                        217              4045   1066  FALL       1
II_1.counter_8_LC_15_29_7/in1       LogicCell40_SEQ_MODE_1000      0              4045   1704  FALL       1
II_1.counter_8_LC_15_29_7/carryout  LogicCell40_SEQ_MODE_1000    245              4290   1704  FALL       1
IN_MUX_bfv_15_30_0_/carryinitin     ICE_CARRY_IN_MUX               0              4290   1704  FALL       1
IN_MUX_bfv_15_30_0_/carryinitout    ICE_CARRY_IN_MUX             175              4466   1704  FALL       2
I__290/I                            InMux                          0              4466   1704  FALL       1
I__290/O                            InMux                        217              4683   1704  FALL       1
II_1.counter_9_LC_15_30_0/in3       LogicCell40_SEQ_MODE_1000      0              4683   1704  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_9_LC_15_30_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_1_LC_14_31_1/lcout
Path End         : II_1.counter_2_LC_15_29_1/in3
Capture Clock    : II_1.counter_2_LC_15_29_1/clk
Hold Constraint  : 0p
Path slack       : 1788p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1248
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4767
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_1_LC_14_31_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_1_LC_14_31_1/lcout             LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__430/I                                    Odrv4                          0              3519   1788  FALL       1
I__430/O                                    Odrv4                        372              3890   1788  FALL       1
I__433/I                                    LocalMux                       0              3890   1788  FALL       1
I__433/O                                    LocalMux                     309              4199   1788  FALL       1
I__436/I                                    InMux                          0              4199   1788  FALL       1
I__436/O                                    InMux                        217              4416   1788  FALL       1
I__438/I                                    CascadeMux                     0              4416   1788  FALL       1
I__438/O                                    CascadeMux                     0              4416   1788  FALL       1
II_1.counter_1_cry_1_c_LC_15_29_0/in2       LogicCell40_SEQ_MODE_0000      0              4416   1788  FALL       1
II_1.counter_1_cry_1_c_LC_15_29_0/carryout  LogicCell40_SEQ_MODE_0000    133              4550   1788  FALL       2
I__277/I                                    InMux                          0              4550   1788  FALL       1
I__277/O                                    InMux                        217              4767   1788  FALL       1
II_1.counter_2_LC_15_29_1/in3               LogicCell40_SEQ_MODE_1000      0              4767   1788  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_2_LC_15_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_1_LC_13_29_0/lcout
Path End         : II_2.outputs_1_LC_13_29_2/in3
Capture Clock    : II_2.outputs_1_LC_13_29_2/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1339
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4858
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_1_LC_13_29_0/lcout        LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__180/I                               LocalMux                       0              3519   1880  FALL       1
I__180/O                               LocalMux                     309              3827   1880  FALL       1
I__183/I                               InMux                          0              3827   1880  FALL       1
I__183/O                               InMux                        217              4045   1880  FALL       1
II_2.outputs_RNO_0_1_LC_14_29_0/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
II_2.outputs_RNO_0_1_LC_14_29_0/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       1
I__178/I                               LocalMux                       0              4332   1880  FALL       1
I__178/O                               LocalMux                     309              4641   1880  FALL       1
I__179/I                               InMux                          0              4641   1880  FALL       1
I__179/O                               InMux                        217              4858   1880  FALL       1
II_2.outputs_1_LC_13_29_2/in3          LogicCell40_SEQ_MODE_1000      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_1_LC_13_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_0_LC_13_29_1/lcout
Path End         : II_2.outputs_0_LC_13_29_7/in1
Capture Clock    : II_2.outputs_0_LC_13_29_7/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1339
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4858
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_0_LC_13_29_1/lcout           LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__189/I                                  LocalMux                       0              3519   1880  FALL       1
I__189/O                                  LocalMux                     309              3827   1880  FALL       1
I__192/I                                  InMux                          0              3827   1880  FALL       1
I__192/O                                  InMux                        217              4045   1880  FALL       1
II_2.counter_RNIEL821_0_LC_14_28_5/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
II_2.counter_RNIEL821_0_LC_14_28_5/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       2
I__136/I                                  LocalMux                       0              4332   1880  FALL       1
I__136/O                                  LocalMux                     309              4641   1880  FALL       1
I__138/I                                  InMux                          0              4641   1880  FALL       1
I__138/O                                  InMux                        217              4858   1880  FALL       1
II_2.outputs_0_LC_13_29_7/in1             LogicCell40_SEQ_MODE_1000      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_0_LC_13_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.counter_0_LC_13_29_1/lcout
Path End         : II_2.outputs_1_LC_13_29_2/in1
Capture Clock    : II_2.outputs_1_LC_13_29_2/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1339
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4858
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.counter_0_LC_13_29_1/lcout           LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__189/I                                  LocalMux                       0              3519   1880  FALL       1
I__189/O                                  LocalMux                     309              3827   1880  FALL       1
I__192/I                                  InMux                          0              3827   1880  FALL       1
I__192/O                                  InMux                        217              4045   1880  FALL       1
II_2.counter_RNIEL821_0_LC_14_28_5/in3    LogicCell40_SEQ_MODE_0000      0              4045   1880  FALL       1
II_2.counter_RNIEL821_0_LC_14_28_5/lcout  LogicCell40_SEQ_MODE_0000    288              4332   1880  FALL       2
I__137/I                                  LocalMux                       0              4332   1880  FALL       1
I__137/O                                  LocalMux                     309              4641   1880  FALL       1
I__139/I                                  InMux                          0              4641   1880  FALL       1
I__139/O                                  InMux                        217              4858   1880  FALL       1
II_2.outputs_1_LC_13_29_2/in1             LogicCell40_SEQ_MODE_1000      0              4858   1880  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_1_LC_13_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_3.outputs_0_LC_13_31_0/in3
Capture Clock    : II_3.outputs_0_LC_13_31_0/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1431
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   4950
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__635/I                          LocalMux                       0              3519   1971  FALL       1
I__635/O                          LocalMux                     309              3827   1971  FALL       1
I__639/I                          InMux                          0              3827   1971  FALL       1
I__639/O                          InMux                        217              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/in1         LogicCell40_SEQ_MODE_0000      0              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/lcout       LogicCell40_SEQ_MODE_0000    379              4424   1971  FALL      11
I__211/I                          LocalMux                       0              4424   1971  FALL       1
I__211/O                          LocalMux                     309              4732   1971  FALL       1
I__215/I                          InMux                          0              4732   1971  FALL       1
I__215/O                          InMux                        217              4950   1971  FALL       1
II_3.outputs_0_LC_13_31_0/in3     LogicCell40_SEQ_MODE_1001      0              4950   1971  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_2.counter_0_LC_13_29_1/in3
Capture Clock    : II_2.counter_0_LC_13_29_1/clk
Hold Constraint  : 0p
Path slack       : 2342p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1802
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5321
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__635/I                          LocalMux                       0              3519   1971  FALL       1
I__635/O                          LocalMux                     309              3827   1971  FALL       1
I__639/I                          InMux                          0              3827   1971  FALL       1
I__639/O                          InMux                        217              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/in1         LogicCell40_SEQ_MODE_0000      0              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/lcout       LogicCell40_SEQ_MODE_0000    379              4424   1971  FALL      11
I__212/I                          Odrv4                          0              4424   2342  FALL       1
I__212/O                          Odrv4                        372              4795   2342  FALL       1
I__216/I                          LocalMux                       0              4795   2342  FALL       1
I__216/O                          LocalMux                     309              5104   2342  FALL       1
I__217/I                          InMux                          0              5104   2342  FALL       1
I__217/O                          InMux                        217              5321   2342  FALL       1
II_2.counter_0_LC_13_29_1/in3     LogicCell40_SEQ_MODE_1000      0              5321   2342  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_2.counter_1_LC_13_29_0/in0
Capture Clock    : II_2.counter_1_LC_13_29_0/clk
Hold Constraint  : 0p
Path slack       : 2342p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1802
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5321
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__635/I                          LocalMux                       0              3519   1971  FALL       1
I__635/O                          LocalMux                     309              3827   1971  FALL       1
I__639/I                          InMux                          0              3827   1971  FALL       1
I__639/O                          InMux                        217              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/in1         LogicCell40_SEQ_MODE_0000      0              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/lcout       LogicCell40_SEQ_MODE_0000    379              4424   1971  FALL      11
I__212/I                          Odrv4                          0              4424   2342  FALL       1
I__212/O                          Odrv4                        372              4795   2342  FALL       1
I__216/I                          LocalMux                       0              4795   2342  FALL       1
I__216/O                          LocalMux                     309              5104   2342  FALL       1
I__218/I                          InMux                          0              5104   2342  FALL       1
I__218/O                          InMux                        217              5321   2342  FALL       1
II_2.counter_1_LC_13_29_0/in0     LogicCell40_SEQ_MODE_1000      0              5321   2342  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_2.counter_2_LC_13_29_3/in3
Capture Clock    : II_2.counter_2_LC_13_29_3/clk
Hold Constraint  : 0p
Path slack       : 2342p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1802
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5321
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__635/I                          LocalMux                       0              3519   1971  FALL       1
I__635/O                          LocalMux                     309              3827   1971  FALL       1
I__639/I                          InMux                          0              3827   1971  FALL       1
I__639/O                          InMux                        217              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/in1         LogicCell40_SEQ_MODE_0000      0              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/lcout       LogicCell40_SEQ_MODE_0000    379              4424   1971  FALL      11
I__212/I                          Odrv4                          0              4424   2342  FALL       1
I__212/O                          Odrv4                        372              4795   2342  FALL       1
I__216/I                          LocalMux                       0              4795   2342  FALL       1
I__216/O                          LocalMux                     309              5104   2342  FALL       1
I__219/I                          InMux                          0              5104   2342  FALL       1
I__219/O                          InMux                        217              5321   2342  FALL       1
II_2.counter_2_LC_13_29_3/in3     LogicCell40_SEQ_MODE_1000      0              5321   2342  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_2.outputs_0_LC_13_29_7/in3
Capture Clock    : II_2.outputs_0_LC_13_29_7/clk
Hold Constraint  : 0p
Path slack       : 2342p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1802
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5321
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__635/I                          LocalMux                       0              3519   1971  FALL       1
I__635/O                          LocalMux                     309              3827   1971  FALL       1
I__639/I                          InMux                          0              3827   1971  FALL       1
I__639/O                          InMux                        217              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/in1         LogicCell40_SEQ_MODE_0000      0              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/lcout       LogicCell40_SEQ_MODE_0000    379              4424   1971  FALL      11
I__212/I                          Odrv4                          0              4424   2342  FALL       1
I__212/O                          Odrv4                        372              4795   2342  FALL       1
I__216/I                          LocalMux                       0              4795   2342  FALL       1
I__216/O                          LocalMux                     309              5104   2342  FALL       1
I__220/I                          InMux                          0              5104   2342  FALL       1
I__220/O                          InMux                        217              5321   2342  FALL       1
II_2.outputs_0_LC_13_29_7/in3     LogicCell40_SEQ_MODE_1000      0              5321   2342  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_0_LC_13_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_2.outputs_1_LC_13_29_2/in0
Capture Clock    : II_2.outputs_1_LC_13_29_2/clk
Hold Constraint  : 0p
Path slack       : 2342p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1802
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5321
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__635/I                          LocalMux                       0              3519   1971  FALL       1
I__635/O                          LocalMux                     309              3827   1971  FALL       1
I__639/I                          InMux                          0              3827   1971  FALL       1
I__639/O                          InMux                        217              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/in1         LogicCell40_SEQ_MODE_0000      0              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/lcout       LogicCell40_SEQ_MODE_0000    379              4424   1971  FALL      11
I__212/I                          Odrv4                          0              4424   2342  FALL       1
I__212/O                          Odrv4                        372              4795   2342  FALL       1
I__216/I                          LocalMux                       0              4795   2342  FALL       1
I__216/O                          LocalMux                     309              5104   2342  FALL       1
I__221/I                          InMux                          0              5104   2342  FALL       1
I__221/O                          InMux                        217              5321   2342  FALL       1
II_2.outputs_1_LC_13_29_2/in0     LogicCell40_SEQ_MODE_1000      0              5321   2342  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_1_LC_13_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_3.counter_0_LC_13_29_6/in0
Capture Clock    : II_3.counter_0_LC_13_29_6/clk
Hold Constraint  : 0p
Path slack       : 2342p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1802
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5321
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__635/I                          LocalMux                       0              3519   1971  FALL       1
I__635/O                          LocalMux                     309              3827   1971  FALL       1
I__639/I                          InMux                          0              3827   1971  FALL       1
I__639/O                          InMux                        217              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/in1         LogicCell40_SEQ_MODE_0000      0              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/lcout       LogicCell40_SEQ_MODE_0000    379              4424   1971  FALL      11
I__212/I                          Odrv4                          0              4424   2342  FALL       1
I__212/O                          Odrv4                        372              4795   2342  FALL       1
I__216/I                          LocalMux                       0              4795   2342  FALL       1
I__216/O                          LocalMux                     309              5104   2342  FALL       1
I__222/I                          InMux                          0              5104   2342  FALL       1
I__222/O                          InMux                        217              5321   2342  FALL       1
II_3.counter_0_LC_13_29_6/in0     LogicCell40_SEQ_MODE_1000      0              5321   2342  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_0_LC_13_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_3.counter_1_LC_13_29_4/in0
Capture Clock    : II_3.counter_1_LC_13_29_4/clk
Hold Constraint  : 0p
Path slack       : 2342p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1802
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5321
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__635/I                          LocalMux                       0              3519   1971  FALL       1
I__635/O                          LocalMux                     309              3827   1971  FALL       1
I__639/I                          InMux                          0              3827   1971  FALL       1
I__639/O                          InMux                        217              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/in1         LogicCell40_SEQ_MODE_0000      0              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/lcout       LogicCell40_SEQ_MODE_0000    379              4424   1971  FALL      11
I__212/I                          Odrv4                          0              4424   2342  FALL       1
I__212/O                          Odrv4                        372              4795   2342  FALL       1
I__216/I                          LocalMux                       0              4795   2342  FALL       1
I__216/O                          LocalMux                     309              5104   2342  FALL       1
I__223/I                          InMux                          0              5104   2342  FALL       1
I__223/O                          InMux                        217              5321   2342  FALL       1
II_3.counter_1_LC_13_29_4/in0     LogicCell40_SEQ_MODE_1000      0              5321   2342  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_1_LC_13_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_3.counter_2_LC_13_29_5/in3
Capture Clock    : II_3.counter_2_LC_13_29_5/clk
Hold Constraint  : 0p
Path slack       : 2342p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1802
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5321
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__635/I                          LocalMux                       0              3519   1971  FALL       1
I__635/O                          LocalMux                     309              3827   1971  FALL       1
I__639/I                          InMux                          0              3827   1971  FALL       1
I__639/O                          InMux                        217              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/in1         LogicCell40_SEQ_MODE_0000      0              4045   1971  FALL       1
II_2.G_3_s_LC_14_32_3/lcout       LogicCell40_SEQ_MODE_0000    379              4424   1971  FALL      11
I__212/I                          Odrv4                          0              4424   2342  FALL       1
I__212/O                          Odrv4                        372              4795   2342  FALL       1
I__216/I                          LocalMux                       0              4795   2342  FALL       1
I__216/O                          LocalMux                     309              5104   2342  FALL       1
I__224/I                          InMux                          0              5104   2342  FALL       1
I__224/O                          InMux                        217              5321   2342  FALL       1
II_3.counter_2_LC_13_29_5/in3     LogicCell40_SEQ_MODE_1000      0              5321   2342  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_2_LC_13_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_22_LC_15_31_5/lcout
Path End         : II_1.clock_out_LC_16_30_3/in0
Capture Clock    : II_1.clock_out_LC_16_30_3/clk
Hold Constraint  : 0p
Path slack       : 2419p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               1879
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5398
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_22_LC_15_31_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_22_LC_15_31_5/lcout       LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__401/I                               LocalMux                       0              3519   2420  FALL       1
I__401/O                               LocalMux                     309              3827   2420  FALL       1
I__405/I                               InMux                          0              3827   2420  FALL       1
I__405/O                               InMux                        217              4045   2420  FALL       1
II_1.clock_out_RNO_0_LC_16_31_5/in3    LogicCell40_SEQ_MODE_0000      0              4045   2420  FALL       1
II_1.clock_out_RNO_0_LC_16_31_5/lcout  LogicCell40_SEQ_MODE_0000    288              4332   2420  FALL       1
I__398/I                               Odrv12                         0              4332   2420  FALL       1
I__398/O                               Odrv12                       540              4872   2420  FALL       1
I__399/I                               LocalMux                       0              4872   2420  FALL       1
I__399/O                               LocalMux                     309              5181   2420  FALL       1
I__400/I                               InMux                          0              5181   2420  FALL       1
I__400/O                               InMux                        217              5398   2420  FALL       1
II_1.clock_out_LC_16_30_3/in0          LogicCell40_SEQ_MODE_1000      0              5398   2420  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_11_LC_15_30_2/lcout
Path End         : II_3.outputs_0_LC_13_31_0/in1
Capture Clock    : II_3.outputs_0_LC_13_31_0/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2041
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5560
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_11_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__488/I                                   Odrv4                          0              3519   2581  FALL       1
I__488/O                                   Odrv4                        372              3890   2581  FALL       1
I__493/I                                   LocalMux                       0              3890   2581  FALL       1
I__493/O                                   LocalMux                     309              4199   2581  FALL       1
I__497/I                                   InMux                          0              4199   2581  FALL       1
I__497/O                                   InMux                        217              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/in3    LogicCell40_SEQ_MODE_0000      0              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/ltout  LogicCell40_SEQ_MODE_0000    267              4683   2581  RISE       1
I__156/I                                   CascadeMux                     0              4683   2581  RISE       1
I__156/O                                   CascadeMux                     0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in2    LogicCell40_SEQ_MODE_0000      0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    351              5034   2581  FALL       9
I__148/I                                   LocalMux                       0              5034   2581  FALL       1
I__148/O                                   LocalMux                     309              5342   2581  FALL       1
I__150/I                                   InMux                          0              5342   2581  FALL       1
I__150/O                                   InMux                        217              5560   2581  FALL       1
II_3.outputs_0_LC_13_31_0/in1              LogicCell40_SEQ_MODE_1001      0              5560   2581  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_27_LC_15_32_2/sr
Capture Clock    : II_1.counter_27_LC_15_32_2/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__365/I                                             SRMux                          0              5595   3171  FALL       1
I__365/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_27_LC_15_32_2/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_26_LC_15_32_1/sr
Capture Clock    : II_1.counter_26_LC_15_32_1/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__365/I                                             SRMux                          0              5595   3171  FALL       1
I__365/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_26_LC_15_32_1/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_26_LC_15_32_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_25_LC_15_32_0/sr
Capture Clock    : II_1.counter_25_LC_15_32_0/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__365/I                                             SRMux                          0              5595   3171  FALL       1
I__365/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_25_LC_15_32_0/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_25_LC_15_32_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_24_LC_15_31_7/sr
Capture Clock    : II_1.counter_24_LC_15_31_7/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__366/I                                             SRMux                          0              5595   3171  FALL       1
I__366/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_24_LC_15_31_7/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_24_LC_15_31_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_23_LC_15_31_6/sr
Capture Clock    : II_1.counter_23_LC_15_31_6/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__366/I                                             SRMux                          0              5595   3171  FALL       1
I__366/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_23_LC_15_31_6/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_23_LC_15_31_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_22_LC_15_31_5/sr
Capture Clock    : II_1.counter_22_LC_15_31_5/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__366/I                                             SRMux                          0              5595   3171  FALL       1
I__366/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_22_LC_15_31_5/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_22_LC_15_31_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_21_LC_15_31_4/sr
Capture Clock    : II_1.counter_21_LC_15_31_4/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__366/I                                             SRMux                          0              5595   3171  FALL       1
I__366/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_21_LC_15_31_4/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_21_LC_15_31_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_20_LC_15_31_3/sr
Capture Clock    : II_1.counter_20_LC_15_31_3/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__366/I                                             SRMux                          0              5595   3171  FALL       1
I__366/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_20_LC_15_31_3/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_20_LC_15_31_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_19_LC_15_31_2/sr
Capture Clock    : II_1.counter_19_LC_15_31_2/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__366/I                                             SRMux                          0              5595   3171  FALL       1
I__366/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_19_LC_15_31_2/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_19_LC_15_31_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_18_LC_15_31_1/sr
Capture Clock    : II_1.counter_18_LC_15_31_1/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__366/I                                             SRMux                          0              5595   3171  FALL       1
I__366/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_18_LC_15_31_1/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_18_LC_15_31_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_17_LC_15_31_0/sr
Capture Clock    : II_1.counter_17_LC_15_31_0/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__366/I                                             SRMux                          0              5595   3171  FALL       1
I__366/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_17_LC_15_31_0/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_17_LC_15_31_0/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_0_LC_14_31_4/sr
Capture Clock    : II_1.counter_0_LC_14_31_4/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__367/I                                             SRMux                          0              5595   3171  FALL       1
I__367/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_0_LC_14_31_4/sr                         LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_0_LC_14_31_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_1_LC_14_31_1/sr
Capture Clock    : II_1.counter_1_LC_14_31_1/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__367/I                                             SRMux                          0              5595   3171  FALL       1
I__367/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_1_LC_14_31_1/sr                         LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__309/I                                                           ClkMux                          0              2670  RISE       1
I__309/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_1_LC_14_31_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_16_LC_15_30_7/sr
Capture Clock    : II_1.counter_16_LC_15_30_7/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__368/I                                             SRMux                          0              5595   3171  FALL       1
I__368/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_16_LC_15_30_7/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_16_LC_15_30_7/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_15_LC_15_30_6/sr
Capture Clock    : II_1.counter_15_LC_15_30_6/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__368/I                                             SRMux                          0              5595   3171  FALL       1
I__368/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_15_LC_15_30_6/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_15_LC_15_30_6/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_14_LC_15_30_5/sr
Capture Clock    : II_1.counter_14_LC_15_30_5/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__368/I                                             SRMux                          0              5595   3171  FALL       1
I__368/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_14_LC_15_30_5/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_14_LC_15_30_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_13_LC_15_30_4/sr
Capture Clock    : II_1.counter_13_LC_15_30_4/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__368/I                                             SRMux                          0              5595   3171  FALL       1
I__368/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_13_LC_15_30_4/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_13_LC_15_30_4/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_12_LC_15_30_3/sr
Capture Clock    : II_1.counter_12_LC_15_30_3/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__368/I                                             SRMux                          0              5595   3171  FALL       1
I__368/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_12_LC_15_30_3/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_12_LC_15_30_3/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_11_LC_15_30_2/sr
Capture Clock    : II_1.counter_11_LC_15_30_2/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__368/I                                             SRMux                          0              5595   3171  FALL       1
I__368/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_11_LC_15_30_2/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_10_LC_15_30_1/sr
Capture Clock    : II_1.counter_10_LC_15_30_1/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__368/I                                             SRMux                          0              5595   3171  FALL       1
I__368/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_10_LC_15_30_1/sr                        LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_10_LC_15_30_1/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_9_LC_15_30_0/sr
Capture Clock    : II_1.counter_9_LC_15_30_0/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__368/I                                             SRMux                          0              5595   3171  FALL       1
I__368/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_9_LC_15_30_0/sr                         LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_9_LC_15_30_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_8_LC_15_29_7/sr
Capture Clock    : II_1.counter_8_LC_15_29_7/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__369/I                                             SRMux                          0              5595   3171  FALL       1
I__369/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_8_LC_15_29_7/sr                         LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_8_LC_15_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_7_LC_15_29_6/sr
Capture Clock    : II_1.counter_7_LC_15_29_6/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__369/I                                             SRMux                          0              5595   3171  FALL       1
I__369/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_7_LC_15_29_6/sr                         LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_7_LC_15_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_6_LC_15_29_5/sr
Capture Clock    : II_1.counter_6_LC_15_29_5/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__369/I                                             SRMux                          0              5595   3171  FALL       1
I__369/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_6_LC_15_29_5/sr                         LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_6_LC_15_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_5_LC_15_29_4/sr
Capture Clock    : II_1.counter_5_LC_15_29_4/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__369/I                                             SRMux                          0              5595   3171  FALL       1
I__369/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_5_LC_15_29_4/sr                         LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_5_LC_15_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_4_LC_15_29_3/sr
Capture Clock    : II_1.counter_4_LC_15_29_3/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__369/I                                             SRMux                          0              5595   3171  FALL       1
I__369/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_4_LC_15_29_3/sr                         LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_4_LC_15_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_3_LC_15_29_2/sr
Capture Clock    : II_1.counter_3_LC_15_29_2/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__369/I                                             SRMux                          0              5595   3171  FALL       1
I__369/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_3_LC_15_29_2/sr                         LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_3_LC_15_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_27_LC_15_32_2/lcout
Path End         : II_1.counter_2_LC_15_29_1/sr
Capture Clock    : II_1.counter_2_LC_15_29_1/clk
Hold Constraint  : 0p
Path slack       : 3171p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2433
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   5952
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__310/I                                                           ClkMux                          0              2670  RISE       1
I__310/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_27_LC_15_32_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                             model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_27_LC_15_32_2/lcout                     LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__636/I                                             LocalMux                       0              3519   3171  FALL       1
I__636/O                                             LocalMux                     309              3827   3171  FALL       1
I__640/I                                             InMux                          0              3827   3171  FALL       1
I__640/O                                             InMux                        217              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/in0              LogicCell40_SEQ_MODE_0000      0              4045   3171  FALL       1
II_1.counter_RNIJGA99_27_LC_16_32_1/lcout            LogicCell40_SEQ_MODE_0000    386              4431   3171  FALL       1
I__632/I                                             LocalMux                       0              4431   3171  FALL       1
I__632/O                                             LocalMux                     309              4739   3171  FALL       1
I__633/I                                             IoInMux                        0              4739   3171  FALL       1
I__633/O                                             IoInMux                      217              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4957   3171  FALL       1
II_1.counter_RNIJGA99_0_27/GLOBALBUFFEROUTPUT        ICE_GB                       561              5518   3171  FALL      28
I__363/I                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__363/O                                             gio2CtrlBuf                    0              5518   3171  FALL       1
I__364/I                                             GlobalMux                      0              5518   3171  FALL       1
I__364/O                                             GlobalMux                     77              5595   3171  FALL       1
I__369/I                                             SRMux                          0              5595   3171  FALL       1
I__369/O                                             SRMux                        358              5952   3171  FALL       1
II_1.counter_2_LC_15_29_1/sr                         LogicCell40_SEQ_MODE_1000      0              5952   3171  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__305/I                                                           ClkMux                          0              2670  RISE       1
I__305/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_2_LC_15_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_22_LC_15_31_5/lcout
Path End         : II_3.outputs_0_LC_13_31_0/sr
Capture Clock    : II_3.outputs_0_LC_13_31_0/clk
Hold Constraint  : 0p
Path slack       : 3501p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                     -197
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2781

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               2763
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6282
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__308/I                                                           ClkMux                          0              2670  RISE       1
I__308/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_22_LC_15_31_5/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_22_LC_15_31_5/lcout       LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__402/I                               LocalMux                       0              3519   3486  FALL       1
I__402/O                               LocalMux                     309              3827   3486  FALL       1
I__407/I                               InMux                          0              3827   3501  FALL       1
I__407/O                               InMux                        217              4045   3501  FALL       1
II_3.outputs_RNO_2_0_LC_14_32_4/in3    LogicCell40_SEQ_MODE_0000      0              4045   3501  FALL       1
II_3.outputs_RNO_2_0_LC_14_32_4/lcout  LogicCell40_SEQ_MODE_0000    288              4332   3501  FALL       1
I__282/I                               LocalMux                       0              4332   3501  FALL       1
I__282/O                               LocalMux                     309              4641   3501  FALL       1
I__283/I                               InMux                          0              4641   3501  FALL       1
I__283/O                               InMux                        217              4858   3501  FALL       1
II_3.outputs_RNO_0_0_LC_14_31_6/in0    LogicCell40_SEQ_MODE_0000      0              4858   3501  FALL       1
II_3.outputs_RNO_0_0_LC_14_31_6/lcout  LogicCell40_SEQ_MODE_0000    386              5244   3501  FALL       1
I__261/I                               Odrv4                          0              5244   3501  FALL       1
I__261/O                               Odrv4                        372              5616   3501  FALL       1
I__262/I                               LocalMux                       0              5616   3501  FALL       1
I__262/O                               LocalMux                     309              5924   3501  FALL       1
I__263/I                               SRMux                          0              5924   3501  FALL       1
I__263/O                               SRMux                        358              6282   3501  FALL       1
II_3.outputs_0_LC_13_31_0/sr           LogicCell40_SEQ_MODE_1001      0              6282   3501  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__311/I                                                           ClkMux                          0              2670  RISE       1
I__311/O                                                           ClkMux                        309              2979  RISE       1
II_3.outputs_0_LC_13_31_0/clk                                      LogicCell40_SEQ_MODE_1001       0              2979  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_11_LC_15_30_2/lcout
Path End         : II_2.outputs_0_LC_13_29_7/ce
Capture Clock    : II_2.outputs_0_LC_13_29_7/clk
Hold Constraint  : 0p
Path slack       : 3661p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3121
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6640
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_11_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__488/I                                   Odrv4                          0              3519   2581  FALL       1
I__488/O                                   Odrv4                        372              3890   2581  FALL       1
I__493/I                                   LocalMux                       0              3890   2581  FALL       1
I__493/O                                   LocalMux                     309              4199   2581  FALL       1
I__497/I                                   InMux                          0              4199   2581  FALL       1
I__497/O                                   InMux                        217              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/in3    LogicCell40_SEQ_MODE_0000      0              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/ltout  LogicCell40_SEQ_MODE_0000    267              4683   2581  RISE       1
I__156/I                                   CascadeMux                     0              4683   2581  RISE       1
I__156/O                                   CascadeMux                     0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in2    LogicCell40_SEQ_MODE_0000      0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    351              5034   2581  FALL       9
I__149/I                                   Odrv4                          0              5034   3661  FALL       1
I__149/O                                   Odrv4                        372              5405   3661  FALL       1
I__151/I                                   Span4Mux_v                     0              5405   3661  FALL       1
I__151/O                                   Span4Mux_v                   372              5777   3661  FALL       1
I__152/I                                   LocalMux                       0              5777   3661  FALL       1
I__152/O                                   LocalMux                     309              6086   3661  FALL       1
I__153/I                                   CEMux                          0              6086   3661  FALL       1
I__153/O                                   CEMux                        554              6640   3661  FALL       1
II_2.outputs_0_LC_13_29_7/ce               LogicCell40_SEQ_MODE_1000      0              6640   3661  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_0_LC_13_29_7/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_11_LC_15_30_2/lcout
Path End         : II_3.counter_0_LC_13_29_6/ce
Capture Clock    : II_3.counter_0_LC_13_29_6/clk
Hold Constraint  : 0p
Path slack       : 3661p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3121
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6640
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_11_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__488/I                                   Odrv4                          0              3519   2581  FALL       1
I__488/O                                   Odrv4                        372              3890   2581  FALL       1
I__493/I                                   LocalMux                       0              3890   2581  FALL       1
I__493/O                                   LocalMux                     309              4199   2581  FALL       1
I__497/I                                   InMux                          0              4199   2581  FALL       1
I__497/O                                   InMux                        217              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/in3    LogicCell40_SEQ_MODE_0000      0              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/ltout  LogicCell40_SEQ_MODE_0000    267              4683   2581  RISE       1
I__156/I                                   CascadeMux                     0              4683   2581  RISE       1
I__156/O                                   CascadeMux                     0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in2    LogicCell40_SEQ_MODE_0000      0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    351              5034   2581  FALL       9
I__149/I                                   Odrv4                          0              5034   3661  FALL       1
I__149/O                                   Odrv4                        372              5405   3661  FALL       1
I__151/I                                   Span4Mux_v                     0              5405   3661  FALL       1
I__151/O                                   Span4Mux_v                   372              5777   3661  FALL       1
I__152/I                                   LocalMux                       0              5777   3661  FALL       1
I__152/O                                   LocalMux                     309              6086   3661  FALL       1
I__153/I                                   CEMux                          0              6086   3661  FALL       1
I__153/O                                   CEMux                        554              6640   3661  FALL       1
II_3.counter_0_LC_13_29_6/ce               LogicCell40_SEQ_MODE_1000      0              6640   3661  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_0_LC_13_29_6/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_11_LC_15_30_2/lcout
Path End         : II_3.counter_2_LC_13_29_5/ce
Capture Clock    : II_3.counter_2_LC_13_29_5/clk
Hold Constraint  : 0p
Path slack       : 3661p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3121
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6640
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_11_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__488/I                                   Odrv4                          0              3519   2581  FALL       1
I__488/O                                   Odrv4                        372              3890   2581  FALL       1
I__493/I                                   LocalMux                       0              3890   2581  FALL       1
I__493/O                                   LocalMux                     309              4199   2581  FALL       1
I__497/I                                   InMux                          0              4199   2581  FALL       1
I__497/O                                   InMux                        217              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/in3    LogicCell40_SEQ_MODE_0000      0              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/ltout  LogicCell40_SEQ_MODE_0000    267              4683   2581  RISE       1
I__156/I                                   CascadeMux                     0              4683   2581  RISE       1
I__156/O                                   CascadeMux                     0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in2    LogicCell40_SEQ_MODE_0000      0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    351              5034   2581  FALL       9
I__149/I                                   Odrv4                          0              5034   3661  FALL       1
I__149/O                                   Odrv4                        372              5405   3661  FALL       1
I__151/I                                   Span4Mux_v                     0              5405   3661  FALL       1
I__151/O                                   Span4Mux_v                   372              5777   3661  FALL       1
I__152/I                                   LocalMux                       0              5777   3661  FALL       1
I__152/O                                   LocalMux                     309              6086   3661  FALL       1
I__153/I                                   CEMux                          0              6086   3661  FALL       1
I__153/O                                   CEMux                        554              6640   3661  FALL       1
II_3.counter_2_LC_13_29_5/ce               LogicCell40_SEQ_MODE_1000      0              6640   3661  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_2_LC_13_29_5/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_11_LC_15_30_2/lcout
Path End         : II_3.counter_1_LC_13_29_4/ce
Capture Clock    : II_3.counter_1_LC_13_29_4/clk
Hold Constraint  : 0p
Path slack       : 3661p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3121
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6640
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_11_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__488/I                                   Odrv4                          0              3519   2581  FALL       1
I__488/O                                   Odrv4                        372              3890   2581  FALL       1
I__493/I                                   LocalMux                       0              3890   2581  FALL       1
I__493/O                                   LocalMux                     309              4199   2581  FALL       1
I__497/I                                   InMux                          0              4199   2581  FALL       1
I__497/O                                   InMux                        217              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/in3    LogicCell40_SEQ_MODE_0000      0              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/ltout  LogicCell40_SEQ_MODE_0000    267              4683   2581  RISE       1
I__156/I                                   CascadeMux                     0              4683   2581  RISE       1
I__156/O                                   CascadeMux                     0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in2    LogicCell40_SEQ_MODE_0000      0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    351              5034   2581  FALL       9
I__149/I                                   Odrv4                          0              5034   3661  FALL       1
I__149/O                                   Odrv4                        372              5405   3661  FALL       1
I__151/I                                   Span4Mux_v                     0              5405   3661  FALL       1
I__151/O                                   Span4Mux_v                   372              5777   3661  FALL       1
I__152/I                                   LocalMux                       0              5777   3661  FALL       1
I__152/O                                   LocalMux                     309              6086   3661  FALL       1
I__153/I                                   CEMux                          0              6086   3661  FALL       1
I__153/O                                   CEMux                        554              6640   3661  FALL       1
II_3.counter_1_LC_13_29_4/ce               LogicCell40_SEQ_MODE_1000      0              6640   3661  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_3.counter_1_LC_13_29_4/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_11_LC_15_30_2/lcout
Path End         : II_2.counter_2_LC_13_29_3/ce
Capture Clock    : II_2.counter_2_LC_13_29_3/clk
Hold Constraint  : 0p
Path slack       : 3661p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3121
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6640
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_11_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__488/I                                   Odrv4                          0              3519   2581  FALL       1
I__488/O                                   Odrv4                        372              3890   2581  FALL       1
I__493/I                                   LocalMux                       0              3890   2581  FALL       1
I__493/O                                   LocalMux                     309              4199   2581  FALL       1
I__497/I                                   InMux                          0              4199   2581  FALL       1
I__497/O                                   InMux                        217              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/in3    LogicCell40_SEQ_MODE_0000      0              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/ltout  LogicCell40_SEQ_MODE_0000    267              4683   2581  RISE       1
I__156/I                                   CascadeMux                     0              4683   2581  RISE       1
I__156/O                                   CascadeMux                     0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in2    LogicCell40_SEQ_MODE_0000      0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    351              5034   2581  FALL       9
I__149/I                                   Odrv4                          0              5034   3661  FALL       1
I__149/O                                   Odrv4                        372              5405   3661  FALL       1
I__151/I                                   Span4Mux_v                     0              5405   3661  FALL       1
I__151/O                                   Span4Mux_v                   372              5777   3661  FALL       1
I__152/I                                   LocalMux                       0              5777   3661  FALL       1
I__152/O                                   LocalMux                     309              6086   3661  FALL       1
I__153/I                                   CEMux                          0              6086   3661  FALL       1
I__153/O                                   CEMux                        554              6640   3661  FALL       1
II_2.counter_2_LC_13_29_3/ce               LogicCell40_SEQ_MODE_1000      0              6640   3661  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_2_LC_13_29_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_11_LC_15_30_2/lcout
Path End         : II_2.outputs_1_LC_13_29_2/ce
Capture Clock    : II_2.outputs_1_LC_13_29_2/clk
Hold Constraint  : 0p
Path slack       : 3661p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3121
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6640
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_11_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__488/I                                   Odrv4                          0              3519   2581  FALL       1
I__488/O                                   Odrv4                        372              3890   2581  FALL       1
I__493/I                                   LocalMux                       0              3890   2581  FALL       1
I__493/O                                   LocalMux                     309              4199   2581  FALL       1
I__497/I                                   InMux                          0              4199   2581  FALL       1
I__497/O                                   InMux                        217              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/in3    LogicCell40_SEQ_MODE_0000      0              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/ltout  LogicCell40_SEQ_MODE_0000    267              4683   2581  RISE       1
I__156/I                                   CascadeMux                     0              4683   2581  RISE       1
I__156/O                                   CascadeMux                     0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in2    LogicCell40_SEQ_MODE_0000      0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    351              5034   2581  FALL       9
I__149/I                                   Odrv4                          0              5034   3661  FALL       1
I__149/O                                   Odrv4                        372              5405   3661  FALL       1
I__151/I                                   Span4Mux_v                     0              5405   3661  FALL       1
I__151/O                                   Span4Mux_v                   372              5777   3661  FALL       1
I__152/I                                   LocalMux                       0              5777   3661  FALL       1
I__152/O                                   LocalMux                     309              6086   3661  FALL       1
I__153/I                                   CEMux                          0              6086   3661  FALL       1
I__153/O                                   CEMux                        554              6640   3661  FALL       1
II_2.outputs_1_LC_13_29_2/ce               LogicCell40_SEQ_MODE_1000      0              6640   3661  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.outputs_1_LC_13_29_2/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_11_LC_15_30_2/lcout
Path End         : II_2.counter_0_LC_13_29_1/ce
Capture Clock    : II_2.counter_0_LC_13_29_1/clk
Hold Constraint  : 0p
Path slack       : 3661p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3121
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6640
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_11_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__488/I                                   Odrv4                          0              3519   2581  FALL       1
I__488/O                                   Odrv4                        372              3890   2581  FALL       1
I__493/I                                   LocalMux                       0              3890   2581  FALL       1
I__493/O                                   LocalMux                     309              4199   2581  FALL       1
I__497/I                                   InMux                          0              4199   2581  FALL       1
I__497/O                                   InMux                        217              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/in3    LogicCell40_SEQ_MODE_0000      0              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/ltout  LogicCell40_SEQ_MODE_0000    267              4683   2581  RISE       1
I__156/I                                   CascadeMux                     0              4683   2581  RISE       1
I__156/O                                   CascadeMux                     0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in2    LogicCell40_SEQ_MODE_0000      0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    351              5034   2581  FALL       9
I__149/I                                   Odrv4                          0              5034   3661  FALL       1
I__149/O                                   Odrv4                        372              5405   3661  FALL       1
I__151/I                                   Span4Mux_v                     0              5405   3661  FALL       1
I__151/O                                   Span4Mux_v                   372              5777   3661  FALL       1
I__152/I                                   LocalMux                       0              5777   3661  FALL       1
I__152/O                                   LocalMux                     309              6086   3661  FALL       1
I__153/I                                   CEMux                          0              6086   3661  FALL       1
I__153/O                                   CEMux                        554              6640   3661  FALL       1
II_2.counter_0_LC_13_29_1/ce               LogicCell40_SEQ_MODE_1000      0              6640   3661  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_0_LC_13_29_1/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_1.counter_11_LC_15_30_2/lcout
Path End         : II_2.counter_1_LC_13_29_0/ce
Capture Clock    : II_2.counter_1_LC_13_29_0/clk
Hold Constraint  : 0p
Path slack       : 3661p

Capture Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                       0
+ Capture Clock Path Delay                                       2979
- Setup Time                                                        0
--------------------------------------------------------------   ---- 
End-of-path required time (ps)                                   2979

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                      0
+ Launch Clock Path Delay                                       2979
+ Clock To Q                                                     540
+ Data Path Delay                                               3121
-------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                   6640
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__306/I                                                           ClkMux                          0              2670  RISE       1
I__306/O                                                           ClkMux                        309              2979  RISE       1
II_1.counter_11_LC_15_30_2/clk                                     LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                   model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_1.counter_11_LC_15_30_2/lcout           LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       5
I__488/I                                   Odrv4                          0              3519   2581  FALL       1
I__488/O                                   Odrv4                        372              3890   2581  FALL       1
I__493/I                                   LocalMux                       0              3890   2581  FALL       1
I__493/O                                   LocalMux                     309              4199   2581  FALL       1
I__497/I                                   InMux                          0              4199   2581  FALL       1
I__497/O                                   InMux                        217              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/in3    LogicCell40_SEQ_MODE_0000      0              4416   2581  FALL       1
II_1.counter_RNIIPRU2_11_LC_13_30_4/ltout  LogicCell40_SEQ_MODE_0000    267              4683   2581  RISE       1
I__156/I                                   CascadeMux                     0              4683   2581  RISE       1
I__156/O                                   CascadeMux                     0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/in2    LogicCell40_SEQ_MODE_0000      0              4683   2581  RISE       1
II_1.counter_RNIAGFC7_11_LC_13_30_5/lcout  LogicCell40_SEQ_MODE_0000    351              5034   2581  FALL       9
I__149/I                                   Odrv4                          0              5034   3661  FALL       1
I__149/O                                   Odrv4                        372              5405   3661  FALL       1
I__151/I                                   Span4Mux_v                     0              5405   3661  FALL       1
I__151/O                                   Span4Mux_v                   372              5777   3661  FALL       1
I__152/I                                   LocalMux                       0              5777   3661  FALL       1
I__152/O                                   LocalMux                     309              6086   3661  FALL       1
I__153/I                                   CEMux                          0              6086   3661  FALL       1
I__153/O                                   CEMux                        554              6640   3661  FALL       1
II_2.counter_1_LC_13_29_0/ce               LogicCell40_SEQ_MODE_1000      0              6640   3661  FALL       1

Capture Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__307/I                                                           ClkMux                          0              2670  RISE       1
I__307/O                                                           ClkMux                        309              2979  RISE       1
II_2.counter_1_LC_13_29_0/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : led8
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:R#1)       0
+ Launch Clock Source Latency                                               0
+ Data Path Delay                                                       10420
---------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                           10420
 
Data path
pin name                                                           model name                  delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516    N/A  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516   COMP  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__302/I                                                           GlobalMux                       0              2516   COMP  RISE       1
I__302/O                                                           GlobalMux                     154              2670   COMP  RISE       1
I__304/I                                                           ClkMux                          0              2670   COMP  RISE       1
I__304/O                                                           ClkMux                        309              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979   COMP  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519   COMP  RISE       4
I__315/I                                                           Odrv4                           0              3519   COMP  RISE       1
I__315/O                                                           Odrv4                         351              3869   COMP  RISE       1
I__317/I                                                           Span4Mux_s1_v                   0              3869   COMP  RISE       1
I__317/O                                                           Span4Mux_s1_v                 203              4073   COMP  RISE       1
I__319/I                                                           IoSpan4Mux                      0              4073   COMP  RISE       1
I__319/O                                                           IoSpan4Mux                    288              4360   COMP  RISE       1
I__322/I                                                           IoSpan4Mux                      0              4360   COMP  RISE       1
I__322/O                                                           IoSpan4Mux                    288              4648   COMP  RISE       1
I__324/I                                                           IoSpan4Mux                      0              4648   COMP  RISE       1
I__324/O                                                           IoSpan4Mux                    288              4935   COMP  RISE       1
I__325/I                                                           IoSpan4Mux                      0              4935   COMP  RISE       1
I__325/O                                                           IoSpan4Mux                    288              5223   COMP  RISE       1
I__327/I                                                           IoSpan4Mux                      0              5223   +INF  RISE       1
I__327/O                                                           IoSpan4Mux                    288              5511   +INF  RISE       1
I__329/I                                                           LocalMux                        0              5511   +INF  RISE       1
I__329/O                                                           LocalMux                      330              5840   +INF  RISE       1
I__330/I                                                           IoInMux                         0              5840   +INF  RISE       1
I__330/O                                                           IoInMux                       259              6100   +INF  RISE       1
led8_obuf_preio/DOUT0                                              PRE_IO_PIN_TYPE_011001          0              6100   +INF  RISE       1
led8_obuf_preio/PADOUT                                             PRE_IO_PIN_TYPE_011001       2006              8106   +INF  RISE       1
led8_obuf_iopad/DIN                                                IO_PAD                          0              8106   +INF  RISE       1
led8_obuf_iopad/PACKAGEPIN:out                                     IO_PAD                       2314             10420   +INF  RISE       1
led8                                                               top_pll                         0             10420   +INF  RISE       1


++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.io_0_preio/PADOUT(~outddrreg)
Path End         : led7
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:R#1)      0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                               5861
+ Clock To Q                                                             112
+ Data Path Delay                                                       2314
---------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                           8287
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519  RISE       4
I__315/I                                                           Odrv4                           0              3519  RISE       1
I__315/O                                                           Odrv4                         351              3869  RISE       1
I__317/I                                                           Span4Mux_s1_v                   0              3869  RISE       1
I__317/O                                                           Span4Mux_s1_v                 203              4073  RISE       1
I__319/I                                                           IoSpan4Mux                      0              4073  RISE       1
I__319/O                                                           IoSpan4Mux                    288              4360  RISE       1
I__322/I                                                           IoSpan4Mux                      0              4360  RISE       1
I__322/O                                                           IoSpan4Mux                    288              4648  RISE       1
I__324/I                                                           IoSpan4Mux                      0              4648  RISE       1
I__324/O                                                           IoSpan4Mux                    288              4935  RISE       1
I__325/I                                                           IoSpan4Mux                      0              4935  RISE       1
I__325/O                                                           IoSpan4Mux                    288              5223  RISE       1
I__326/I                                                           LocalMux                        0              5223  RISE       1
I__326/O                                                           LocalMux                      330              5553  RISE       1
I__328/I                                                           ClkMux                          0              5553  RISE       1
I__328/O                                                           ClkMux                        309              5861  RISE       1
II_2.io_0_preio/OUTPUTCLK                                          PRE_IO_PIN_TYPE_100001          0              5861  RISE       1

Data path
pin name                            model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
II_2.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001    112              5973   +INF  RISE       1
II_2.io_0_iopad/DIN                 IO_PAD                      0              5973   +INF  RISE       1
II_2.io_0_iopad/PACKAGEPIN:out      IO_PAD                   2314              8287   +INF  RISE       1
led7                                top_pll                     0              8287   +INF  RISE       1


++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_3.io_0_preio/PADOUT(~outddrreg)
Path End         : led6
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (Clock_divider|clock_out_derived_clock:R#1)      0
+ Master Clock Source Latency                                              0
+ Launch Clock Path Delay                                               4999
+ Clock To Q                                                             112
+ Data Path Delay                                                       2314
---------------------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                           7425
 
Launch Clock Path
pin name                                                           model name                  delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__302/I                                                           GlobalMux                       0              2516  RISE       1
I__302/O                                                           GlobalMux                     154              2670  RISE       1
I__304/I                                                           ClkMux                          0              2670  RISE       1
I__304/O                                                           ClkMux                        309              2979  RISE       1
II_1.clock_out_LC_16_30_3/clk                                      LogicCell40_SEQ_MODE_1000       0              2979  RISE       1
II_1.clock_out_LC_16_30_3/lcout                                    LogicCell40_SEQ_MODE_1000     540              3519  RISE       4
I__315/I                                                           Odrv4                           0              3519  RISE       1
I__315/O                                                           Odrv4                         351              3869  RISE       1
I__317/I                                                           Span4Mux_s1_v                   0              3869  RISE       1
I__317/O                                                           Span4Mux_s1_v                 203              4073  RISE       1
I__319/I                                                           IoSpan4Mux                      0              4073  RISE       1
I__319/O                                                           IoSpan4Mux                    288              4360  RISE       1
I__321/I                                                           LocalMux                        0              4360  RISE       1
I__321/O                                                           LocalMux                      330              4690  RISE       1
I__323/I                                                           ClkMux                          0              4690  RISE       1
I__323/O                                                           ClkMux                        309              4999  RISE       1
II_3.io_0_preio/OUTPUTCLK                                          PRE_IO_PIN_TYPE_100001          0              4999  RISE       1

Data path
pin name                            model name              delay  cumulative delay  slack  edge  Fanout
----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
II_3.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001    112              5111   +INF  RISE       1
II_3.io_0_iopad/DIN                 IO_PAD                      0              5111   +INF  RISE       1
II_3.io_0_iopad/PACKAGEPIN:out      IO_PAD                   2314              7425   +INF  RISE       1
led6                                top_pll                     0              7425   +INF  RISE       1


++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : PLLOUTCORE
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTCORE:R#1)      0
+ Launch Clock Source Latency                                    0
+ Data Path Delay                                             9652
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9652
 
Data path
pin name                                                         model name                  delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                       top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                 IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                          IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                           PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTCORE                                      PLL40_FEEDBACK_PATH_SIMPLE   1613              2123    N/A  
top_pll_inst_pll/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2123   COMP  RISE       1
--top_pll_inst_pll/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__109/I                                                         Odrv12                          0              2123   +INF  RISE       1
I__109/O                                                         Odrv12                        491              2614   +INF  RISE       1
I__110/I                                                         Span12Mux_h                     0              2614   +INF  RISE       1
I__110/O                                                         Span12Mux_h                   491              3105   +INF  RISE       1
I__111/I                                                         Span12Mux_v                     0              3105   +INF  RISE       1
I__111/O                                                         Span12Mux_v                   491              3596   +INF  RISE       1
I__112/I                                                         Sp12to4                         0              3596   +INF  RISE       1
I__112/O                                                         Sp12to4                       428              4024   +INF  RISE       1
I__113/I                                                         Span4Mux_s3_h                   0              4024   +INF  RISE       1
I__113/O                                                         Span4Mux_s3_h                 231              4255   +INF  RISE       1
I__114/I                                                         IoSpan4Mux                      0              4255   +INF  RISE       1
I__114/O                                                         IoSpan4Mux                    288              4543   +INF  RISE       1
I__115/I                                                         LocalMux                        0              4543   +INF  RISE       1
I__115/O                                                         LocalMux                      330              4872   +INF  RISE       1
I__116/I                                                         IoInMux                         0              4872   +INF  RISE       1
I__116/O                                                         IoInMux                       259              5132   +INF  RISE       1
PLLOUTCORE_obuf_preio/DOUT0                                      PRE_IO_PIN_TYPE_011001          0              5132   +INF  RISE       1
PLLOUTCORE_obuf_preio/PADOUT                                     PRE_IO_PIN_TYPE_011001       2006              7138   +INF  RISE       1
PLLOUTCORE_obuf_iopad/DIN                                        IO_PAD                          0              7138   +INF  RISE       1
PLLOUTCORE_obuf_iopad/PACKAGEPIN:out                             IO_PAD                       2514              9652   +INF  RISE       1
PLLOUTCORE                                                       top_pll                         0              9652   +INF  RISE       1


++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PACKAGEPIN
Path End         : PLLOUTGLOBAL
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top_pll_inst_pll/PLLOUTGLOBAL:R#1)       0
+ Launch Clock Source Latency                                       0
+ Data Path Delay                                               10101
-------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                   10101
 
Data path
pin name                                                           model name                  delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------  --------------------------  -----  ----------------  -----  ----  ------
PACKAGEPIN                                                         top_pll                         0                 0   COMP  RISE       1
top_pll_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0   COMP  RISE       1
top_pll_inst_iopad/DOUT                                            IO_PAD                        510               510   COMP  RISE       1
top_pll_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510   COMP  RISE       1
top_pll_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516    N/A  
top_pll_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516   COMP  RISE       1
--top_pll_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__302/I                                                           GlobalMux                       0              2516   COMP  RISE       1
I__302/O                                                           GlobalMux                     154              2670   COMP  RISE       1
I__303/I                                                           Glb2LocalMux                    0              2670   +INF  RISE       1
I__303/O                                                           Glb2LocalMux                  449              3119   +INF  RISE       1
I__312/I                                                           LocalMux                        0              3119   +INF  RISE       1
I__312/O                                                           LocalMux                      330              3449   +INF  RISE       1
I__313/I                                                           InMux                           0              3449   +INF  RISE       1
I__313/O                                                           InMux                         259              3708   +INF  RISE       1
GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_9_4_4/in0                  LogicCell40_SEQ_MODE_0000       0              3708   +INF  RISE       1
GB_BUFFER_PLLOUTGLOBAL_0_THRU_LUT4_0_LC_9_4_4/lcout                LogicCell40_SEQ_MODE_0000     449              4157   +INF  RISE       1
I__132/I                                                           Odrv12                          0              4157   +INF  RISE       1
I__132/O                                                           Odrv12                        491              4648   +INF  RISE       1
I__133/I                                                           Span12Mux_s8_h                  0              4648   +INF  RISE       1
I__133/O                                                           Span12Mux_s8_h                344              4992   +INF  RISE       1
I__134/I                                                           LocalMux                        0              4992   +INF  RISE       1
I__134/O                                                           LocalMux                      330              5321   +INF  RISE       1
I__135/I                                                           IoInMux                         0              5321   +INF  RISE       1
I__135/O                                                           IoInMux                       259              5581   +INF  RISE       1
PLLOUTGLOBAL_obuf_preio/DOUT0                                      PRE_IO_PIN_TYPE_011001          0              5581   +INF  RISE       1
PLLOUTGLOBAL_obuf_preio/PADOUT                                     PRE_IO_PIN_TYPE_011001       2006              7587   +INF  RISE       1
PLLOUTGLOBAL_obuf_iopad/DIN                                        IO_PAD                          0              7587   +INF  RISE       1
PLLOUTGLOBAL_obuf_iopad/PACKAGEPIN:out                             IO_PAD                       2514             10101   +INF  RISE       1
PLLOUTGLOBAL                                                       top_pll                         0             10101   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

