set = "RVZvknha" # auto-generated, based on riscv-opcodes 5181d13bef845edfb511e3132a7e661090e3204b
width = 32

[formats]
names = ["format-1-0"]
parts = [
    [
        "vs2",
        5,
        "Register_vec",
    ],
    [
        "vs1",
        5,
        "Register_vec",
    ],
    [
        "vd",
        5,
        "Register_vec",
    ],
    [
        "none",
        32,
        "u32",
    ],
    [
        "imm",
        32,
        "VInt",
    ],
    [
        "himm",
        32,
        "VInt",
        "hex",
    ],
]

[types]
names = ["type-1-0"]
[[types.type-1-0]]
name = "none"
top = 31
bot = 25

[[types.type-1-0]]
name = "vs2"
top = 4
bot = 0

[[types.type-1-0]]
name = "vs1"
top = 4
bot = 0

[[types.type-1-0]]
name = "none"
top = 14
bot = 12

[[types.type-1-0]]
name = "vd"
top = 4
bot = 0

[[types.type-1-0]]
name = "none"
top = 6
bot = 0

[format-1-0]
type = "type-1-0"

[mappings]
names = ["Register_vec"]
number = 32
Register_vec = [
    "v0",
    "v1",
    "v2",
    "v3",
    "v4",
    "v5",
    "v6",
    "v7",
    "v8",
    "v9",
    "v10",
    "v11",
    "v12",
    "v13",
    "v14",
    "v15",
    "v16",
    "v17",
    "v18",
    "v19",
    "v20",
    "v21",
    "v22",
    "v23",
    "v24",
    "v25",
    "v26",
    "v27",
    "v28",
    "v29",
    "v30",
    "v31",
]

[format-1-0.repr]
default = "$name$ %vd%, %vs2%, %vs1%"

[format-1-0.instructions."vsha2ch.vv"]
mask = 0xfe00707f
match = 0xba002077

[format-1-0.instructions."vsha2cl.vv"]
mask = 0xfe00707f
match = 0xbe002077

[format-1-0.instructions."vsha2ms.vv"]
mask = 0xfe00707f
match = 0xb6002077
