// Seed: 4266701168
module module_0 (
    input  reg id_0,
    output reg id_1
);
  assign id_1 = 1;
  logic id_2;
  initial begin
    id_1 <= id_0;
  end
  logic id_3;
endmodule
