/*
  This file is part of Leela Chess Zero.
  Copyright (C) 2018-2019 The LCZero Authors

  Leela Chess is free software: you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation, either version 3 of the License, or
  (at your option) any later version.

  Leela Chess is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License
  along with Leela Chess.  If not, see <http://www.gnu.org/licenses/>.

  Additional permission under GNU GPL version 3 section 7

  If you modify this Program, or any covered work, by linking or
  combining it with NVIDIA Corporation's libraries from the NVIDIA CUDA
  Toolkit and the NVIDIA CUDA Deep Neural Network library (or a
  modified version of those libraries), containing parts covered by the
  terms of the respective license agreement, the licensors of this
  Program grant you additional permission to convey the resulting work.
*/

/*   This file is part of Leela Chess Zero.
    Modifications Copyright (C) 2023 Intel Corporation

    This program is free software: you can redistribute it and/or modify
    it under the terms of the GNU General Public License as published by
    the Free Software Foundation, either version 3 of the License, or
    (at your option) any later version.

    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.

    You should have received a copy of the GNU General Public License
   along with this program.  If not, see <https://www.gnu.org/licenses/>. 
   
   SPDX license identifier to be GNU General Public License v3.0 or later
*/

#include "neural/network.h"

namespace lczero {
namespace cudnn_backend {

struct InputsOutputs {
  InputsOutputs(int maxBatchSize, bool wdl, bool moves_left,
                size_t tensor_mem_size = 0, size_t scratch_size = 0,
                bool cublasDisableTensorCores = false) {
    ReportCUDAErrors(hipHostAlloc((void **)&input_masks_mem_, maxBatchSize * kInputPlanes * sizeof(uint64_t), hipHostMallocMapped));
    ReportCUDAErrors(hipHostGetDevicePointer((void **)&input_masks_mem_gpu_, input_masks_mem_, 0));
    ReportCUDAErrors(hipHostAlloc((void **)&input_val_mem_, maxBatchSize * kInputPlanes * sizeof(float), hipHostMallocMapped));
    ReportCUDAErrors(hipHostGetDevicePointer((void **)&input_val_mem_gpu_, input_val_mem_, 0));
    ReportCUDAErrors(hipHostAlloc((void **)&op_policy_mem_, maxBatchSize * kNumOutputPolicy * sizeof(float), 0));

    // Seperate device memory copy for policy output.
    // It's faster to write to device memory and then copy to host memory
    // than having the kernel write directly to it.
    ReportCUDAErrors(hipMalloc((void **)&op_policy_mem_gpu_, maxBatchSize * kNumOutputPolicy * sizeof(float)));

    ReportCUDAErrors(hipHostAlloc((void **)&op_value_mem_, maxBatchSize * (wdl ? 3 : 1) * sizeof(float), hipHostMallocMapped));
    ReportCUDAErrors(hipHostGetDevicePointer((void **)&op_value_mem_gpu_, op_value_mem_, 0));
    if (moves_left) {
      ReportCUDAErrors(hipHostAlloc((void **)&op_moves_left_mem_, maxBatchSize * sizeof(float), hipHostMallocMapped));
      ReportCUDAErrors(hipHostGetDevicePointer((void **)&op_moves_left_mem_gpu_, op_moves_left_mem_, 0));
    }

    // memory for network execution managed inside this structure
    if (tensor_mem_size) {
      multi_stream_ = true;
      ReportCUDAErrors(hipStreamCreate(&stream_));
      ReportCUDAErrors(hipMalloc(&scratch_mem_, scratch_size));
      for (auto& mem : tensor_mem_) {
        ReportCUDAErrors(hipMalloc(&mem, tensor_mem_size));
        ReportCUDAErrors(hipMemsetAsync(mem, 0, tensor_mem_size, stream_));
      }
      ReportCUBLASErrors(hipblasCreate(&cublas_));
      //ReportCUBLASErrors(cublasSetMathMode(
        //  cublas_, cublasDisableTensorCores ? CUBLAS_PEDANTIC_MATH
          //                                  : CUBLAS_TENSOR_OP_MATH));
      ReportCUBLASErrors(hipblasSetStream(cublas_, stream_));
    } else {
      multi_stream_ = false;
    }
  }
  ~InputsOutputs() {
    ReportCUDAErrors(hipHostFree(input_masks_mem_));
    ReportCUDAErrors(hipHostFree(input_val_mem_));
    ReportCUDAErrors(hipHostFree(op_policy_mem_));
    ReportCUDAErrors(hipFree(op_policy_mem_gpu_));
    ReportCUDAErrors(hipHostFree(op_value_mem_));

    if (multi_stream_) {
      for (auto mem : tensor_mem_) {
        if (mem) ReportCUDAErrors(hipFree(mem));
      }
      if (scratch_mem_) ReportCUDAErrors(hipFree(scratch_mem_));

      hipStreamDestroy(stream_);
      hipblasDestroy(cublas_);
    }
  
  }
  uint64_t* input_masks_mem_;
  float* input_val_mem_;
  float* op_policy_mem_;
  float* op_value_mem_;
  float* op_moves_left_mem_;

  // GPU pointers for the above allocations.
  uint64_t* input_masks_mem_gpu_;
  float* input_val_mem_gpu_;
  float* op_value_mem_gpu_;
  float* op_moves_left_mem_gpu_;

  // This is a seperate copy.
  float* op_policy_mem_gpu_;

  // memory needed to run the network owned by InputsOutputs when multi_stream
  // is enabled
  bool multi_stream_;
  void* tensor_mem_[3];
  void* scratch_mem_;

  // cuda stream used to run the network
  hipStream_t stream_;
  hipblasHandle_t cublas_;

  // cublas handle used to run the network

};

}  // namespace cudnn_backend
}  // namespace lczero
