# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../../Users/lawre/Downloads/Lab4/Lab4_Mealy.v" \
"../../../../../../../Users/lawre/Downloads/Lab4/Mealy_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
