Analysis & Synthesis report for SCOMP
Sat Nov 15 13:16:00 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |SCOMP_System|SCOMP:inst|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for SCOMP:inst|altsyncram:altsyncram_component|altsyncram_lb24:auto_generated
 16. Parameter Settings for User Entity Instance: PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i
 17. Parameter Settings for User Entity Instance: SCOMP:inst|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: SCOMP:inst|LPM_CLSHIFT:shifter
 19. Parameter Settings for User Entity Instance: SCOMP:inst|LPM_BUSTRI:io_bus
 20. Parameter Settings for User Entity Instance: TIMER:inst4|LPM_BUSTRI:IO_BUS
 21. Parameter Settings for User Entity Instance: Math_Peripheral:inst10|LPM_BUSTRI:IO_BUS
 22. Parameter Settings for Inferred Entity Instance: Math_Peripheral:inst10|lpm_divide:Mod1
 23. Parameter Settings for Inferred Entity Instance: Math_Peripheral:inst10|lpm_divide:Mod0
 24. Parameter Settings for Inferred Entity Instance: Math_Peripheral:inst10|lpm_divide:Div1
 25. Parameter Settings for Inferred Entity Instance: Math_Peripheral:inst10|lpm_divide:Div0
 26. altsyncram Parameter Settings by Entity Instance
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Nov 15 13:16:00 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; SCOMP                                           ;
; Top-level Entity Name           ; SCOMP_System                                    ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 290                                             ;
; Total pins                      ; 64                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 32,768                                          ;
; Total DSP Blocks                ; 12                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; SCOMP_System       ; SCOMP              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                    ; Library  ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+----------+
; HEX_DISP.vhd                     ; yes             ; User VHDL File                         ; C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd                                  ;          ;
; DIG_OUT.vhd                      ; yes             ; User VHDL File                         ; C:/GIthub Repos/2031Lab7G3Project/DIG_OUT.vhd                                   ;          ;
; DIG_IN.vhd                       ; yes             ; User VHDL File                         ; C:/GIthub Repos/2031Lab7G3Project/DIG_IN.vhd                                    ;          ;
; clk_div.vhd                      ; yes             ; User VHDL File                         ; C:/GIthub Repos/2031Lab7G3Project/clk_div.vhd                                   ;          ;
; TIMER.vhd                        ; yes             ; User VHDL File                         ; C:/GIthub Repos/2031Lab7G3Project/TIMER.vhd                                     ;          ;
; SCOMP.vhd                        ; yes             ; User VHDL File                         ; C:/GIthub Repos/2031Lab7G3Project/SCOMP.vhd                                     ;          ;
; SCOMP_System.bdf                 ; yes             ; User Block Diagram/Schematic File      ; C:/GIthub Repos/2031Lab7G3Project/SCOMP_System.bdf                              ;          ;
; HEX_DISP_6.bdf                   ; yes             ; User Block Diagram/Schematic File      ; C:/GIthub Repos/2031Lab7G3Project/HEX_DISP_6.bdf                                ;          ;
; PLL_main.vhd                     ; yes             ; User Wizard-Generated File             ; C:/GIthub Repos/2031Lab7G3Project/PLL_main.vhd                                  ; PLL_main ;
; PLL_main/PLL_main_0002.v         ; yes             ; User Verilog HDL File                  ; C:/GIthub Repos/2031Lab7G3Project/PLL_main/PLL_main_0002.v                      ; PLL_main ;
; altera_pll.v                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altera_pll.v          ;          ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;          ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;          ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;          ;
; aglobal241.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc        ;          ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;          ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc            ;          ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc            ;          ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc          ;          ;
; db/altsyncram_lb24.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/GIthub Repos/2031Lab7G3Project/db/altsyncram_lb24.tdf                        ;          ;
; IODemo.mif                       ; yes             ; Auto-Found Memory Initialization File  ; C:/GIthub Repos/2031Lab7G3Project/IODemo.mif                                    ;          ;
; lpm_clshift.tdf                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_clshift.tdf       ;          ;
; lpm_bustri.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_bustri.tdf        ;          ;
; math_peripheral.vhd              ; yes             ; Auto-Found VHDL File                   ; C:/GIthub Repos/2031Lab7G3Project/math_peripheral.vhd                           ;          ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_divide.tdf        ;          ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/abs_divider.inc       ;          ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sign_div_unsign.inc   ;          ;
; db/lpm_divide_4go.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/GIthub Repos/2031Lab7G3Project/db/lpm_divide_4go.tdf                         ;          ;
; db/abs_divider_aag.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/GIthub Repos/2031Lab7G3Project/db/abs_divider_aag.tdf                        ;          ;
; db/alt_u_div_4te.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/GIthub Repos/2031Lab7G3Project/db/alt_u_div_4te.tdf                          ;          ;
; db/lpm_abs_nn9.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/GIthub Repos/2031Lab7G3Project/db/lpm_abs_nn9.tdf                            ;          ;
; db/lpm_divide_c2m.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/GIthub Repos/2031Lab7G3Project/db/lpm_divide_c2m.tdf                         ;          ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction            ; C:/GIthub Repos/2031Lab7G3Project/db/sign_div_unsign_fkh.tdf                    ;          ;
; db/lpm_divide_1oo.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/GIthub Repos/2031Lab7G3Project/db/lpm_divide_1oo.tdf                         ;          ;
; db/lpm_divide_9am.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/GIthub Repos/2031Lab7G3Project/db/lpm_divide_9am.tdf                         ;          ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                     ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 627                                                                               ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 1007                                                                              ;
;     -- 7 input functions                    ; 2                                                                                 ;
;     -- 6 input functions                    ; 128                                                                               ;
;     -- 5 input functions                    ; 273                                                                               ;
;     -- 4 input functions                    ; 191                                                                               ;
;     -- <=3 input functions                  ; 413                                                                               ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 290                                                                               ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 64                                                                                ;
; Total MLAB memory bits                      ; 0                                                                                 ;
; Total block memory bits                     ; 32768                                                                             ;
;                                             ;                                                                                   ;
; Total DSP Blocks                            ; 12                                                                                ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 1                                                                                 ;
;     -- PLLs                                 ; 1                                                                                 ;
;                                             ;                                                                                   ;
; Maximum fan-out node                        ; PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 296                                                                               ;
; Total fan-out                               ; 5455                                                                              ;
; Average fan-out                             ; 3.75                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Entity Name         ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |SCOMP_System                             ; 1007 (19)           ; 290 (0)                   ; 32768             ; 12         ; 64   ; 0            ; |SCOMP_System                                                                                                                        ; SCOMP_System        ; work         ;
;    |DIG_OUT:inst6|                        ; 1 (1)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|DIG_OUT:inst6                                                                                                          ; DIG_OUT             ; work         ;
;    |HEX_DISP_6:inst9|                     ; 47 (5)              ; 24 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst9                                                                                                       ; HEX_DISP_6          ; work         ;
;       |HEX_DISP:inst1|                    ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst9|HEX_DISP:inst1                                                                                        ; HEX_DISP            ; work         ;
;       |HEX_DISP:inst2|                    ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst9|HEX_DISP:inst2                                                                                        ; HEX_DISP            ; work         ;
;       |HEX_DISP:inst3|                    ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst9|HEX_DISP:inst3                                                                                        ; HEX_DISP            ; work         ;
;       |HEX_DISP:inst4|                    ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst9|HEX_DISP:inst4                                                                                        ; HEX_DISP            ; work         ;
;       |HEX_DISP:inst5|                    ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst9|HEX_DISP:inst5                                                                                        ; HEX_DISP            ; work         ;
;       |HEX_DISP:inst6|                    ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|HEX_DISP_6:inst9|HEX_DISP:inst6                                                                                        ; HEX_DISP            ; work         ;
;    |Math_Peripheral:inst10|               ; 665 (278)           ; 32 (32)                   ; 0                 ; 12         ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10                                                                                                 ; Math_Peripheral     ; work         ;
;       |lpm_divide:Div0|                   ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_9am:auto_generated|  ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Div0|lpm_divide_9am:auto_generated                                                   ; lpm_divide_9am      ; work         ;
;             |sign_div_unsign_fkh:divider| ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh ; work         ;
;                |alt_u_div_4te:divider|    ; 78 (78)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Div0|lpm_divide_9am:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider ; alt_u_div_4te       ; work         ;
;       |lpm_divide:Div1|                   ; 106 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_1oo:auto_generated|  ; 106 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Div1|lpm_divide_1oo:auto_generated                                                   ; lpm_divide_1oo      ; work         ;
;             |abs_divider_aag:divider|     ; 106 (8)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Div1|lpm_divide_1oo:auto_generated|abs_divider_aag:divider                           ; abs_divider_aag     ; work         ;
;                |alt_u_div_4te:divider|    ; 82 (82)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Div1|lpm_divide_1oo:auto_generated|abs_divider_aag:divider|alt_u_div_4te:divider     ; alt_u_div_4te       ; work         ;
;                |lpm_abs_nn9:my_abs_den|   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Div1|lpm_divide_1oo:auto_generated|abs_divider_aag:divider|lpm_abs_nn9:my_abs_den    ; lpm_abs_nn9         ; work         ;
;                |lpm_abs_nn9:my_abs_num|   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Div1|lpm_divide_1oo:auto_generated|abs_divider_aag:divider|lpm_abs_nn9:my_abs_num    ; lpm_abs_nn9         ; work         ;
;       |lpm_divide:Mod0|                   ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_c2m:auto_generated|  ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Mod0|lpm_divide_c2m:auto_generated                                                   ; lpm_divide_c2m      ; work         ;
;             |sign_div_unsign_fkh:divider| ; 78 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider                       ; sign_div_unsign_fkh ; work         ;
;                |alt_u_div_4te:divider|    ; 78 (78)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Mod0|lpm_divide_c2m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_4te:divider ; alt_u_div_4te       ; work         ;
;       |lpm_divide:Mod1|                   ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;          |lpm_divide_4go:auto_generated|  ; 125 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Mod1|lpm_divide_4go:auto_generated                                                   ; lpm_divide_4go      ; work         ;
;             |abs_divider_aag:divider|     ; 125 (16)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Mod1|lpm_divide_4go:auto_generated|abs_divider_aag:divider                           ; abs_divider_aag     ; work         ;
;                |alt_u_div_4te:divider|    ; 93 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Mod1|lpm_divide_4go:auto_generated|abs_divider_aag:divider|alt_u_div_4te:divider     ; alt_u_div_4te       ; work         ;
;                |lpm_abs_nn9:my_abs_den|   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Mod1|lpm_divide_4go:auto_generated|abs_divider_aag:divider|lpm_abs_nn9:my_abs_den    ; lpm_abs_nn9         ; work         ;
;                |lpm_abs_nn9:my_abs_num|   ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|Math_Peripheral:inst10|lpm_divide:Mod1|lpm_divide_4go:auto_generated|abs_divider_aag:divider|lpm_abs_nn9:my_abs_num    ; lpm_abs_nn9         ; work         ;
;    |PLL_main:inst1|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|PLL_main:inst1                                                                                                         ; PLL_main            ; pll_main     ;
;       |PLL_main_0002:pll_main_inst|       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst                                                                             ; PLL_main_0002       ; PLL_main     ;
;          |altera_pll:altera_pll_i|        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i                                                     ; altera_pll          ; work         ;
;    |SCOMP:inst|                           ; 232 (191)           ; 187 (187)                 ; 32768             ; 0          ; 0    ; 0            ; |SCOMP_System|SCOMP:inst                                                                                                             ; SCOMP               ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |SCOMP_System|SCOMP:inst|altsyncram:altsyncram_component                                                                             ; altsyncram          ; work         ;
;          |altsyncram_lb24:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |SCOMP_System|SCOMP:inst|altsyncram:altsyncram_component|altsyncram_lb24:auto_generated                                              ; altsyncram_lb24     ; work         ;
;       |lpm_clshift:shifter|               ; 41 (41)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|SCOMP:inst|lpm_clshift:shifter                                                                                         ; lpm_clshift         ; work         ;
;    |TIMER:inst4|                          ; 18 (18)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|TIMER:inst4                                                                                                            ; TIMER               ; work         ;
;    |clk_div:inst5|                        ; 25 (25)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |SCOMP_System|clk_div:inst5                                                                                                          ; clk_div             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                 ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+
; SCOMP:inst|altsyncram:altsyncram_component|altsyncram_lb24:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 2048         ; 16           ; --           ; --           ; 32768 ; IODemo.mif ;
+--------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 6           ;
; Two Independent 18x18           ; 6           ;
; Total number of DSP blocks      ; 12          ;
;                                 ;             ;
; Fixed Point Signed Multiplier   ; 1           ;
; Fixed Point Unsigned Multiplier ; 11          ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+
; Altera ; altera_pll   ; 24.1    ; N/A          ; N/A          ; |SCOMP_System|PLL_main:inst1 ; PLL_main.vhd    ;
+--------+--------------+---------+--------------+--------------+------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SCOMP_System|SCOMP:inst|state                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------+--------------+---------------+--------------+---------------+--------------+--------------+-------------+---------------+-----------------+----------------+---------------+---------------+----------------+--------------+-------------+--------------+---------------+--------------+----------------+-----------------+----------------+---------------+--------------+--------------+-------------+------------+
; Name            ; state.ex_jnz ; state.ex_jpos ; state.ex_sub ; state.ex_out2 ; state.ex_out ; state.ex_in2 ; state.ex_in ; state.ex_call ; state.ex_return ; state.ex_jzero ; state.ex_jneg ; state.ex_jump ; state.ex_shift ; state.ex_xor ; state.ex_or ; state.ex_and ; state.ex_addi ; state.ex_add ; state.ex_loadi ; state.ex_store2 ; state.ex_store ; state.ex_load ; state.ex_nop ; state.decode ; state.fetch ; state.init ;
+-----------------+--------------+---------------+--------------+---------------+--------------+--------------+-------------+---------------+-----------------+----------------+---------------+---------------+----------------+--------------+-------------+--------------+---------------+--------------+----------------+-----------------+----------------+---------------+--------------+--------------+-------------+------------+
; state.init      ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 0          ;
; state.fetch     ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 1           ; 1          ;
; state.decode    ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 1            ; 0           ; 1          ;
; state.ex_nop    ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 1            ; 0            ; 0           ; 1          ;
; state.ex_load   ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 1             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_store  ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 1              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_store2 ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 1               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_loadi  ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 1              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_add    ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 1            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_addi   ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 1             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_and    ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 1            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_or     ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 1           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_xor    ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 1            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_shift  ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 1              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_jump   ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 1             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_jneg   ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 1             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_jzero  ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 1              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_return ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 1               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_call   ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 1             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_in     ; 0            ; 0             ; 0            ; 0             ; 0            ; 0            ; 1           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_in2    ; 0            ; 0             ; 0            ; 0             ; 0            ; 1            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_out    ; 0            ; 0             ; 0            ; 0             ; 1            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_out2   ; 0            ; 0             ; 0            ; 1             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_sub    ; 0            ; 0             ; 1            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_jpos   ; 0            ; 1             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
; state.ex_jnz    ; 1            ; 0             ; 0            ; 0             ; 0            ; 0            ; 0           ; 0             ; 0               ; 0              ; 0             ; 0             ; 0              ; 0            ; 0           ; 0            ; 0             ; 0            ; 0              ; 0               ; 0              ; 0             ; 0            ; 0            ; 0           ; 1          ;
+-----------------+--------------+---------------+--------------+---------------+--------------+--------------+-------------+---------------+-----------------+----------------+---------------+---------------+----------------+--------------+-------------+--------------+---------------+--------------+----------------+-----------------+----------------+---------------+--------------+--------------+-------------+------------+


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; SCOMP:inst|state.ex_nop               ; Lost fanout                            ;
; SCOMP:inst|state.ex_store2            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 290   ;
; Number of registers using Synchronous Clear  ; 38    ;
; Number of registers using Synchronous Load   ; 110   ;
; Number of registers using Asynchronous Clear ; 106   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 194   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 110 bits  ; 220 LEs       ; 0 LEs                ; 220 LEs                ; Yes        ; |SCOMP_System|SCOMP:inst|PC_stack[2][3]         ;
; 12:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |SCOMP_System|SCOMP:inst|AC[4]                  ;
; 13:1               ; 11 bits   ; 88 LEs        ; 22 LEs               ; 66 LEs                 ; Yes        ; |SCOMP_System|SCOMP:inst|PC[0]                  ;
; 15:1               ; 8 bits    ; 80 LEs        ; 72 LEs               ; 8 LEs                  ; Yes        ; |SCOMP_System|Math_Peripheral:inst10|Result[12] ;
; 24:1               ; 3 bits    ; 48 LEs        ; 45 LEs               ; 3 LEs                  ; Yes        ; |SCOMP_System|Math_Peripheral:inst10|Result[5]  ;
; 24:1               ; 4 bits    ; 64 LEs        ; 60 LEs               ; 4 LEs                  ; Yes        ; |SCOMP_System|Math_Peripheral:inst10|Result[0]  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SCOMP_System|IO_DATA[15]                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |SCOMP_System|IO_DATA[3]                        ;
; 12:1               ; 16 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |SCOMP_System|SCOMP:inst|Add1                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for SCOMP:inst|altsyncram:altsyncram_component|altsyncram_lb24:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                            ;
+--------------------------------------+------------------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                          ;
; fractional_vco_multiplier            ; false                  ; String                                          ;
; pll_type                             ; General                ; String                                          ;
; pll_subtype                          ; General                ; String                                          ;
; number_of_clocks                     ; 1                      ; Signed Integer                                  ;
; operation_mode                       ; direct                 ; String                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                  ;
; data_rate                            ; 0                      ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                  ;
; output_clock_frequency0              ; 10.000000 MHz          ; String                                          ;
; phase_shift0                         ; 0 ps                   ; String                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz                  ; String                                          ;
; phase_shift1                         ; 0 ps                   ; String                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz                  ; String                                          ;
; phase_shift2                         ; 0 ps                   ; String                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                          ;
; phase_shift3                         ; 0 ps                   ; String                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                          ;
; phase_shift4                         ; 0 ps                   ; String                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                          ;
; phase_shift5                         ; 0 ps                   ; String                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                          ;
; phase_shift6                         ; 0 ps                   ; String                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                          ;
; phase_shift7                         ; 0 ps                   ; String                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                          ;
; phase_shift8                         ; 0 ps                   ; String                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                          ;
; phase_shift9                         ; 0 ps                   ; String                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                          ;
; phase_shift10                        ; 0 ps                   ; String                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                          ;
; phase_shift11                        ; 0 ps                   ; String                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                          ;
; phase_shift12                        ; 0 ps                   ; String                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                          ;
; phase_shift13                        ; 0 ps                   ; String                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                          ;
; phase_shift14                        ; 0 ps                   ; String                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                          ;
; phase_shift15                        ; 0 ps                   ; String                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                          ;
; phase_shift16                        ; 0 ps                   ; String                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                          ;
; phase_shift17                        ; 0 ps                   ; String                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                  ;
; clock_name_0                         ;                        ; String                                          ;
; clock_name_1                         ;                        ; String                                          ;
; clock_name_2                         ;                        ; String                                          ;
; clock_name_3                         ;                        ; String                                          ;
; clock_name_4                         ;                        ; String                                          ;
; clock_name_5                         ;                        ; String                                          ;
; clock_name_6                         ;                        ; String                                          ;
; clock_name_7                         ;                        ; String                                          ;
; clock_name_8                         ;                        ; String                                          ;
; clock_name_global_0                  ; false                  ; String                                          ;
; clock_name_global_1                  ; false                  ; String                                          ;
; clock_name_global_2                  ; false                  ; String                                          ;
; clock_name_global_3                  ; false                  ; String                                          ;
; clock_name_global_4                  ; false                  ; String                                          ;
; clock_name_global_5                  ; false                  ; String                                          ;
; clock_name_global_6                  ; false                  ; String                                          ;
; clock_name_global_7                  ; false                  ; String                                          ;
; clock_name_global_8                  ; false                  ; String                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                  ;
; pll_slf_rst                          ; false                  ; String                                          ;
; pll_bw_sel                           ; low                    ; String                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                          ;
+--------------------------------------+------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOMP:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 16                   ; Signed Integer              ;
; WIDTHAD_A                          ; 11                   ; Signed Integer              ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; IODemo.mif           ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_lb24      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOMP:inst|LPM_CLSHIFT:shifter ;
+----------------+-----------------+------------------------------------------+
; Parameter Name ; Value           ; Type                                     ;
+----------------+-----------------+------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                  ;
; CBXI_PARAMETER ; lpm_clshift_fuc ; Untyped                                  ;
; LPM_WIDTH      ; 16              ; Signed Integer                           ;
; LPM_WIDTHDIST  ; 4               ; Signed Integer                           ;
; LPM_SHIFTTYPE  ; arithmetic      ; Untyped                                  ;
+----------------+-----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCOMP:inst|LPM_BUSTRI:io_bus ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TIMER:inst4|LPM_BUSTRI:IO_BUS ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Math_Peripheral:inst10|LPM_BUSTRI:IO_BUS ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; LPM_WIDTH      ; 16    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Math_Peripheral:inst10|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                       ;
; LPM_WIDTHD             ; 8              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_4go ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Math_Peripheral:inst10|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                       ;
; LPM_WIDTHD             ; 8              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_c2m ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Math_Peripheral:inst10|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                       ;
; LPM_WIDTHD             ; 8              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_1oo ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Math_Peripheral:inst10|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                       ;
; LPM_WIDTHD             ; 8              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_9am ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 1                                          ;
; Entity Instance                           ; SCOMP:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 16                                         ;
;     -- NUMWORDS_A                         ; 2048                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 0                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 290                         ;
;     CLR               ; 75                          ;
;     ENA               ; 42                          ;
;     ENA CLR           ; 23                          ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA SCLR          ; 11                          ;
;     ENA SLD           ; 110                         ;
;     SCLR              ; 19                          ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 1013                        ;
;     arith             ; 358                         ;
;         0 data inputs ; 46                          ;
;         1 data inputs ; 110                         ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 6                           ;
;         5 data inputs ; 116                         ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 617                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 99                          ;
;         4 data inputs ; 173                         ;
;         5 data inputs ; 157                         ;
;         6 data inputs ; 128                         ;
;     shared            ; 36                          ;
;         0 data inputs ; 12                          ;
;         2 data inputs ; 12                          ;
;         4 data inputs ; 12                          ;
; arriav_mac            ; 12                          ;
; boundary_port         ; 64                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 21.10                       ;
; Average LUT depth     ; 9.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sat Nov 15 13:15:43 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SCOMP -c SCOMP
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file hex_disp.vhd
    Info (12022): Found design unit 1: HEX_DISP-a File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 17
    Info (12023): Found entity 1: HEX_DISP File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file dig_out.vhd
    Info (12022): Found design unit 1: DIG_OUT-a File: C:/GIthub Repos/2031Lab7G3Project/DIG_OUT.vhd Line: 26
    Info (12023): Found entity 1: DIG_OUT File: C:/GIthub Repos/2031Lab7G3Project/DIG_OUT.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file dig_in.vhd
    Info (12022): Found design unit 1: DIG_IN-a File: C:/GIthub Repos/2031Lab7G3Project/DIG_IN.vhd Line: 20
    Info (12023): Found entity 1: DIG_IN File: C:/GIthub Repos/2031Lab7G3Project/DIG_IN.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: clk_div-a File: C:/GIthub Repos/2031Lab7G3Project/clk_div.vhd Line: 26
    Info (12023): Found entity 1: clk_div File: C:/GIthub Repos/2031Lab7G3Project/clk_div.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: TIMER-a File: C:/GIthub Repos/2031Lab7G3Project/TIMER.vhd Line: 29
    Info (12023): Found entity 1: TIMER File: C:/GIthub Repos/2031Lab7G3Project/TIMER.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file scomp.vhd
    Info (12022): Found design unit 1: SCOMP-a File: C:/GIthub Repos/2031Lab7G3Project/SCOMP.vhd Line: 33
    Info (12023): Found entity 1: SCOMP File: C:/GIthub Repos/2031Lab7G3Project/SCOMP.vhd Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file scomp_system.bdf
    Info (12023): Found entity 1: SCOMP_System
Info (12021): Found 1 design units, including 1 entities, in source file hex_disp_6.bdf
    Info (12023): Found entity 1: HEX_DISP_6
Info (12021): Found 2 design units, including 1 entities, in source file pll_main.vhd
    Info (12022): Found design unit 1: PLL_main-rtl File: C:/GIthub Repos/2031Lab7G3Project/PLL_main.vhd Line: 20
    Info (12023): Found entity 1: PLL_main File: C:/GIthub Repos/2031Lab7G3Project/PLL_main.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll_main/pll_main_0002.v
    Info (12023): Found entity 1: PLL_main_0002 File: C:/GIthub Repos/2031Lab7G3Project/PLL_main/PLL_main_0002.v Line: 2
Info (12127): Elaborating entity "SCOMP_System" for the top level hierarchy
Info (12128): Elaborating entity "HEX_DISP_6" for hierarchy "HEX_DISP_6:inst9"
Info (12128): Elaborating entity "HEX_DISP" for hierarchy "HEX_DISP_6:inst9|HEX_DISP:inst1"
Info (12128): Elaborating entity "PLL_main" for hierarchy "PLL_main:inst1"
Info (12128): Elaborating entity "PLL_main_0002" for hierarchy "PLL_main:inst1|PLL_main_0002:pll_main_inst" File: C:/GIthub Repos/2031Lab7G3Project/PLL_main.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i" File: C:/GIthub Repos/2031Lab7G3Project/PLL_main/PLL_main_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i" File: C:/GIthub Repos/2031Lab7G3Project/PLL_main/PLL_main_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL_main:inst1|PLL_main_0002:pll_main_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/GIthub Repos/2031Lab7G3Project/PLL_main/PLL_main_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SCOMP" for hierarchy "SCOMP:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SCOMP:inst|altsyncram:altsyncram_component" File: C:/GIthub Repos/2031Lab7G3Project/SCOMP.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "SCOMP:inst|altsyncram:altsyncram_component" File: C:/GIthub Repos/2031Lab7G3Project/SCOMP.vhd Line: 63
Info (12133): Instantiated megafunction "SCOMP:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/GIthub Repos/2031Lab7G3Project/SCOMP.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "CYCLONE V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "IODemo.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lb24.tdf
    Info (12023): Found entity 1: altsyncram_lb24 File: C:/GIthub Repos/2031Lab7G3Project/db/altsyncram_lb24.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_lb24" for hierarchy "SCOMP:inst|altsyncram:altsyncram_component|altsyncram_lb24:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "LPM_CLSHIFT" for hierarchy "SCOMP:inst|LPM_CLSHIFT:shifter" File: C:/GIthub Repos/2031Lab7G3Project/SCOMP.vhd Line: 90
Info (12130): Elaborated megafunction instantiation "SCOMP:inst|LPM_CLSHIFT:shifter" File: C:/GIthub Repos/2031Lab7G3Project/SCOMP.vhd Line: 90
Info (12133): Instantiated megafunction "SCOMP:inst|LPM_CLSHIFT:shifter" with the following parameter: File: C:/GIthub Repos/2031Lab7G3Project/SCOMP.vhd Line: 90
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_WIDTHDIST" = "4"
    Info (12134): Parameter "LPM_SHIFTTYPE" = "arithmetic"
    Info (12134): Parameter "LPM_TYPE" = "LPM_CLSHIFT"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "LPM_BUSTRI" for hierarchy "SCOMP:inst|LPM_BUSTRI:io_bus" File: C:/GIthub Repos/2031Lab7G3Project/SCOMP.vhd Line: 114
Info (12130): Elaborated megafunction instantiation "SCOMP:inst|LPM_BUSTRI:io_bus" File: C:/GIthub Repos/2031Lab7G3Project/SCOMP.vhd Line: 114
Info (12133): Instantiated megafunction "SCOMP:inst|LPM_BUSTRI:io_bus" with the following parameter: File: C:/GIthub Repos/2031Lab7G3Project/SCOMP.vhd Line: 114
    Info (12134): Parameter "LPM_WIDTH" = "16"
    Info (12134): Parameter "LPM_TYPE" = "LPM_BUSTRI"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12128): Elaborating entity "TIMER" for hierarchy "TIMER:inst4"
Warning (10492): VHDL Process Statement warning at TIMER.vhd(48): signal "IO_WRITE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/GIthub Repos/2031Lab7G3Project/TIMER.vhd Line: 48
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:inst5"
Info (12128): Elaborating entity "DIG_IN" for hierarchy "DIG_IN:inst7"
Warning (12125): Using design file math_peripheral.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Math_Peripheral-rtl File: C:/GIthub Repos/2031Lab7G3Project/math_peripheral.vhd Line: 18
    Info (12023): Found entity 1: Math_Peripheral File: C:/GIthub Repos/2031Lab7G3Project/math_peripheral.vhd Line: 7
Info (12128): Elaborating entity "Math_Peripheral" for hierarchy "Math_Peripheral:inst10"
Info (12128): Elaborating entity "DIG_OUT" for hierarchy "DIG_OUT:inst6"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "IO_DATA[15]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
    Warning (13048): Converted tri-state node "IO_DATA[14]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
    Warning (13048): Converted tri-state node "IO_DATA[13]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
    Warning (13048): Converted tri-state node "IO_DATA[12]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
    Warning (13048): Converted tri-state node "IO_DATA[11]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
    Warning (13048): Converted tri-state node "IO_DATA[10]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
    Warning (13048): Converted tri-state node "IO_DATA[9]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
    Warning (13048): Converted tri-state node "IO_DATA[8]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
    Warning (13048): Converted tri-state node "IO_DATA[7]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
    Warning (13048): Converted tri-state node "IO_DATA[6]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
    Warning (13048): Converted tri-state node "IO_DATA[5]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
    Warning (13048): Converted tri-state node "IO_DATA[4]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
    Warning (13048): Converted tri-state node "IO_DATA[3]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
    Warning (13048): Converted tri-state node "IO_DATA[2]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
    Warning (13048): Converted tri-state node "IO_DATA[1]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
    Warning (13048): Converted tri-state node "IO_DATA[0]" into a selector File: C:/GIthub Repos/2031Lab7G3Project/HEX_DISP.vhd Line: 24
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Math_Peripheral:inst10|Mod1" File: C:/GIthub Repos/2031Lab7G3Project/math_peripheral.vhd Line: 97
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Math_Peripheral:inst10|Mod0" File: C:/GIthub Repos/2031Lab7G3Project/math_peripheral.vhd Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Math_Peripheral:inst10|Div1" File: C:/GIthub Repos/2031Lab7G3Project/math_peripheral.vhd Line: 81
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Math_Peripheral:inst10|Div0" File: C:/GIthub Repos/2031Lab7G3Project/math_peripheral.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "Math_Peripheral:inst10|lpm_divide:Mod1" File: C:/GIthub Repos/2031Lab7G3Project/math_peripheral.vhd Line: 97
Info (12133): Instantiated megafunction "Math_Peripheral:inst10|lpm_divide:Mod1" with the following parameter: File: C:/GIthub Repos/2031Lab7G3Project/math_peripheral.vhd Line: 97
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4go.tdf
    Info (12023): Found entity 1: lpm_divide_4go File: C:/GIthub Repos/2031Lab7G3Project/db/lpm_divide_4go.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_aag.tdf
    Info (12023): Found entity 1: abs_divider_aag File: C:/GIthub Repos/2031Lab7G3Project/db/abs_divider_aag.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf
    Info (12023): Found entity 1: alt_u_div_4te File: C:/GIthub Repos/2031Lab7G3Project/db/alt_u_div_4te.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf
    Info (12023): Found entity 1: lpm_abs_nn9 File: C:/GIthub Repos/2031Lab7G3Project/db/lpm_abs_nn9.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "Math_Peripheral:inst10|lpm_divide:Mod0" File: C:/GIthub Repos/2031Lab7G3Project/math_peripheral.vhd Line: 89
Info (12133): Instantiated megafunction "Math_Peripheral:inst10|lpm_divide:Mod0" with the following parameter: File: C:/GIthub Repos/2031Lab7G3Project/math_peripheral.vhd Line: 89
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf
    Info (12023): Found entity 1: lpm_divide_c2m File: C:/GIthub Repos/2031Lab7G3Project/db/lpm_divide_c2m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: C:/GIthub Repos/2031Lab7G3Project/db/sign_div_unsign_fkh.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "Math_Peripheral:inst10|lpm_divide:Div1" File: C:/GIthub Repos/2031Lab7G3Project/math_peripheral.vhd Line: 81
Info (12133): Instantiated megafunction "Math_Peripheral:inst10|lpm_divide:Div1" with the following parameter: File: C:/GIthub Repos/2031Lab7G3Project/math_peripheral.vhd Line: 81
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1oo.tdf
    Info (12023): Found entity 1: lpm_divide_1oo File: C:/GIthub Repos/2031Lab7G3Project/db/lpm_divide_1oo.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "Math_Peripheral:inst10|lpm_divide:Div0" File: C:/GIthub Repos/2031Lab7G3Project/math_peripheral.vhd Line: 72
Info (12133): Instantiated megafunction "Math_Peripheral:inst10|lpm_divide:Div0" with the following parameter: File: C:/GIthub Repos/2031Lab7G3Project/math_peripheral.vhd Line: 72
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9am.tdf
    Info (12023): Found entity 1: lpm_divide_9am File: C:/GIthub Repos/2031Lab7G3Project/db/lpm_divide_9am.tdf Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1287 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 1194 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4990 megabytes
    Info: Processing ended: Sat Nov 15 13:16:00 2025
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:33


