
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035907                       # Number of seconds simulated
sim_ticks                                 35906941341                       # Number of ticks simulated
final_tick                               562873304526                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 142068                       # Simulator instruction rate (inst/s)
host_op_rate                                   178990                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2313980                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917292                       # Number of bytes of host memory used
host_seconds                                 15517.39                       # Real time elapsed on the host
sim_insts                                  2204525880                       # Number of instructions simulated
sim_ops                                    2777464762                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1280512                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       208128                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1492352                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       880256                       # Number of bytes written to this memory
system.physmem.bytes_written::total            880256                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        10004                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1626                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11659                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6877                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6877                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        49907                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     35661963                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53472                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5796317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                41561658                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        49907                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53472                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             103378                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24514926                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24514926                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24514926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        49907                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     35661963                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53472                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5796317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               66076583                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86107774                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31080548                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25256772                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2119706                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13037971                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12129734                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3279674                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89816                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31188589                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172371069                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31080548                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15409408                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37909757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11381705                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6379974                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15274840                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       911089                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84693162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.514305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.305928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46783405     55.24%     55.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3335565      3.94%     59.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2688334      3.17%     62.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6543620      7.73%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1767913      2.09%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2280062      2.69%     74.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1650218      1.95%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          924277      1.09%     77.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18719768     22.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84693162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360949                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.001806                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32625825                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6189479                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36459851                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       245263                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9172742                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5312463                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42427                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206097088                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        82116                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9172742                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35014399                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1314748                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1351135                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34260372                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3579764                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198835751                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        28822                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1485665                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1112533                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          913                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278387002                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928246484                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928246484                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107691453                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        40883                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23031                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9818589                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18525993                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9446376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       149000                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3060542                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188026777                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149371990                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       290730                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64930939                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198350744                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6252                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84693162                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.763684                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.887425                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29357097     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18245699     21.54%     56.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11941976     14.10%     70.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8846894     10.45%     80.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7621211      9.00%     89.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3943549      4.66%     94.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3380478      3.99%     98.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       633864      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       722394      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84693162                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873888     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             4      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177424     14.44%     85.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       177377     14.44%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124458934     83.32%     83.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2125832      1.42%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14825462      9.93%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7945228      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149371990                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.734710                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1228693                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008226                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    384956564                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    252997682                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145569304                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150600683                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560088                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7292025                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2904                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          649                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2420600                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9172742                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         550286                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        80544                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188066097                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       412108                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18525993                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9446376                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22786                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         72165                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          649                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1266865                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1192437                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2459302                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146999154                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13914395                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2372835                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21650185                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20741165                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7735790                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.707153                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145666308                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145569304                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94856985                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        267808565                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.690548                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354197                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65257490                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2124353                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75520420                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.626175                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.139684                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29277974     38.77%     38.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20967657     27.76%     66.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8532581     11.30%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4796118      6.35%     84.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3918794      5.19%     89.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1591210      2.11%     91.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1891004      2.50%     93.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       949644      1.26%     95.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3595438      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75520420                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3595438                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           259991907                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385312493                       # The number of ROB writes
system.switch_cpus0.timesIdled                  39615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1414612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.861078                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.861078                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.161335                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.161335                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661290281                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201196802                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190163458                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86107774                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32556203                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26579770                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2171797                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13812678                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12834047                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3373340                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95675                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33712154                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             176848571                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32556203                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16207387                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38357735                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11328504                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4611295                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16421245                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       851405                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     85819964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.547778                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.341025                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47462229     55.30%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3162049      3.68%     58.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4722444      5.50%     64.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3264432      3.80%     68.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2288540      2.67%     70.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2229487      2.60%     73.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1352848      1.58%     75.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2872197      3.35%     78.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18465738     21.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     85819964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378087                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.053805                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34657499                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4848376                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36641141                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       534413                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9138534                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5471042                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     211862631                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1251                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9138534                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36612801                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         505497                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1537026                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35180789                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2845313                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     205551933                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1189423                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       966974                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    288359015                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    956841330                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    956841330                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    177557400                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110801526                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37046                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17701                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8439569                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18853573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9640246                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       114027                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3088834                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         191546575                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35341                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        153031173                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       303365                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63806889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195314065                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     85819964                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.783165                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916500                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30395428     35.42%     35.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17194245     20.04%     55.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12587261     14.67%     70.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8291068      9.66%     79.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8301798      9.67%     89.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4010073      4.67%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3560528      4.15%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       668027      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       811536      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85819964                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         834468     71.19%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        165454     14.12%     85.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172196     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128008987     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1932529      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17640      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15047863      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8024154      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     153031173                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.777205                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1172118                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007659                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    393357790                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    255389198                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    148810501                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     154203291                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       481668                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7315831                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6480                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          394                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2303059                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9138534                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         261173                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50021                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    191581920                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       727757                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18853573                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9640246                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17701                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42400                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          394                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1323117                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1181851                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2504968                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150235189                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14063202                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2795981                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21899762                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21354105                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7836560                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.744734                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             148874791                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            148810501                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96434234                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        273975580                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.728189                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351981                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103237243                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127254911                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64327190                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35280                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2189285                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76681430                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659527                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177300                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29053813     37.89%     37.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22086452     28.80%     66.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8343471     10.88%     77.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4673593      6.09%     83.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3965350      5.17%     88.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1772701      2.31%     91.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1698522      2.22%     93.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1155523      1.51%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3932005      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76681430                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103237243                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127254911                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18874922                       # Number of memory references committed
system.switch_cpus1.commit.loads             11537738                       # Number of loads committed
system.switch_cpus1.commit.membars              17640                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18463272                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114562346                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2632070                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3932005                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           264331526                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          392308723                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17422                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 287810                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103237243                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127254911                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103237243                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.834077                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.834077                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.198931                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.198931                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       674748761                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207025179                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      194685118                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35280                       # number of misc regfile writes
system.l20.replacements                         10018                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          987366                       # Total number of references to valid blocks.
system.l20.sampled_refs                         75554                       # Sample count of references to valid blocks.
system.l20.avg_refs                         13.068348                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        36826.319354                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.818956                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5150.216737                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  111                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         23434.644953                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.561925                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000211                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.078586                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.001694                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.357584                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        62695                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  62695                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           26326                       # number of Writeback hits
system.l20.Writeback_hits::total                26326                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        62695                       # number of demand (read+write) hits
system.l20.demand_hits::total                   62695                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        62695                       # number of overall hits
system.l20.overall_hits::total                  62695                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        10004                       # number of ReadReq misses
system.l20.ReadReq_misses::total                10018                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        10004                       # number of demand (read+write) misses
system.l20.demand_misses::total                 10018                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        10004                       # number of overall misses
system.l20.overall_misses::total                10018                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1302752                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    967021427                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      968324179                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1302752                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    967021427                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       968324179                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1302752                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    967021427                       # number of overall miss cycles
system.l20.overall_miss_latency::total      968324179                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72699                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72713                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        26326                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            26326                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72699                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72713                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72699                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72713                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.137608                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.137775                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.137608                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.137775                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.137608                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.137775                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 93053.714286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 96663.477309                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 96658.432721                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 93053.714286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 96663.477309                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 96658.432721                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 93053.714286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 96663.477309                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 96658.432721                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                5237                       # number of writebacks
system.l20.writebacks::total                     5237                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        10004                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           10018                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        10004                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            10018                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        10004                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           10018                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1199854                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    892357385                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    893557239                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1199854                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    892357385                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    893557239                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1199854                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    892357385                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    893557239                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.137608                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.137775                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.137608                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.137775                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.137608                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.137775                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 85703.857143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89200.058477                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 89195.172589                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 85703.857143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 89200.058477                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 89195.172589                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 85703.857143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 89200.058477                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 89195.172589                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1641                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          405826                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67177                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.041145                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        45258.330935                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.996756                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   822.817172                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  191                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         19248.855136                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.690587                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000229                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.012555                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002914                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.293714                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        32508                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32509                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           11400                       # number of Writeback hits
system.l21.Writeback_hits::total                11400                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        32508                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32509                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        32508                       # number of overall hits
system.l21.overall_hits::total                  32509                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1626                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1641                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1626                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1641                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1626                       # number of overall misses
system.l21.overall_misses::total                 1641                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1222954                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    153685618                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      154908572                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1222954                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    153685618                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       154908572                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1222954                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    153685618                       # number of overall miss cycles
system.l21.overall_miss_latency::total      154908572                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34134                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34150                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        11400                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            11400                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34134                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34150                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34134                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34150                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.047636                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.048053                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.047636                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.048053                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.047636                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.048053                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 81530.266667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 94517.600246                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 94398.886045                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 81530.266667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 94517.600246                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 94398.886045                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 81530.266667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 94517.600246                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 94398.886045                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1640                       # number of writebacks
system.l21.writebacks::total                     1640                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1626                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1641                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1626                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1641                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1626                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1641                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1106335                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    141114938                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    142221273                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1106335                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    141114938                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    142221273                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1106335                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    141114938                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    142221273                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.047636                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.048053                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.047636                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.048053                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.047636                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.048053                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 73755.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 86786.554736                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 86667.442413                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 73755.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 86786.554736                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 86667.442413                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 73755.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 86786.554736                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 86667.442413                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995732                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015282441                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042821.812877                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995732                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15274824                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15274824                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15274824                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15274824                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15274824                       # number of overall hits
system.cpu0.icache.overall_hits::total       15274824                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1511022                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1511022                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1511022                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1511022                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1511022                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1511022                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15274840                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15274840                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15274840                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15274840                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15274840                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15274840                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 94438.875000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94438.875000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 94438.875000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94438.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 94438.875000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94438.875000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1324422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1324422                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1324422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1324422                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1324422                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1324422                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94601.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 94601.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 94601.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 94601.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 94601.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 94601.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72699                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180562303                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72955                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2474.981879                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.510868                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.489132                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900433                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099567                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10570134                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10570134                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22446                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22446                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17562839                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17562839                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17562839                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17562839                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       154618                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       154618                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154618                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154618                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154618                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154618                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5306812378                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5306812378                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5306812378                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5306812378                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5306812378                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5306812378                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10724752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10724752                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17717457                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17717457                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17717457                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17717457                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014417                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014417                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008727                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34322.086549                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34322.086549                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34322.086549                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34322.086549                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34322.086549                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34322.086549                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        26326                       # number of writebacks
system.cpu0.dcache.writebacks::total            26326                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        81919                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        81919                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        81919                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        81919                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        81919                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        81919                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72699                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72699                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72699                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72699                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72699                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72699                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1467908448                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1467908448                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1467908448                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1467908448                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1467908448                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1467908448                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004103                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004103                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20191.590641                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20191.590641                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20191.590641                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20191.590641                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20191.590641                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20191.590641                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996684                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017717512                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2202851.757576                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996684                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025636                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16421226                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16421226                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16421226                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16421226                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16421226                       # number of overall hits
system.cpu1.icache.overall_hits::total       16421226                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1521855                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1521855                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1521855                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1521855                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1521855                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1521855                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16421245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16421245                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16421245                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16421245                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16421245                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16421245                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 80097.631579                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80097.631579                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 80097.631579                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80097.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 80097.631579                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80097.631579                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1242633                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1242633                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1242633                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1242633                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1242633                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1242633                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 77664.562500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77664.562500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77664.562500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34134                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164410982                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34390                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4780.778773                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.088961                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.911039                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902691                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097309                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10704244                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10704244                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7301904                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7301904                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17671                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17671                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17640                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17640                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18006148                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18006148                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18006148                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18006148                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68590                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68590                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68590                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68590                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68590                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68590                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1640740726                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1640740726                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1640740726                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1640740726                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1640740726                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1640740726                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10772834                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10772834                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7301904                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7301904                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17640                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18074738                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18074738                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18074738                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18074738                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006367                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006367                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003795                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003795                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003795                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003795                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 23920.990319                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23920.990319                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 23920.990319                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23920.990319                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 23920.990319                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23920.990319                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        11400                       # number of writebacks
system.cpu1.dcache.writebacks::total            11400                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34456                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34456                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34456                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34456                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34456                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34456                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34134                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34134                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34134                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34134                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34134                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34134                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    417705627                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    417705627                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    417705627                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    417705627                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    417705627                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    417705627                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001888                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001888                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12237.230533                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12237.230533                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12237.230533                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12237.230533                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12237.230533                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12237.230533                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
