{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 14 20:15:13 2022 " "Info: Processing started: Wed Dec 14 20:15:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off filter -c filter " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off filter -c filter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "D:/Software_workspace/FPGA/filter/filter.vwf " "Info: Using vector source file \"D:/Software_workspace/FPGA/filter/filter.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISDB_OVERWRITE_WAVEFORM_INPUTS_WITH_SIMULATION_OUTPUTS" "" "Info: Overwriting simulation input file with simulation results" { { "Info" "ISDB_SOURCE_VECTOR_FILE_BACKUP" "filter.vwf filter.sim_ori.vwf " "Info: A backup of filter.vwf called filter.sim_ori.vwf has been created in the db folder" {  } {  } 0 0 "A backup of %1!s! called %2!s! has been created in the db folder" 0 0 "" 0 0}  } {  } 0 0 "Overwriting simulation input file with simulation results" 0 0 "" 0 0}
{ "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_FOUND" "" "Info: Inverted registers were found during simulation" { { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|filter\|lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFDenominator\[1\] " "Info: Register: \|filter\|lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFDenominator\[1\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0} { "Info" "ISIM_SIM_INVERTED_REGISTER_OUTPUT_NAME" "\|filter\|lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFDenominator\[0\] " "Info: Register: \|filter\|lpm_divide0:inst48\|lpm_divide:lpm_divide_component\|lpm_divide_oqr:auto_generated\|sign_div_unsign_87i:divider\|alt_u_div_5kf:divider\|DFFDenominator\[0\]" {  } {  } 0 0 "Register: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Inverted registers were found during simulation" 0 0 "" 0 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "      6.13 % " "Info: Simulation coverage is       6.13 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "749 " "Info: Number of transitions in simulation is 749" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 0}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "filter.vwf " "Info: Vector file filter.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 0 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 14 20:15:14 2022 " "Info: Processing ended: Wed Dec 14 20:15:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
