# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:40:54 on Oct 14,2022
# vcom -reportprogress 300 -93 -work work ../../src/ServoController.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ServoController
# -- Compiling architecture rtl of ServoController
# End time: 09:40:54 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 2019.2 Compiler 2019.04 Apr 17 2019
# Start time: 09:40:54 on Oct 14,2022
# vcom -reportprogress 300 -93 -work work ../src/ServoController_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ServoController_tb
# -- Compiling architecture rtl of ServoController_tb
# End time: 09:40:54 on Oct 14,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -msgmode both ServoController_tb 
# Start time: 09:40:54 on Oct 14,2022
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: avb6403  Hostname: GOL-1360-12  ProcessID: 8212
#           Attempting to use alternate WLF file "./wlftjh96t0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjh96t0
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "ServoController(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.servocontroller_tb(rtl)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.servocontroller(rtl)#1
# GetModuleFileName: The specified module could not be found.
# 
# 
# GetModuleFileName: The specified module could not be found.
# 
# 
# Causality operation skipped due to absence of debug database file
add wave -position end  sim:/servocontroller_tb/UUT/max_angle_count
add wave -position end  sim:/servocontroller_tb/UUT/min_angle_count
# Break key hit
# Break in Process clock at ../src/ServoController_tb.vhd line 61
restart
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
run
