--------------------------------------------------------------------------------
-- Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: K.39
--  \   \         Application: netgen
--  /   /         Filename: fixtofp32_32u_sim.vhd
-- /___/   /\     Timestamp: Fri Oct 26 11:12:02 2012
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -ofmt vhdl -intstyle xflow -w ..\netlist\fixtofp32_32u.ngc ..\vhm\fixtofp32_32u_sim.vhd 
-- Device	: xc4vfx100-10-ff1152
-- Input file	: ../netlist/fixtofp32_32u.ngc
-- Output file	: ../vhm/fixtofp32_32u_sim.vhd
-- # of Entities	: 1
-- Design Name	: fixtofp32_32u
-- Xilinx	: C:\Xilinx\10.1\ISE
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Development System Reference Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;
-- Library elements added by std2rec from file ..\src\fixtofp32_32u.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use ieee.numeric_std.all;
library Common_HDL;
use Common_HDL.Telops.all;

entity fixtofp32_32u is
  port (
    CLK : in STD_LOGIC := 'X'; 
--   TX_MOSI_DVAL : out STD_LOGIC; 
--   RX_MOSI_SUPPORT_BUSY : in STD_LOGIC := 'X'; 
--   RX_MISO_AFULL : out STD_LOGIC; 
--   RX_MOSI_DVAL : in STD_LOGIC := 'X'; 
--   RX_MOSI_SOF : in STD_LOGIC := 'X'; 
--   TX_MISO_AFULL : in STD_LOGIC := 'X'; 
--   TX_MOSI_SUPPORT_BUSY : out STD_LOGIC; 
--   RX_MOSI_EOF : in STD_LOGIC := 'X'; 
--   TX_MOSI_SOF : out STD_LOGIC; 
--   TX_MOSI_EOF : out STD_LOGIC; 
    ARESET : in STD_LOGIC := 'X'; 
--   TX_MISO_BUSY : in STD_LOGIC := 'X'; 
--   RX_MISO_BUSY : out STD_LOGIC; 
--   TX_MOSI_DREM : out STD_LOGIC_VECTOR ( 1 downto 0 ); 
--   TX_MOSI_DATA : out STD_LOGIC_VECTOR ( 31 downto 0 ); 
    RX_EXP : in signed ( 7 downto 0 ); 
--   RX_MOSI_DREM : in STD_LOGIC_VECTOR ( 1 downto 0 ); 
    RX_MISO : out T_LL_MISO;
    TX_MOSI : out T_LL_MOSI32;
    TX_MISO : in T_LL_MISO;
    RX_MOSI : in T_LL_MOSI32
--   RX_MOSI_DATA : in STD_LOGIC_VECTOR ( 31 downto 0 ) 
  );
end fixtofp32_32u;

architecture STRUCTURE of fixtofp32_32u is
   -- Aliases added by std2rec.
   alias RX_MISO_AFULL : STD_LOGIC is RX_MISO.AFULL;
   alias RX_MISO_BUSY : STD_LOGIC is RX_MISO.BUSY;
   alias TX_MOSI_EOF : STD_LOGIC is TX_MOSI.EOF;
   alias TX_MOSI_SUPPORT_BUSY : STD_LOGIC is TX_MOSI.SUPPORT_BUSY;
   alias TX_MOSI_SOF : STD_LOGIC is TX_MOSI.SOF;
   alias TX_MOSI_DREM : STD_LOGIC_VECTOR ( 1 downto 0 ) is TX_MOSI.DREM;
   alias TX_MOSI_DATA : STD_LOGIC_VECTOR ( 31 downto 0 ) is TX_MOSI.DATA;
   alias TX_MOSI_DVAL : STD_LOGIC is TX_MOSI.DVAL;
   alias TX_MISO_AFULL : STD_LOGIC  is TX_MISO.AFULL;
   alias TX_MISO_BUSY : STD_LOGIC  is TX_MISO.BUSY;
   alias RX_MOSI_EOF : STD_LOGIC  is RX_MOSI.EOF;
   alias RX_MOSI_SUPPORT_BUSY : STD_LOGIC  is RX_MOSI.SUPPORT_BUSY;
   alias RX_MOSI_SOF : STD_LOGIC  is RX_MOSI.SOF;
   alias RX_MOSI_DREM : STD_LOGIC_VECTOR ( 1 downto 0 ) is RX_MOSI.DREM;
   alias RX_MOSI_DATA : STD_LOGIC_VECTOR ( 31 downto 0 )  is RX_MOSI.DATA;
   alias RX_MOSI_DVAL : STD_LOGIC  is RX_MOSI.DVAL;
  signal NlwRenamedSignal_RX_MISO_AFULL : STD_LOGIC; 
  signal Fix32u_to_FP32_temp_1324 : STD_LOGIC; 
  signal Fix32u_to_FP32_stage4_dval_1323 : STD_LOGIC; 
  signal Fix32u_to_FP32_stage3_dval_BRB3_1322 : STD_LOGIC; 
  signal Fix32u_to_FP32_stage3_dval_BRB2_1321 : STD_LOGIC; 
  signal Fix32u_to_FP32_stage3_dval_BRB1_1320 : STD_LOGIC; 
  signal Fix32u_to_FP32_stage3_dval_BRB0_1319 : STD_LOGIC; 
  signal Fix32u_to_FP32_stage3_dval : STD_LOGIC; 
  signal Fix32u_to_FP32_stage2_dval_BRB0_1317 : STD_LOGIC; 
  signal Fix32u_to_FP32_stage1_dval_BRB0_1316 : STD_LOGIC; 
  signal Fix32u_to_FP32_sreset_1315 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_9_FRB_1314 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_8_FRB_1313 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_7_FRB_1312 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_6_FRB_1311 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_5_FRB_1310 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_4_FRB_1309 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_3_FRB_1308 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_2_FRB_1307 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_22_FRB_1306 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_21_FRB_1305 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_20_FRB_1304 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_1_FRB_1303 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_19_FRB_1302 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_18_FRB_1301 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_17_FRB_1300 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_16_FRB_1299 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_15_FRB_1298 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_14_FRB_1297 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_13_FRB_1296 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_12_FRB_1295 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_11_FRB_1294 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_10_FRB_1293 : STD_LOGIC; 
  signal Fix32u_to_FP32_rfract_addsub0000_0_FRB_1292 : STD_LOGIC; 
  signal Fix32u_to_FP32_result2_mux00014831_1280 : STD_LOGIC; 
  signal Fix32u_to_FP32_result2_mux0001483 : STD_LOGIC; 
  signal Fix32u_to_FP32_result2_mux00011341_1278 : STD_LOGIC; 
  signal Fix32u_to_FP32_result2_mux0001134 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_7_mux0000_SW0_FRB_1276 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_7_mux0000_1275 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_6_mux0000 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_5_mux0000311_FRB_1273 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_5_mux0000222_FRB_1272 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_5_mux0000221_FRB_1271 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_5_mux0000212_FRB_1270 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_5_mux00000_FRB_1269 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_5_mux0000 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_4_mux000057_FRB_1267 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_4_mux0000 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_3_mux0000_SW1_FRB_1265 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_3_mux0000_SW0_FRB_1264 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_3_mux0000_1263 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_2_mux0000_SW1_FRB_1262 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_2_mux0000_1261 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_1_mux000021_FRB_1260 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_1_mux000011_FRB_1259 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_1_mux0000 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_0_mux0000 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_19_cmp_eq000051_FRB_1256 : STD_LOGIC; 
  signal Fix32u_to_FP32_result0_10_mux000011_FRB_1255 : STD_LOGIC; 
  signal Fix32u_to_FP32_hold_dval_and0000 : STD_LOGIC; 
  signal Fix32u_to_FP32_hold_dval_1243 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_9_BRB2_1242 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_9_BRB1_1241 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_8_BRB2_1239 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_8_BRB1_1238 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_7_BRB2_1236 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_7_BRB1_1235 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_6_BRB2_1233 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_6_BRB1_1232 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_5_BRB2_1230 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_5_BRB1_1229 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_4_BRB2_1227 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_4_BRB1_1226 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_3_BRB2_1224 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_3_BRB1_1223 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_2_BRB2_1221 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_2_BRB1_1220 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_22_BRB2_1219 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_22_BRB1_1218 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_21_BRB2_1216 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_21_BRB1_1215 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_20_BRB2_1213 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_20_BRB1_1212 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_1_BRB2_1209 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_1_BRB1_1208 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_19_BRB2_1207 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_19_BRB1_1206 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_18_BRB2_1204 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_18_BRB1_1203 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_17_BRB2_1201 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_17_BRB1_1200 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_16_BRB2_1198 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_16_BRB1_1197 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_15_BRB2_1195 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_15_BRB1_1194 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_14_BRB2_1192 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_14_BRB1_1191 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_13_BRB2_1189 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_13_BRB1_1188 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_12_BRB2_1186 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_12_BRB1_1185 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_11_BRB2_1183 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_11_BRB1_1182 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_10_BRB2_1180 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_10_BRB1_1179 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_0_BRB3_1176 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_0_BRB2_1175 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_0_BRB1_1174 : STD_LOGIC; 
  signal Fix32u_to_FP32_fract3_0_BRB0_1173 : STD_LOGIC; 
  signal Fix32u_to_FP32_fp_data4_slv_30_BRB0_1171 : STD_LOGIC; 
  signal Fix32u_to_FP32_fp_data4_slv_29_BRB0_1170 : STD_LOGIC; 
  signal Fix32u_to_FP32_fp_data4_slv_28_BRB0_1169 : STD_LOGIC; 
  signal Fix32u_to_FP32_fp_data4_slv_27_BRB0_1168 : STD_LOGIC; 
  signal Fix32u_to_FP32_fp_data4_slv_26_BRB0_1167 : STD_LOGIC; 
  signal Fix32u_to_FP32_fp_data4_slv_25_BRB0_1166 : STD_LOGIC; 
  signal Fix32u_to_FP32_fp_data4_slv_24_BRB0_1165 : STD_LOGIC; 
  signal Fix32u_to_FP32_fp_data4_slv_23_BRB3_1164 : STD_LOGIC; 
  signal Fix32u_to_FP32_fp_data4_slv_23_BRB2_1163 : STD_LOGIC; 
  signal Fix32u_to_FP32_fp_data4_slv_23_BRB0_1162 : STD_LOGIC; 
  signal Fix32u_to_FP32_exp3_full_7_BRB0_1152 : STD_LOGIC; 
  signal Fix32u_to_FP32_exp3_full_6_BRB0_1151 : STD_LOGIC; 
  signal Fix32u_to_FP32_exp3_full_5_BRB0_1150 : STD_LOGIC; 
  signal Fix32u_to_FP32_exp3_full_4_BRB0_1149 : STD_LOGIC; 
  signal Fix32u_to_FP32_exp3_full_3_BRB0_1148 : STD_LOGIC; 
  signal Fix32u_to_FP32_exp3_full_2_BRB0_1147 : STD_LOGIC; 
  signal Fix32u_to_FP32_exp3_full_1_BRB0_1146 : STD_LOGIC; 
  signal Fix32u_to_FP32_exp3_full_0_BRB1_1145 : STD_LOGIC; 
  signal Fix32u_to_FP32_exp3_full_0_BRB0_1144 : STD_LOGIC; 
  signal Fix32u_to_FP32_convert_ce : STD_LOGIC; 
  signal Fix32u_to_FP32_ce_reg_1142 : STD_LOGIC; 
  signal Fix32u_to_FP32_argb2_or0000_FRB_1141 : STD_LOGIC; 
  signal Fix32u_to_FP32_argb2_mux0000_3_3 : STD_LOGIC; 
  signal Fix32u_to_FP32_argb2_mux0000_2_79_FRB_1139 : STD_LOGIC; 
  signal Fix32u_to_FP32_argb2_mux0000_1_192_FRB_1138 : STD_LOGIC; 
  signal Fix32u_to_FP32_argb2_mux0000_0_438_FRB_1137 : STD_LOGIC; 
  signal Fix32u_to_FP32_arg_int_mux0001_3_235_948 : STD_LOGIC; 
  signal Fix32u_to_FP32_arg_int_mux0001_2_246_947 : STD_LOGIC; 
  signal Fix32u_to_FP32_arg_int_mux0001_1_53_SW0_SW01_838 : STD_LOGIC; 
  signal Fix32u_to_FP32_arg_int_mux0001_1_53_SW0_SW0 : STD_LOGIC; 
  signal Fix32u_to_FP32_arg_int_mux0001_1_417_836 : STD_LOGIC; 
  signal Fix32u_to_FP32_arg_int_mux0001_1_1111_FRB_835 : STD_LOGIC; 
  signal Fix32u_to_FP32_N99 : STD_LOGIC; 
  signal Fix32u_to_FP32_N98 : STD_LOGIC; 
  signal Fix32u_to_FP32_N97 : STD_LOGIC; 
  signal Fix32u_to_FP32_N96 : STD_LOGIC; 
  signal Fix32u_to_FP32_N90 : STD_LOGIC; 
  signal Fix32u_to_FP32_N89 : STD_LOGIC; 
  signal Fix32u_to_FP32_N88 : STD_LOGIC; 
  signal Fix32u_to_FP32_N87 : STD_LOGIC; 
  signal Fix32u_to_FP32_N86 : STD_LOGIC; 
  signal Fix32u_to_FP32_N85 : STD_LOGIC; 
  signal Fix32u_to_FP32_N82 : STD_LOGIC; 
  signal Fix32u_to_FP32_N81 : STD_LOGIC; 
  signal Fix32u_to_FP32_N80 : STD_LOGIC; 
  signal Fix32u_to_FP32_N79 : STD_LOGIC; 
  signal Fix32u_to_FP32_N779 : STD_LOGIC; 
  signal Fix32u_to_FP32_N778 : STD_LOGIC; 
  signal Fix32u_to_FP32_N777 : STD_LOGIC; 
  signal Fix32u_to_FP32_N776 : STD_LOGIC; 
  signal Fix32u_to_FP32_N775 : STD_LOGIC; 
  signal Fix32u_to_FP32_N774 : STD_LOGIC; 
  signal Fix32u_to_FP32_N773 : STD_LOGIC; 
  signal Fix32u_to_FP32_N772 : STD_LOGIC; 
  signal Fix32u_to_FP32_N7711 : STD_LOGIC; 
  signal Fix32u_to_FP32_N771 : STD_LOGIC; 
  signal Fix32u_to_FP32_N770 : STD_LOGIC; 
  signal Fix32u_to_FP32_N769 : STD_LOGIC; 
  signal Fix32u_to_FP32_N768 : STD_LOGIC; 
  signal Fix32u_to_FP32_N767 : STD_LOGIC; 
  signal Fix32u_to_FP32_N766 : STD_LOGIC; 
  signal Fix32u_to_FP32_N76 : STD_LOGIC; 
  signal Fix32u_to_FP32_N751 : STD_LOGIC; 
  signal Fix32u_to_FP32_N747 : STD_LOGIC; 
  signal Fix32u_to_FP32_N743 : STD_LOGIC; 
  signal Fix32u_to_FP32_N741 : STD_LOGIC; 
  signal Fix32u_to_FP32_N739 : STD_LOGIC; 
  signal Fix32u_to_FP32_N737 : STD_LOGIC; 
  signal Fix32u_to_FP32_N733 : STD_LOGIC; 
  signal Fix32u_to_FP32_N731 : STD_LOGIC; 
  signal Fix32u_to_FP32_N729 : STD_LOGIC; 
  signal Fix32u_to_FP32_N727 : STD_LOGIC; 
  signal Fix32u_to_FP32_N725 : STD_LOGIC; 
  signal Fix32u_to_FP32_N723 : STD_LOGIC; 
  signal Fix32u_to_FP32_N721 : STD_LOGIC; 
  signal Fix32u_to_FP32_N719 : STD_LOGIC; 
  signal Fix32u_to_FP32_N716 : STD_LOGIC; 
  signal Fix32u_to_FP32_N712 : STD_LOGIC; 
  signal Fix32u_to_FP32_N710 : STD_LOGIC; 
  signal Fix32u_to_FP32_N708 : STD_LOGIC; 
  signal Fix32u_to_FP32_N704 : STD_LOGIC; 
  signal Fix32u_to_FP32_N702 : STD_LOGIC; 
  signal Fix32u_to_FP32_N701 : STD_LOGIC; 
  signal Fix32u_to_FP32_N700 : STD_LOGIC; 
  signal Fix32u_to_FP32_N698 : STD_LOGIC; 
  signal Fix32u_to_FP32_N696 : STD_LOGIC; 
  signal Fix32u_to_FP32_N694 : STD_LOGIC; 
  signal Fix32u_to_FP32_N692 : STD_LOGIC; 
  signal Fix32u_to_FP32_N688 : STD_LOGIC; 
  signal Fix32u_to_FP32_N684 : STD_LOGIC; 
  signal Fix32u_to_FP32_N682 : STD_LOGIC; 
  signal Fix32u_to_FP32_N681 : STD_LOGIC; 
  signal Fix32u_to_FP32_N680 : STD_LOGIC; 
  signal Fix32u_to_FP32_N678 : STD_LOGIC; 
  signal Fix32u_to_FP32_N676 : STD_LOGIC; 
  signal Fix32u_to_FP32_N674 : STD_LOGIC; 
  signal Fix32u_to_FP32_N6721 : STD_LOGIC; 
  signal Fix32u_to_FP32_N672 : STD_LOGIC; 
  signal Fix32u_to_FP32_N670 : STD_LOGIC; 
  signal Fix32u_to_FP32_N668 : STD_LOGIC; 
  signal Fix32u_to_FP32_N662 : STD_LOGIC; 
  signal Fix32u_to_FP32_N652 : STD_LOGIC; 
  signal Fix32u_to_FP32_N641 : STD_LOGIC; 
  signal Fix32u_to_FP32_N591 : STD_LOGIC; 
  signal Fix32u_to_FP32_N581 : STD_LOGIC; 
  signal Fix32u_to_FP32_N571 : STD_LOGIC; 
  signal Fix32u_to_FP32_N56 : STD_LOGIC; 
  signal Fix32u_to_FP32_N551 : STD_LOGIC; 
  signal Fix32u_to_FP32_N541 : STD_LOGIC; 
  signal Fix32u_to_FP32_N532 : STD_LOGIC; 
  signal Fix32u_to_FP32_N52 : STD_LOGIC; 
  signal Fix32u_to_FP32_N51 : STD_LOGIC; 
  signal Fix32u_to_FP32_N50 : STD_LOGIC; 
  signal Fix32u_to_FP32_N471 : STD_LOGIC; 
  signal Fix32u_to_FP32_N45 : STD_LOGIC; 
  signal Fix32u_to_FP32_N441 : STD_LOGIC; 
  signal Fix32u_to_FP32_N43 : STD_LOGIC; 
  signal Fix32u_to_FP32_N41 : STD_LOGIC; 
  signal Fix32u_to_FP32_N403 : STD_LOGIC; 
  signal Fix32u_to_FP32_N402 : STD_LOGIC; 
  signal Fix32u_to_FP32_N401 : STD_LOGIC; 
  signal Fix32u_to_FP32_N400 : STD_LOGIC; 
  signal Fix32u_to_FP32_N40 : STD_LOGIC; 
  signal Fix32u_to_FP32_N399 : STD_LOGIC; 
  signal Fix32u_to_FP32_N398 : STD_LOGIC; 
  signal Fix32u_to_FP32_N397 : STD_LOGIC; 
  signal Fix32u_to_FP32_N396 : STD_LOGIC; 
  signal Fix32u_to_FP32_N394 : STD_LOGIC; 
  signal Fix32u_to_FP32_N393 : STD_LOGIC; 
  signal Fix32u_to_FP32_N392 : STD_LOGIC; 
  signal Fix32u_to_FP32_N391 : STD_LOGIC; 
  signal Fix32u_to_FP32_N389 : STD_LOGIC; 
  signal Fix32u_to_FP32_N387 : STD_LOGIC; 
  signal Fix32u_to_FP32_N385 : STD_LOGIC; 
  signal Fix32u_to_FP32_N384 : STD_LOGIC; 
  signal Fix32u_to_FP32_N383 : STD_LOGIC; 
  signal Fix32u_to_FP32_N380 : STD_LOGIC; 
  signal Fix32u_to_FP32_N38 : STD_LOGIC; 
  signal Fix32u_to_FP32_N379 : STD_LOGIC; 
  signal Fix32u_to_FP32_N378 : STD_LOGIC; 
  signal Fix32u_to_FP32_N377 : STD_LOGIC; 
  signal Fix32u_to_FP32_N376 : STD_LOGIC; 
  signal Fix32u_to_FP32_N375 : STD_LOGIC; 
  signal Fix32u_to_FP32_N374 : STD_LOGIC; 
  signal Fix32u_to_FP32_N373 : STD_LOGIC; 
  signal Fix32u_to_FP32_N372 : STD_LOGIC; 
  signal Fix32u_to_FP32_N371 : STD_LOGIC; 
  signal Fix32u_to_FP32_N370 : STD_LOGIC; 
  signal Fix32u_to_FP32_N37 : STD_LOGIC; 
  signal Fix32u_to_FP32_N369 : STD_LOGIC; 
  signal Fix32u_to_FP32_N368 : STD_LOGIC; 
  signal Fix32u_to_FP32_N367 : STD_LOGIC; 
  signal Fix32u_to_FP32_N366 : STD_LOGIC; 
  signal Fix32u_to_FP32_N365 : STD_LOGIC; 
  signal Fix32u_to_FP32_N364 : STD_LOGIC; 
  signal Fix32u_to_FP32_N363 : STD_LOGIC; 
  signal Fix32u_to_FP32_N362 : STD_LOGIC; 
  signal Fix32u_to_FP32_N361 : STD_LOGIC; 
  signal Fix32u_to_FP32_N360 : STD_LOGIC; 
  signal Fix32u_to_FP32_N359 : STD_LOGIC; 
  signal Fix32u_to_FP32_N358 : STD_LOGIC; 
  signal Fix32u_to_FP32_N357 : STD_LOGIC; 
  signal Fix32u_to_FP32_N356 : STD_LOGIC; 
  signal Fix32u_to_FP32_N355 : STD_LOGIC; 
  signal Fix32u_to_FP32_N354 : STD_LOGIC; 
  signal Fix32u_to_FP32_N353 : STD_LOGIC; 
  signal Fix32u_to_FP32_N352 : STD_LOGIC; 
  signal Fix32u_to_FP32_N351 : STD_LOGIC; 
  signal Fix32u_to_FP32_N350 : STD_LOGIC; 
  signal Fix32u_to_FP32_N35 : STD_LOGIC; 
  signal Fix32u_to_FP32_N349 : STD_LOGIC; 
  signal Fix32u_to_FP32_N348 : STD_LOGIC; 
  signal Fix32u_to_FP32_N347 : STD_LOGIC; 
  signal Fix32u_to_FP32_N346 : STD_LOGIC; 
  signal Fix32u_to_FP32_N345 : STD_LOGIC; 
  signal Fix32u_to_FP32_N344 : STD_LOGIC; 
  signal Fix32u_to_FP32_N343 : STD_LOGIC; 
  signal Fix32u_to_FP32_N342 : STD_LOGIC; 
  signal Fix32u_to_FP32_N341 : STD_LOGIC; 
  signal Fix32u_to_FP32_N340 : STD_LOGIC; 
  signal Fix32u_to_FP32_N34 : STD_LOGIC; 
  signal Fix32u_to_FP32_N339 : STD_LOGIC; 
  signal Fix32u_to_FP32_N338 : STD_LOGIC; 
  signal Fix32u_to_FP32_N337 : STD_LOGIC; 
  signal Fix32u_to_FP32_N336 : STD_LOGIC; 
  signal Fix32u_to_FP32_N335 : STD_LOGIC; 
  signal Fix32u_to_FP32_N334 : STD_LOGIC; 
  signal Fix32u_to_FP32_N333 : STD_LOGIC; 
  signal Fix32u_to_FP32_N332 : STD_LOGIC; 
  signal Fix32u_to_FP32_N3311 : STD_LOGIC; 
  signal Fix32u_to_FP32_N331 : STD_LOGIC; 
  signal Fix32u_to_FP32_N330 : STD_LOGIC; 
  signal Fix32u_to_FP32_N329 : STD_LOGIC; 
  signal Fix32u_to_FP32_N328 : STD_LOGIC; 
  signal Fix32u_to_FP32_N327 : STD_LOGIC; 
  signal Fix32u_to_FP32_N326 : STD_LOGIC; 
  signal Fix32u_to_FP32_N325 : STD_LOGIC; 
  signal Fix32u_to_FP32_N324 : STD_LOGIC; 
  signal Fix32u_to_FP32_N323 : STD_LOGIC; 
  signal Fix32u_to_FP32_N322 : STD_LOGIC; 
  signal Fix32u_to_FP32_N321 : STD_LOGIC; 
  signal Fix32u_to_FP32_N320 : STD_LOGIC; 
  signal Fix32u_to_FP32_N32 : STD_LOGIC; 
  signal Fix32u_to_FP32_N319 : STD_LOGIC; 
  signal Fix32u_to_FP32_N318 : STD_LOGIC; 
  signal Fix32u_to_FP32_N317 : STD_LOGIC; 
  signal Fix32u_to_FP32_N316 : STD_LOGIC; 
  signal Fix32u_to_FP32_N315 : STD_LOGIC; 
  signal Fix32u_to_FP32_N314 : STD_LOGIC; 
  signal Fix32u_to_FP32_N313 : STD_LOGIC; 
  signal Fix32u_to_FP32_N312 : STD_LOGIC; 
  signal Fix32u_to_FP32_N311 : STD_LOGIC; 
  signal Fix32u_to_FP32_N310 : STD_LOGIC; 
  signal Fix32u_to_FP32_N308 : STD_LOGIC; 
  signal Fix32u_to_FP32_N306 : STD_LOGIC; 
  signal Fix32u_to_FP32_N305 : STD_LOGIC; 
  signal Fix32u_to_FP32_N304 : STD_LOGIC; 
  signal Fix32u_to_FP32_N303 : STD_LOGIC; 
  signal Fix32u_to_FP32_N300 : STD_LOGIC; 
  signal Fix32u_to_FP32_N299 : STD_LOGIC; 
  signal Fix32u_to_FP32_N296 : STD_LOGIC; 
  signal Fix32u_to_FP32_N295 : STD_LOGIC; 
  signal Fix32u_to_FP32_N294 : STD_LOGIC; 
  signal Fix32u_to_FP32_N290 : STD_LOGIC; 
  signal Fix32u_to_FP32_N29 : STD_LOGIC; 
  signal Fix32u_to_FP32_N289 : STD_LOGIC; 
  signal Fix32u_to_FP32_N288 : STD_LOGIC; 
  signal Fix32u_to_FP32_N287 : STD_LOGIC; 
  signal Fix32u_to_FP32_N285 : STD_LOGIC; 
  signal Fix32u_to_FP32_N284 : STD_LOGIC; 
  signal Fix32u_to_FP32_N283 : STD_LOGIC; 
  signal Fix32u_to_FP32_N282 : STD_LOGIC; 
  signal Fix32u_to_FP32_N2811 : STD_LOGIC; 
  signal Fix32u_to_FP32_N280 : STD_LOGIC; 
  signal Fix32u_to_FP32_N279 : STD_LOGIC; 
  signal Fix32u_to_FP32_N278 : STD_LOGIC; 
  signal Fix32u_to_FP32_N277 : STD_LOGIC; 
  signal Fix32u_to_FP32_N276 : STD_LOGIC; 
  signal Fix32u_to_FP32_N275 : STD_LOGIC; 
  signal Fix32u_to_FP32_N274 : STD_LOGIC; 
  signal Fix32u_to_FP32_N273 : STD_LOGIC; 
  signal Fix32u_to_FP32_N272 : STD_LOGIC; 
  signal Fix32u_to_FP32_N271 : STD_LOGIC; 
  signal Fix32u_to_FP32_N27 : STD_LOGIC; 
  signal Fix32u_to_FP32_N268 : STD_LOGIC; 
  signal Fix32u_to_FP32_N265 : STD_LOGIC; 
  signal Fix32u_to_FP32_N261 : STD_LOGIC; 
  signal Fix32u_to_FP32_N257 : STD_LOGIC; 
  signal Fix32u_to_FP32_N256 : STD_LOGIC; 
  signal Fix32u_to_FP32_N255 : STD_LOGIC; 
  signal Fix32u_to_FP32_N254 : STD_LOGIC; 
  signal Fix32u_to_FP32_N253 : STD_LOGIC; 
  signal Fix32u_to_FP32_N252 : STD_LOGIC; 
  signal Fix32u_to_FP32_N2511 : STD_LOGIC; 
  signal Fix32u_to_FP32_N251 : STD_LOGIC; 
  signal Fix32u_to_FP32_N250 : STD_LOGIC; 
  signal Fix32u_to_FP32_N246 : STD_LOGIC; 
  signal Fix32u_to_FP32_N242 : STD_LOGIC; 
  signal Fix32u_to_FP32_N241 : STD_LOGIC; 
  signal Fix32u_to_FP32_N240 : STD_LOGIC; 
  signal Fix32u_to_FP32_N24 : STD_LOGIC; 
  signal Fix32u_to_FP32_N239 : STD_LOGIC; 
  signal Fix32u_to_FP32_N238 : STD_LOGIC; 
  signal Fix32u_to_FP32_N237 : STD_LOGIC; 
  signal Fix32u_to_FP32_N236 : STD_LOGIC; 
  signal Fix32u_to_FP32_N235 : STD_LOGIC; 
  signal Fix32u_to_FP32_N234 : STD_LOGIC; 
  signal Fix32u_to_FP32_N233 : STD_LOGIC; 
  signal Fix32u_to_FP32_N232 : STD_LOGIC; 
  signal Fix32u_to_FP32_N231 : STD_LOGIC; 
  signal Fix32u_to_FP32_N230 : STD_LOGIC; 
  signal Fix32u_to_FP32_N23 : STD_LOGIC; 
  signal Fix32u_to_FP32_N229 : STD_LOGIC; 
  signal Fix32u_to_FP32_N228 : STD_LOGIC; 
  signal Fix32u_to_FP32_N227 : STD_LOGIC; 
  signal Fix32u_to_FP32_N224 : STD_LOGIC; 
  signal Fix32u_to_FP32_N221 : STD_LOGIC; 
  signal Fix32u_to_FP32_N220 : STD_LOGIC; 
  signal Fix32u_to_FP32_N22 : STD_LOGIC; 
  signal Fix32u_to_FP32_N219 : STD_LOGIC; 
  signal Fix32u_to_FP32_N218 : STD_LOGIC; 
  signal Fix32u_to_FP32_N217 : STD_LOGIC; 
  signal Fix32u_to_FP32_N216 : STD_LOGIC; 
  signal Fix32u_to_FP32_N213 : STD_LOGIC; 
  signal Fix32u_to_FP32_N212 : STD_LOGIC; 
  signal Fix32u_to_FP32_N211 : STD_LOGIC; 
  signal Fix32u_to_FP32_N210 : STD_LOGIC; 
  signal Fix32u_to_FP32_N209 : STD_LOGIC; 
  signal Fix32u_to_FP32_N208 : STD_LOGIC; 
  signal Fix32u_to_FP32_N207 : STD_LOGIC; 
  signal Fix32u_to_FP32_N206 : STD_LOGIC; 
  signal Fix32u_to_FP32_N205 : STD_LOGIC; 
  signal Fix32u_to_FP32_N197 : STD_LOGIC; 
  signal Fix32u_to_FP32_N196 : STD_LOGIC; 
  signal Fix32u_to_FP32_N192 : STD_LOGIC; 
  signal Fix32u_to_FP32_N191 : STD_LOGIC; 
  signal Fix32u_to_FP32_N190 : STD_LOGIC; 
  signal Fix32u_to_FP32_N189 : STD_LOGIC; 
  signal Fix32u_to_FP32_N188 : STD_LOGIC; 
  signal Fix32u_to_FP32_N186 : STD_LOGIC; 
  signal Fix32u_to_FP32_N185 : STD_LOGIC; 
  signal Fix32u_to_FP32_N184 : STD_LOGIC; 
  signal Fix32u_to_FP32_N183 : STD_LOGIC; 
  signal Fix32u_to_FP32_N182 : STD_LOGIC; 
  signal Fix32u_to_FP32_N181 : STD_LOGIC; 
  signal Fix32u_to_FP32_N180 : STD_LOGIC; 
  signal Fix32u_to_FP32_N179 : STD_LOGIC; 
  signal Fix32u_to_FP32_N178 : STD_LOGIC; 
  signal Fix32u_to_FP32_N177 : STD_LOGIC; 
  signal Fix32u_to_FP32_N176 : STD_LOGIC; 
  signal Fix32u_to_FP32_N175 : STD_LOGIC; 
  signal Fix32u_to_FP32_N174 : STD_LOGIC; 
  signal Fix32u_to_FP32_N173 : STD_LOGIC; 
  signal Fix32u_to_FP32_N172 : STD_LOGIC; 
  signal Fix32u_to_FP32_N171 : STD_LOGIC; 
  signal Fix32u_to_FP32_N170 : STD_LOGIC; 
  signal Fix32u_to_FP32_N169 : STD_LOGIC; 
  signal Fix32u_to_FP32_N168 : STD_LOGIC; 
  signal Fix32u_to_FP32_N167 : STD_LOGIC; 
  signal Fix32u_to_FP32_N166 : STD_LOGIC; 
  signal Fix32u_to_FP32_N165 : STD_LOGIC; 
  signal Fix32u_to_FP32_N164 : STD_LOGIC; 
  signal Fix32u_to_FP32_N163 : STD_LOGIC; 
  signal Fix32u_to_FP32_N162 : STD_LOGIC; 
  signal Fix32u_to_FP32_N161 : STD_LOGIC; 
  signal Fix32u_to_FP32_N160 : STD_LOGIC; 
  signal Fix32u_to_FP32_N159 : STD_LOGIC; 
  signal Fix32u_to_FP32_N157 : STD_LOGIC; 
  signal Fix32u_to_FP32_N156 : STD_LOGIC; 
  signal Fix32u_to_FP32_N155 : STD_LOGIC; 
  signal Fix32u_to_FP32_N150 : STD_LOGIC; 
  signal Fix32u_to_FP32_N149 : STD_LOGIC; 
  signal Fix32u_to_FP32_N148 : STD_LOGIC; 
  signal Fix32u_to_FP32_N142 : STD_LOGIC; 
  signal Fix32u_to_FP32_N1411 : STD_LOGIC; 
  signal Fix32u_to_FP32_N140 : STD_LOGIC; 
  signal Fix32u_to_FP32_N139 : STD_LOGIC; 
  signal Fix32u_to_FP32_N138 : STD_LOGIC; 
  signal Fix32u_to_FP32_N137 : STD_LOGIC; 
  signal Fix32u_to_FP32_N136 : STD_LOGIC; 
  signal Fix32u_to_FP32_N135 : STD_LOGIC; 
  signal Fix32u_to_FP32_N134 : STD_LOGIC; 
  signal Fix32u_to_FP32_N133 : STD_LOGIC; 
  signal Fix32u_to_FP32_N132 : STD_LOGIC; 
  signal Fix32u_to_FP32_N131 : STD_LOGIC; 
  signal Fix32u_to_FP32_N129 : STD_LOGIC; 
  signal Fix32u_to_FP32_N128 : STD_LOGIC; 
  signal Fix32u_to_FP32_N127 : STD_LOGIC; 
  signal Fix32u_to_FP32_N126 : STD_LOGIC; 
  signal Fix32u_to_FP32_N125 : STD_LOGIC; 
  signal Fix32u_to_FP32_N124 : STD_LOGIC; 
  signal Fix32u_to_FP32_N123 : STD_LOGIC; 
  signal Fix32u_to_FP32_N122 : STD_LOGIC; 
  signal Fix32u_to_FP32_N120 : STD_LOGIC; 
  signal Fix32u_to_FP32_N113 : STD_LOGIC; 
  signal Fix32u_to_FP32_N112 : STD_LOGIC; 
  signal Fix32u_to_FP32_N111 : STD_LOGIC; 
  signal Fix32u_to_FP32_N1101 : STD_LOGIC; 
  signal Fix32u_to_FP32_N106 : STD_LOGIC; 
  signal Fix32u_to_FP32_N105 : STD_LOGIC; 
  signal Fix32u_to_FP32_N104 : STD_LOGIC; 
  signal Fix32u_to_FP32_N100 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_stage3_dval_BRB3_114 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_stage3_dval_BRB2_113 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_stage3_dval_BRB1_112 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_9_BRB2_111 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_9_BRB1_110 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_8_BRB2_109 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_8_BRB1_108 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_7_BRB2_107 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_7_BRB1_106 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_6_BRB2_105 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_6_BRB1_104 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_5_BRB2_103 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_5_BRB1_102 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_4_BRB2_101 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_4_BRB1_100 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_3_BRB2_99 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_3_BRB1_98 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_2_BRB2_97 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_2_BRB1_96 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_22_BRB2_95 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_22_BRB1_94 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_21_BRB2_93 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_21_BRB1_92 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_20_BRB2_91 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_20_BRB1_90 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_1_BRB2_89 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_1_BRB1_88 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_19_BRB2_87 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_19_BRB1_86 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_18_BRB2_85 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_18_BRB1_84 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_17_BRB2_83 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_17_BRB1_82 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_16_BRB2_81 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_16_BRB1_80 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_15_BRB2_79 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_15_BRB1_78 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_14_BRB2_77 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_14_BRB1_76 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_13_BRB2_75 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_13_BRB1_74 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_12_BRB2_73 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_12_BRB1_72 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_11_BRB2_71 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_11_BRB1_70 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_10_BRB2_69 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_10_BRB1_68 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_0_BRB3_67 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_0_BRB2_66 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_0_BRB1_65 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_fract3_0_BRB0_64 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_TX_MOSI_SOF_63 : STD_LOGIC; 
  signal Fix32u_to_FP32_Mshreg_TX_MOSI_EOF_62 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_9_rt_60 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_8_rt_58 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_7_rt_56 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_6_rt_54 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_5_rt_52 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_4_rt_50 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_3_rt_48 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_2_rt_46 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_1_rt_43 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_19_rt_41 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_18_rt_39 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_17_rt_37 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_16_rt_35 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_15_rt_33 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_14_rt_31 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_13_rt_29 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_12_rt_27 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_11_rt_25 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy_10_rt_23 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_lcl_sum_add0000_xor_9_rt_20 : STD_LOGIC; 
  signal Fix32u_to_FP32_Madd_lcl_sum_add0000_cy_8_rt_11 : STD_LOGIC; 
  signal NlwRenamedSig_OI_TX_MOSI_DATA : STD_LOGIC_VECTOR ( 31 downto 31 ); 
  signal NlwRenamedSig_OI_TX_MOSI_DREM : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Fix32u_to_FP32_result_and0000_wg_lut : STD_LOGIC_VECTOR ( 5 downto 0 ); 
  signal Fix32u_to_FP32_result_and0000_wg_cy : STD_LOGIC_VECTOR ( 4 downto 0 ); 
  signal Fix32u_to_FP32_lcl_sum_add0000 : STD_LOGIC_VECTOR ( 9 downto 0 ); 
  signal Fix32u_to_FP32_fract3 : STD_LOGIC_VECTOR ( 22 downto 0 ); 
  signal Fix32u_to_FP32_fp_data2 : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Fix32u_to_FP32_exp3_full : STD_LOGIC_VECTOR ( 8 downto 8 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_9_wg_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_9_wg_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_8_wg_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_8_wg_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_7_wg_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_7_wg_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_6_wg_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_6_wg_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_5_wg_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_5_wg_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_4_wg_lut : STD_LOGIC_VECTOR ( 16 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_4_wg_cy : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_23_wg_lut : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_23_wg_cy : STD_LOGIC_VECTOR ( 11 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_22_wg_lut : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_22_wg_cy : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_21_wg_lut : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_21_wg_cy : STD_LOGIC_VECTOR ( 12 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_20_wg_lut : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_20_wg_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_19_wg_lut : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_19_wg_cy : STD_LOGIC_VECTOR ( 13 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_18_wg_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_18_wg_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_17_wg_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_17_wg_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_16_wg_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_16_wg_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_15_wg_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_15_wg_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_14_wg_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_14_wg_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_13_wg_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_13_wg_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_12_wg_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_12_wg_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_11_wg_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_11_wg_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_10_wg_lut : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Fix32u_to_FP32_arg_int_mux0001_10_wg_cy : STD_LOGIC_VECTOR ( 14 downto 0 ); 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_lut : STD_LOGIC_VECTOR ( 0 downto 0 ); 
  signal Fix32u_to_FP32_Madd_rfract_addsub0000_cy : STD_LOGIC_VECTOR ( 20 downto 0 ); 
  signal Fix32u_to_FP32_Madd_lcl_sum_add0000_lut : STD_LOGIC_VECTOR ( 7 downto 0 ); 
  signal Fix32u_to_FP32_Madd_lcl_sum_add0000_cy : STD_LOGIC_VECTOR ( 8 downto 0 ); 
begin
  RX_MISO_AFULL <= NlwRenamedSignal_RX_MISO_AFULL;
  NlwRenamedSignal_RX_MISO_AFULL <= TX_MISO_AFULL;
  TX_MOSI_SUPPORT_BUSY <= NlwRenamedSig_OI_TX_MOSI_DREM(0);
  TX_MOSI_DREM(1) <= NlwRenamedSig_OI_TX_MOSI_DREM(0);
  TX_MOSI_DREM(0) <= NlwRenamedSig_OI_TX_MOSI_DREM(0);
  TX_MOSI_DATA(31) <= NlwRenamedSig_OI_TX_MOSI_DATA(31);
  Fix32u_to_FP32_stage3_dval_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_stage3_dval_BRB2_113,
      Q => Fix32u_to_FP32_stage3_dval_BRB2_1321
    );
  Fix32u_to_FP32_Mshreg_stage3_dval_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_sreset_1315,
      Q => Fix32u_to_FP32_Mshreg_stage3_dval_BRB2_113
    );
  Fix32u_to_FP32_stage3_dval_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_stage3_dval_BRB1_112,
      Q => Fix32u_to_FP32_stage3_dval_BRB1_1320
    );
  Fix32u_to_FP32_Mshreg_stage3_dval_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => RX_MOSI_DVAL,
      Q => Fix32u_to_FP32_Mshreg_stage3_dval_BRB1_112
    );
  Fix32u_to_FP32_stage3_dval_BRB3 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_stage3_dval_BRB3_114,
      Q => Fix32u_to_FP32_stage3_dval_BRB3_1322
    );
  Fix32u_to_FP32_Mshreg_stage3_dval_BRB3 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => TX_MISO_BUSY,
      Q => Fix32u_to_FP32_Mshreg_stage3_dval_BRB3_114
    );
  Fix32u_to_FP32_fract3_22_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_22_BRB1_94,
      Q => Fix32u_to_FP32_fract3_22_BRB1_1218
    );
  Fix32u_to_FP32_Mshreg_fract3_22_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_22_FRB_1306,
      Q => Fix32u_to_FP32_Mshreg_fract3_22_BRB1_94
    );
  Fix32u_to_FP32_fract3_21_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_21_BRB2_93,
      Q => Fix32u_to_FP32_fract3_21_BRB2_1216
    );
  Fix32u_to_FP32_Mshreg_fract3_21_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N368,
      Q => Fix32u_to_FP32_Mshreg_fract3_21_BRB2_93
    );
  Fix32u_to_FP32_fract3_22_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_22_BRB2_95,
      Q => Fix32u_to_FP32_fract3_22_BRB2_1219
    );
  Fix32u_to_FP32_Mshreg_fract3_22_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N299,
      Q => Fix32u_to_FP32_Mshreg_fract3_22_BRB2_95
    );
  Fix32u_to_FP32_fract3_20_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_20_BRB2_91,
      Q => Fix32u_to_FP32_fract3_20_BRB2_1213
    );
  Fix32u_to_FP32_Mshreg_fract3_20_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N367,
      Q => Fix32u_to_FP32_Mshreg_fract3_20_BRB2_91
    );
  Fix32u_to_FP32_fract3_20_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_20_BRB1_90,
      Q => Fix32u_to_FP32_fract3_20_BRB1_1212
    );
  Fix32u_to_FP32_Mshreg_fract3_20_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_20_FRB_1304,
      Q => Fix32u_to_FP32_Mshreg_fract3_20_BRB1_90
    );
  Fix32u_to_FP32_fract3_21_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_21_BRB1_92,
      Q => Fix32u_to_FP32_fract3_21_BRB1_1215
    );
  Fix32u_to_FP32_Mshreg_fract3_21_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_21_FRB_1305,
      Q => Fix32u_to_FP32_Mshreg_fract3_21_BRB1_92
    );
  Fix32u_to_FP32_fract3_19_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_19_BRB2_87,
      Q => Fix32u_to_FP32_fract3_19_BRB2_1207
    );
  Fix32u_to_FP32_Mshreg_fract3_19_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N272,
      Q => Fix32u_to_FP32_Mshreg_fract3_19_BRB2_87
    );
  Fix32u_to_FP32_fract3_19_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_19_BRB1_86,
      Q => Fix32u_to_FP32_fract3_19_BRB1_1206
    );
  Fix32u_to_FP32_Mshreg_fract3_19_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_19_FRB_1302,
      Q => Fix32u_to_FP32_Mshreg_fract3_19_BRB1_86
    );
  Fix32u_to_FP32_fract3_18_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_18_BRB2_85,
      Q => Fix32u_to_FP32_fract3_18_BRB2_1204
    );
  Fix32u_to_FP32_Mshreg_fract3_18_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N277,
      Q => Fix32u_to_FP32_Mshreg_fract3_18_BRB2_85
    );
  Fix32u_to_FP32_fract3_18_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_18_BRB1_84,
      Q => Fix32u_to_FP32_fract3_18_BRB1_1203
    );
  Fix32u_to_FP32_Mshreg_fract3_18_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_18_FRB_1301,
      Q => Fix32u_to_FP32_Mshreg_fract3_18_BRB1_84
    );
  Fix32u_to_FP32_fract3_17_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_17_BRB1_82,
      Q => Fix32u_to_FP32_fract3_17_BRB1_1200
    );
  Fix32u_to_FP32_Mshreg_fract3_17_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_17_FRB_1300,
      Q => Fix32u_to_FP32_Mshreg_fract3_17_BRB1_82
    );
  Fix32u_to_FP32_fract3_16_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_16_BRB2_81,
      Q => Fix32u_to_FP32_fract3_16_BRB2_1198
    );
  Fix32u_to_FP32_Mshreg_fract3_16_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N275,
      Q => Fix32u_to_FP32_Mshreg_fract3_16_BRB2_81
    );
  Fix32u_to_FP32_fract3_17_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_17_BRB2_83,
      Q => Fix32u_to_FP32_fract3_17_BRB2_1201
    );
  Fix32u_to_FP32_Mshreg_fract3_17_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N276,
      Q => Fix32u_to_FP32_Mshreg_fract3_17_BRB2_83
    );
  Fix32u_to_FP32_fract3_15_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_15_BRB2_79,
      Q => Fix32u_to_FP32_fract3_15_BRB2_1195
    );
  Fix32u_to_FP32_Mshreg_fract3_15_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N274,
      Q => Fix32u_to_FP32_Mshreg_fract3_15_BRB2_79
    );
  Fix32u_to_FP32_fract3_15_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_15_BRB1_78,
      Q => Fix32u_to_FP32_fract3_15_BRB1_1194
    );
  Fix32u_to_FP32_Mshreg_fract3_15_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_15_FRB_1298,
      Q => Fix32u_to_FP32_Mshreg_fract3_15_BRB1_78
    );
  Fix32u_to_FP32_fract3_16_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_16_BRB1_80,
      Q => Fix32u_to_FP32_fract3_16_BRB1_1197
    );
  Fix32u_to_FP32_Mshreg_fract3_16_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_16_FRB_1299,
      Q => Fix32u_to_FP32_Mshreg_fract3_16_BRB1_80
    );
  Fix32u_to_FP32_fract3_14_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_14_BRB1_76,
      Q => Fix32u_to_FP32_fract3_14_BRB1_1191
    );
  Fix32u_to_FP32_Mshreg_fract3_14_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_14_FRB_1297,
      Q => Fix32u_to_FP32_Mshreg_fract3_14_BRB1_76
    );
  Fix32u_to_FP32_fract3_13_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_13_BRB2_75,
      Q => Fix32u_to_FP32_fract3_13_BRB2_1189
    );
  Fix32u_to_FP32_Mshreg_fract3_13_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N328,
      Q => Fix32u_to_FP32_Mshreg_fract3_13_BRB2_75
    );
  Fix32u_to_FP32_fract3_14_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_14_BRB2_77,
      Q => Fix32u_to_FP32_fract3_14_BRB2_1192
    );
  Fix32u_to_FP32_Mshreg_fract3_14_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N273,
      Q => Fix32u_to_FP32_Mshreg_fract3_14_BRB2_77
    );
  Fix32u_to_FP32_fract3_13_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_13_BRB1_74,
      Q => Fix32u_to_FP32_fract3_13_BRB1_1188
    );
  Fix32u_to_FP32_Mshreg_fract3_13_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_13_FRB_1296,
      Q => Fix32u_to_FP32_Mshreg_fract3_13_BRB1_74
    );
  Fix32u_to_FP32_fract3_12_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_12_BRB2_73,
      Q => Fix32u_to_FP32_fract3_12_BRB2_1186
    );
  Fix32u_to_FP32_Mshreg_fract3_12_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N326,
      Q => Fix32u_to_FP32_Mshreg_fract3_12_BRB2_73
    );
  Fix32u_to_FP32_fract3_12_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_12_BRB1_72,
      Q => Fix32u_to_FP32_fract3_12_BRB1_1185
    );
  Fix32u_to_FP32_Mshreg_fract3_12_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_12_FRB_1295,
      Q => Fix32u_to_FP32_Mshreg_fract3_12_BRB1_72
    );
  Fix32u_to_FP32_fract3_11_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_11_BRB2_71,
      Q => Fix32u_to_FP32_fract3_11_BRB2_1183
    );
  Fix32u_to_FP32_Mshreg_fract3_11_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N325,
      Q => Fix32u_to_FP32_Mshreg_fract3_11_BRB2_71
    );
  Fix32u_to_FP32_fract3_10_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_10_BRB2_69,
      Q => Fix32u_to_FP32_fract3_10_BRB2_1180
    );
  Fix32u_to_FP32_Mshreg_fract3_10_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N324,
      Q => Fix32u_to_FP32_Mshreg_fract3_10_BRB2_69
    );
  Fix32u_to_FP32_fract3_10_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_10_BRB1_68,
      Q => Fix32u_to_FP32_fract3_10_BRB1_1179
    );
  Fix32u_to_FP32_Mshreg_fract3_10_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_10_FRB_1293,
      Q => Fix32u_to_FP32_Mshreg_fract3_10_BRB1_68
    );
  Fix32u_to_FP32_fract3_11_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_11_BRB1_70,
      Q => Fix32u_to_FP32_fract3_11_BRB1_1182
    );
  Fix32u_to_FP32_Mshreg_fract3_11_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_11_FRB_1294,
      Q => Fix32u_to_FP32_Mshreg_fract3_11_BRB1_70
    );
  Fix32u_to_FP32_fract3_9_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_9_BRB1_110,
      Q => Fix32u_to_FP32_fract3_9_BRB1_1241
    );
  Fix32u_to_FP32_Mshreg_fract3_9_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_9_FRB_1314,
      Q => Fix32u_to_FP32_Mshreg_fract3_9_BRB1_110
    );
  Fix32u_to_FP32_fract3_8_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_8_BRB2_109,
      Q => Fix32u_to_FP32_fract3_8_BRB2_1239
    );
  Fix32u_to_FP32_Mshreg_fract3_8_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N327,
      Q => Fix32u_to_FP32_Mshreg_fract3_8_BRB2_109
    );
  Fix32u_to_FP32_fract3_9_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_9_BRB2_111,
      Q => Fix32u_to_FP32_fract3_9_BRB2_1242
    );
  Fix32u_to_FP32_Mshreg_fract3_9_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N323,
      Q => Fix32u_to_FP32_Mshreg_fract3_9_BRB2_111
    );
  Fix32u_to_FP32_fract3_7_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_7_BRB2_107,
      Q => Fix32u_to_FP32_fract3_7_BRB2_1236
    );
  Fix32u_to_FP32_Mshreg_fract3_7_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N322,
      Q => Fix32u_to_FP32_Mshreg_fract3_7_BRB2_107
    );
  Fix32u_to_FP32_fract3_7_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_7_BRB1_106,
      Q => Fix32u_to_FP32_fract3_7_BRB1_1235
    );
  Fix32u_to_FP32_Mshreg_fract3_7_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_7_FRB_1312,
      Q => Fix32u_to_FP32_Mshreg_fract3_7_BRB1_106
    );
  Fix32u_to_FP32_fract3_8_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_8_BRB1_108,
      Q => Fix32u_to_FP32_fract3_8_BRB1_1238
    );
  Fix32u_to_FP32_Mshreg_fract3_8_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_8_FRB_1313,
      Q => Fix32u_to_FP32_Mshreg_fract3_8_BRB1_108
    );
  Fix32u_to_FP32_fract3_6_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_6_BRB2_105,
      Q => Fix32u_to_FP32_fract3_6_BRB2_1233
    );
  Fix32u_to_FP32_Mshreg_fract3_6_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N320,
      Q => Fix32u_to_FP32_Mshreg_fract3_6_BRB2_105
    );
  Fix32u_to_FP32_fract3_6_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_6_BRB1_104,
      Q => Fix32u_to_FP32_fract3_6_BRB1_1232
    );
  Fix32u_to_FP32_Mshreg_fract3_6_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_6_FRB_1311,
      Q => Fix32u_to_FP32_Mshreg_fract3_6_BRB1_104
    );
  Fix32u_to_FP32_fract3_5_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_5_BRB2_103,
      Q => Fix32u_to_FP32_fract3_5_BRB2_1230
    );
  Fix32u_to_FP32_Mshreg_fract3_5_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N319,
      Q => Fix32u_to_FP32_Mshreg_fract3_5_BRB2_103
    );
  Fix32u_to_FP32_fract3_5_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_5_BRB1_102,
      Q => Fix32u_to_FP32_fract3_5_BRB1_1229
    );
  Fix32u_to_FP32_Mshreg_fract3_5_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_5_FRB_1310,
      Q => Fix32u_to_FP32_Mshreg_fract3_5_BRB1_102
    );
  Fix32u_to_FP32_fract3_4_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_4_BRB1_100,
      Q => Fix32u_to_FP32_fract3_4_BRB1_1226
    );
  Fix32u_to_FP32_Mshreg_fract3_4_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_4_FRB_1309,
      Q => Fix32u_to_FP32_Mshreg_fract3_4_BRB1_100
    );
  Fix32u_to_FP32_fract3_3_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_3_BRB2_99,
      Q => Fix32u_to_FP32_fract3_3_BRB2_1224
    );
  Fix32u_to_FP32_Mshreg_fract3_3_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N316,
      Q => Fix32u_to_FP32_Mshreg_fract3_3_BRB2_99
    );
  Fix32u_to_FP32_fract3_4_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_4_BRB2_101,
      Q => Fix32u_to_FP32_fract3_4_BRB2_1227
    );
  Fix32u_to_FP32_Mshreg_fract3_4_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N317,
      Q => Fix32u_to_FP32_Mshreg_fract3_4_BRB2_101
    );
  Fix32u_to_FP32_fract3_3_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_3_BRB1_98,
      Q => Fix32u_to_FP32_fract3_3_BRB1_1223
    );
  Fix32u_to_FP32_Mshreg_fract3_3_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_3_FRB_1308,
      Q => Fix32u_to_FP32_Mshreg_fract3_3_BRB1_98
    );
  Fix32u_to_FP32_fract3_2_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_2_BRB2_97,
      Q => Fix32u_to_FP32_fract3_2_BRB2_1221
    );
  Fix32u_to_FP32_Mshreg_fract3_2_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N315,
      Q => Fix32u_to_FP32_Mshreg_fract3_2_BRB2_97
    );
  Fix32u_to_FP32_fract3_2_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_2_BRB1_96,
      Q => Fix32u_to_FP32_fract3_2_BRB1_1220
    );
  Fix32u_to_FP32_Mshreg_fract3_2_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_2_FRB_1307,
      Q => Fix32u_to_FP32_Mshreg_fract3_2_BRB1_96
    );
  Fix32u_to_FP32_fract3_1_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_1_BRB2_89,
      Q => Fix32u_to_FP32_fract3_1_BRB2_1209
    );
  Fix32u_to_FP32_Mshreg_fract3_1_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N321,
      Q => Fix32u_to_FP32_Mshreg_fract3_1_BRB2_89
    );
  Fix32u_to_FP32_fract3_0_BRB3 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_0_BRB3_67,
      Q => Fix32u_to_FP32_fract3_0_BRB3_1176
    );
  Fix32u_to_FP32_Mshreg_fract3_0_BRB3 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_result0_1_mux000011_FRB_1259,
      Q => Fix32u_to_FP32_Mshreg_fract3_0_BRB3_67
    );
  Fix32u_to_FP32_fract3_0_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_0_BRB2_66,
      Q => Fix32u_to_FP32_fract3_0_BRB2_1175
    );
  Fix32u_to_FP32_Mshreg_fract3_0_BRB2 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_N318,
      Q => Fix32u_to_FP32_Mshreg_fract3_0_BRB2_66
    );
  Fix32u_to_FP32_fract3_1_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_1_BRB1_88,
      Q => Fix32u_to_FP32_fract3_1_BRB1_1208
    );
  Fix32u_to_FP32_Mshreg_fract3_1_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_1_FRB_1303,
      Q => Fix32u_to_FP32_Mshreg_fract3_1_BRB1_88
    );
  Fix32u_to_FP32_fract3_0_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_0_BRB1_65,
      Q => Fix32u_to_FP32_fract3_0_BRB1_1174
    );
  Fix32u_to_FP32_Mshreg_fract3_0_BRB1 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_rfract_addsub0000_0_FRB_1292,
      Q => Fix32u_to_FP32_Mshreg_fract3_0_BRB1_65
    );
  Fix32u_to_FP32_fract3_0_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_fract3_0_BRB0_64,
      Q => Fix32u_to_FP32_fract3_0_BRB0_1173
    );
  Fix32u_to_FP32_Mshreg_fract3_0_BRB0 : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => Fix32u_to_FP32_result0_10_mux000011_FRB_1255,
      Q => Fix32u_to_FP32_Mshreg_fract3_0_BRB0_64
    );
  Fix32u_to_FP32_TX_MOSI_SOF : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_TX_MOSI_SOF_63,
      Q => TX_MOSI_SOF
    );
  Fix32u_to_FP32_Mshreg_TX_MOSI_SOF : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => RX_MOSI_SOF,
      Q => Fix32u_to_FP32_Mshreg_TX_MOSI_SOF_63
    );
  Fix32u_to_FP32_TX_MOSI_EOF : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_Mshreg_TX_MOSI_EOF_62,
      Q => TX_MOSI_EOF
    );
  Fix32u_to_FP32_Mshreg_TX_MOSI_EOF : SRL16E
    generic map(
      INIT => X"0000"
    )
    port map (
      A0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A1 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      A2 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      A3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      CE => Fix32u_to_FP32_convert_ce,
      CLK => CLK,
      D => RX_MOSI_EOF,
      Q => Fix32u_to_FP32_Mshreg_TX_MOSI_EOF_62
    );
  Fix32u_to_FP32_result2_mux0001483_f5 : MUXF5
    port map (
      I0 => Fix32u_to_FP32_result2_mux00014831_1280,
      I1 => Fix32u_to_FP32_result2_mux0001483,
      S => Fix32u_to_FP32_N771,
      O => Fix32u_to_FP32_N339
    );
  Fix32u_to_FP32_result2_mux00014832 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => Fix32u_to_FP32_N76,
      I1 => Fix32u_to_FP32_N139,
      O => Fix32u_to_FP32_result2_mux00014831_1280
    );
  Fix32u_to_FP32_result2_mux00014831 : LUT4
    generic map(
      INIT => X"4101"
    )
    port map (
      I0 => Fix32u_to_FP32_N76,
      I1 => Fix32u_to_FP32_N751,
      I2 => Fix32u_to_FP32_N104,
      I3 => Fix32u_to_FP32_N79,
      O => Fix32u_to_FP32_result2_mux0001483
    );
  Fix32u_to_FP32_arg_int_mux0001_1_53_SW0_SW0_f5 : MUXF5
    port map (
      I0 => Fix32u_to_FP32_arg_int_mux0001_1_53_SW0_SW01_838,
      I1 => Fix32u_to_FP32_arg_int_mux0001_1_53_SW0_SW0,
      S => RX_MOSI_DATA(6),
      O => Fix32u_to_FP32_N743
    );
  Fix32u_to_FP32_arg_int_mux0001_1_53_SW0_SW02 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => Fix32u_to_FP32_N701,
      I1 => Fix32u_to_FP32_N662,
      I2 => RX_MOSI_DATA(22),
      I3 => RX_MOSI_DATA(30),
      O => Fix32u_to_FP32_arg_int_mux0001_1_53_SW0_SW01_838
    );
  Fix32u_to_FP32_arg_int_mux0001_1_53_SW0_SW01 : LUT4
    generic map(
      INIT => X"E545"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N701,
      I3 => RX_MOSI_DATA(30),
      O => Fix32u_to_FP32_arg_int_mux0001_1_53_SW0_SW0
    );
  Fix32u_to_FP32_result2_mux0001134_f5 : MUXF5
    port map (
      I0 => Fix32u_to_FP32_result2_mux00011341_1278,
      I1 => Fix32u_to_FP32_result2_mux0001134,
      S => Fix32u_to_FP32_N183,
      O => Fix32u_to_FP32_N213
    );
  Fix32u_to_FP32_result2_mux00011342 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => Fix32u_to_FP32_N182,
      I1 => RX_MOSI_DATA(2),
      I2 => RX_MOSI_DATA(1),
      I3 => RX_MOSI_DATA(0),
      O => Fix32u_to_FP32_result2_mux00011341_1278
    );
  Fix32u_to_FP32_result2_mux00011341 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(1),
      I2 => RX_MOSI_DATA(0),
      I3 => RX_MOSI_DATA(3),
      O => Fix32u_to_FP32_result2_mux0001134
    );
  Fix32u_to_FP32_argb2_mux0000_3_3_f5 : MUXF5
    port map (
      I0 => Fix32u_to_FP32_argb2_mux0000_3_3,
      I1 => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => RX_MOSI_DATA(27),
      O => Fix32u_to_FP32_N51
    );
  Fix32u_to_FP32_argb2_mux0000_3_31 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(24),
      I1 => RX_MOSI_DATA(25),
      I2 => RX_MOSI_DATA(26),
      I3 => Fix32u_to_FP32_N34,
      O => Fix32u_to_FP32_argb2_mux0000_3_3
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_lut_0_INV_0 : INV
    port map (
      I => Fix32u_to_FP32_N318,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_1_128_SW0_G : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N662,
      I2 => RX_MOSI_DATA(20),
      I3 => RX_MOSI_DATA(28),
      O => Fix32u_to_FP32_N779
    );
  Fix32u_to_FP32_arg_int_mux0001_1_128_SW0_F : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => RX_MOSI_DATA(0),
      I2 => Fix32u_to_FP32_N662,
      I3 => RX_MOSI_DATA(4),
      O => Fix32u_to_FP32_N778
    );
  Fix32u_to_FP32_arg_int_mux0001_1_128_SW0 : MUXF5
    port map (
      I0 => Fix32u_to_FP32_N778,
      I1 => Fix32u_to_FP32_N779,
      S => Fix32u_to_FP32_N701,
      O => Fix32u_to_FP32_N692
    );
  Fix32u_to_FP32_result2_mux0001242_G : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => RX_MOSI_DATA(22),
      I1 => RX_MOSI_DATA(14),
      I2 => Fix32u_to_FP32_N471,
      O => Fix32u_to_FP32_N777
    );
  Fix32u_to_FP32_result2_mux0001242_F : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => Fix32u_to_FP32_N716,
      I1 => Fix32u_to_FP32_N751,
      I2 => Fix32u_to_FP32_N89,
      I3 => Fix32u_to_FP32_N76,
      O => Fix32u_to_FP32_N776
    );
  Fix32u_to_FP32_result2_mux0001242 : MUXF5
    port map (
      I0 => Fix32u_to_FP32_N776,
      I1 => Fix32u_to_FP32_N777,
      S => Fix32u_to_FP32_N190,
      O => Fix32u_to_FP32_N294
    );
  Fix32u_to_FP32_arg_int_mux0001_1_47_G : LUT4
    generic map(
      INIT => X"0E04"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N771,
      I3 => RX_MOSI_DATA(26),
      O => Fix32u_to_FP32_N775
    );
  Fix32u_to_FP32_arg_int_mux0001_1_47_F : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N771,
      I2 => RX_MOSI_DATA(2),
      O => Fix32u_to_FP32_N774
    );
  Fix32u_to_FP32_arg_int_mux0001_1_47 : MUXF5
    port map (
      I0 => Fix32u_to_FP32_N774,
      I1 => Fix32u_to_FP32_N775,
      S => Fix32u_to_FP32_N701,
      O => Fix32u_to_FP32_N105
    );
  Fix32u_to_FP32_result2_mux0001221_G : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => Fix32u_to_FP32_N257,
      I1 => Fix32u_to_FP32_N29,
      I2 => RX_MOSI_DATA(20),
      I3 => RX_MOSI_DATA(17),
      O => Fix32u_to_FP32_N773
    );
  Fix32u_to_FP32_result2_mux0001221_F : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => Fix32u_to_FP32_N257,
      I2 => RX_MOSI_DATA(10),
      O => Fix32u_to_FP32_N772
    );
  Fix32u_to_FP32_result2_mux0001221 : MUXF5
    port map (
      I0 => Fix32u_to_FP32_N772,
      I1 => Fix32u_to_FP32_N773,
      S => Fix32u_to_FP32_N771,
      O => Fix32u_to_FP32_N337
    );
  Fix32u_to_FP32_result2_mux0001183_G : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => Fix32u_to_FP32_N282,
      I2 => RX_MOSI_DATA(5),
      I3 => Fix32u_to_FP32_N208,
      O => Fix32u_to_FP32_N7711
    );
  Fix32u_to_FP32_result2_mux0001183_F : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => Fix32u_to_FP32_N184,
      I2 => Fix32u_to_FP32_N282,
      I3 => Fix32u_to_FP32_N208,
      O => Fix32u_to_FP32_N770
    );
  Fix32u_to_FP32_result2_mux0001183 : MUXF5
    port map (
      I0 => Fix32u_to_FP32_N770,
      I1 => Fix32u_to_FP32_N7711,
      S => Fix32u_to_FP32_N185,
      O => Fix32u_to_FP32_N287
    );
  Fix32u_to_FP32_arg_int_mux0001_1_386_G : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Fix32u_to_FP32_N751,
      I1 => Fix32u_to_FP32_N124,
      I2 => Fix32u_to_FP32_N123,
      O => Fix32u_to_FP32_N769
    );
  Fix32u_to_FP32_arg_int_mux0001_1_386_F : LUT4
    generic map(
      INIT => X"FAD8"
    )
    port map (
      I0 => Fix32u_to_FP32_N751,
      I1 => Fix32u_to_FP32_N125,
      I2 => Fix32u_to_FP32_N126,
      I3 => Fix32u_to_FP32_N128,
      O => Fix32u_to_FP32_N768
    );
  Fix32u_to_FP32_arg_int_mux0001_1_386 : MUXF5
    port map (
      I0 => Fix32u_to_FP32_N768,
      I1 => Fix32u_to_FP32_N769,
      S => Fix32u_to_FP32_N104,
      O => Fix32u_to_FP32_N205
    );
  Fix32u_to_FP32_arg_int_mux0001_1_283_G : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Fix32u_to_FP32_N701,
      I1 => RX_MOSI_DATA(11),
      I2 => RX_MOSI_DATA(27),
      O => Fix32u_to_FP32_N767
    );
  Fix32u_to_FP32_arg_int_mux0001_1_283_F : LUT3
    generic map(
      INIT => X"E4"
    )
    port map (
      I0 => Fix32u_to_FP32_N701,
      I1 => RX_MOSI_DATA(3),
      I2 => RX_MOSI_DATA(19),
      O => Fix32u_to_FP32_N766
    );
  Fix32u_to_FP32_arg_int_mux0001_1_283 : MUXF5
    port map (
      I0 => Fix32u_to_FP32_N766,
      I1 => Fix32u_to_FP32_N767,
      S => Fix32u_to_FP32_N662,
      O => Fix32u_to_FP32_N85
    );
  Fix32u_to_FP32_arg_int_mux0001_1_1131 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N51,
      I2 => Fix32u_to_FP32_N591,
      I3 => Fix32u_to_FP32_N52,
      O => Fix32u_to_FP32_N82
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"EFFF"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N701,
      I2 => RX_MOSI_DATA(0),
      I3 => Fix32u_to_FP32_N140,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(0)
    );
  Fix32u_to_FP32_result0_3_mux0000_SW1 : LUT3
    generic map(
      INIT => X"D5"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N52,
      I2 => Fix32u_to_FP32_N376,
      O => Fix32u_to_FP32_N396
    );
  Fix32u_to_FP32_arg_int_cmp_eq00212 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => Fix32u_to_FP32_N257,
      I1 => Fix32u_to_FP32_N681,
      I2 => Fix32u_to_FP32_N652,
      I3 => Fix32u_to_FP32_N34,
      O => Fix32u_to_FP32_N305
    );
  Fix32u_to_FP32_result0_3_mux000021 : LUT4
    generic map(
      INIT => X"31FF"
    )
    port map (
      I0 => Fix32u_to_FP32_N86,
      I1 => RX_MOSI_DATA(31),
      I2 => RX_MOSI_DATA(30),
      I3 => Fix32u_to_FP32_N751,
      O => Fix32u_to_FP32_N139
    );
  Fix32u_to_FP32_arg_int_cmp_eq001811 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => Fix32u_to_FP32_N51,
      I1 => Fix32u_to_FP32_N662,
      I2 => Fix32u_to_FP32_N591,
      I3 => Fix32u_to_FP32_N52,
      O => Fix32u_to_FP32_N80
    );
  Fix32u_to_FP32_arg_int_mux0001_1_1151 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N51,
      I2 => Fix32u_to_FP32_N591,
      I3 => Fix32u_to_FP32_N52,
      O => Fix32u_to_FP32_N79
    );
  Fix32u_to_FP32_arg_int_mux0001_1_1111 : LUT4
    generic map(
      INIT => X"1050"
    )
    port map (
      I0 => Fix32u_to_FP32_N34,
      I1 => Fix32u_to_FP32_N681,
      I2 => Fix32u_to_FP32_N82,
      I3 => Fix32u_to_FP32_N652,
      O => Fix32u_to_FP32_N88
    );
  Fix32u_to_FP32_arg_int_mux0001_1_1171 : LUT4
    generic map(
      INIT => X"1050"
    )
    port map (
      I0 => Fix32u_to_FP32_N34,
      I1 => Fix32u_to_FP32_N681,
      I2 => Fix32u_to_FP32_N81,
      I3 => Fix32u_to_FP32_N652,
      O => Fix32u_to_FP32_N87
    );
  Fix32u_to_FP32_result2_mux000141_SW0 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => Fix32u_to_FP32_N76,
      I1 => Fix32u_to_FP32_N747,
      I2 => RX_MOSI_DATA(2),
      I3 => Fix32u_to_FP32_N1101,
      O => Fix32u_to_FP32_N727
    );
  Fix32u_to_FP32_result2_mux000141_SW0_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => Fix32u_to_FP32_N701,
      I1 => Fix32u_to_FP32_N662,
      I2 => Fix32u_to_FP32_N113,
      I3 => Fix32u_to_FP32_N104,
      O => Fix32u_to_FP32_N747
    );
  Fix32u_to_FP32_result0_5_mux00000 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N393,
      I2 => Fix32u_to_FP32_N701,
      I3 => Fix32u_to_FP32_N771,
      O => Fix32u_to_FP32_N400
    );
  Fix32u_to_FP32_result0_4_mux000031 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => Fix32u_to_FP32_N142,
      I1 => Fix32u_to_FP32_N379,
      I2 => Fix32u_to_FP32_N375,
      I3 => Fix32u_to_FP32_N662,
      O => Fix32u_to_FP32_N387
    );
  Fix32u_to_FP32_arg_int_sub0000_1_1 : LUT4
    generic map(
      INIT => X"6636"
    )
    port map (
      I0 => RX_MOSI_DATA(31),
      I1 => Fix32u_to_FP32_N751,
      I2 => Fix32u_to_FP32_N86,
      I3 => RX_MOSI_DATA(30),
      O => Fix32u_to_FP32_N142
    );
  Fix32u_to_FP32_arg_int_cmp_eq00251 : LUT4
    generic map(
      INIT => X"1050"
    )
    port map (
      I0 => Fix32u_to_FP32_N34,
      I1 => Fix32u_to_FP32_N681,
      I2 => Fix32u_to_FP32_N257,
      I3 => Fix32u_to_FP32_N652,
      O => Fix32u_to_FP32_N306
    );
  Fix32u_to_FP32_arg_int_cmp_eq00311 : LUT4
    generic map(
      INIT => X"4200"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N104,
      I2 => Fix32u_to_FP32_N751,
      I3 => Fix32u_to_FP32_N90,
      O => Fix32u_to_FP32_N250
    );
  Fix32u_to_FP32_arg_int_cmp_eq00301 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => Fix32u_to_FP32_N104,
      I1 => Fix32u_to_FP32_N751,
      I2 => Fix32u_to_FP32_N771,
      I3 => Fix32u_to_FP32_N90,
      O => Fix32u_to_FP32_N178
    );
  Fix32u_to_FP32_arg_int_cmp_eq00451 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => Fix32u_to_FP32_N701,
      I1 => Fix32u_to_FP32_N771,
      I2 => Fix32u_to_FP32_N137,
      I3 => Fix32u_to_FP32_N662,
      O => Fix32u_to_FP32_N176
    );
  Fix32u_to_FP32_arg_int_mux0001_1_409 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => Fix32u_to_FP32_N76,
      I1 => RX_MOSI_DATA(31),
      I2 => Fix32u_to_FP32_N662,
      I3 => Fix32u_to_FP32_N701,
      O => Fix32u_to_FP32_N216
    );
  Fix32u_to_FP32_result2_mux00011141 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(3),
      I2 => RX_MOSI_DATA(1),
      I3 => RX_MOSI_DATA(0),
      O => Fix32u_to_FP32_N282
    );
  Fix32u_to_FP32_arg_int_mux0001_3_21 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N701,
      I2 => Fix32u_to_FP32_N76,
      O => Fix32u_to_FP32_N111
    );
  Fix32u_to_FP32_arg_int_mux0001_1_53_SW0 : LUT4
    generic map(
      INIT => X"EA40"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N81,
      I2 => RX_MOSI_DATA(10),
      I3 => Fix32u_to_FP32_N743,
      O => Fix32u_to_FP32_N688
    );
  Fix32u_to_FP32_arg_int_mux0001_1_330 : LUT4
    generic map(
      INIT => X"E2F3"
    )
    port map (
      I0 => Fix32u_to_FP32_N99,
      I1 => Fix32u_to_FP32_N771,
      I2 => Fix32u_to_FP32_N85,
      I3 => Fix32u_to_FP32_N741,
      O => Fix32u_to_FP32_N126
    );
  Fix32u_to_FP32_arg_int_mux0001_1_330_SW1 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => Fix32u_to_FP32_N81,
      O => Fix32u_to_FP32_N741
    );
  Fix32u_to_FP32_result2_mux000119 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => RX_MOSI_DATA(16),
      I1 => Fix32u_to_FP32_N739,
      I2 => RX_MOSI_DATA(15),
      O => Fix32u_to_FP32_N372
    );
  Fix32u_to_FP32_result2_mux000119_SW0 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N308,
      I1 => Fix32u_to_FP32_N257,
      I2 => Fix32u_to_FP32_N253,
      I3 => Fix32u_to_FP32_N134,
      O => Fix32u_to_FP32_N739
    );
  Fix32u_to_FP32_result0_2_mux000011 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Fix32u_to_FP32_N104,
      I1 => Fix32u_to_FP32_N751,
      I2 => Fix32u_to_FP32_N379,
      I3 => Fix32u_to_FP32_N375,
      O => Fix32u_to_FP32_N401
    );
  Fix32u_to_FP32_result2_mux0001206 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N680,
      I1 => Fix32u_to_FP32_N287,
      I2 => Fix32u_to_FP32_N285,
      I3 => Fix32u_to_FP32_N737,
      O => Fix32u_to_FP32_N332
    );
  Fix32u_to_FP32_result2_mux0001206_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Fix32u_to_FP32_N213,
      I1 => Fix32u_to_FP32_N207,
      I2 => Fix32u_to_FP32_N206,
      O => Fix32u_to_FP32_N737
    );
  Fix32u_to_FP32_result2_mux0001288 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(3),
      I2 => RX_MOSI_DATA(1),
      I3 => RX_MOSI_DATA(8),
      O => Fix32u_to_FP32_N132
    );
  Fix32u_to_FP32_result2_mux0001282 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N197,
      I1 => Fix32u_to_FP32_N252,
      I2 => Fix32u_to_FP32_N733,
      I3 => Fix32u_to_FP32_N90,
      O => Fix32u_to_FP32_N296
    );
  Fix32u_to_FP32_result2_mux0001282_SW0 : LUT3
    generic map(
      INIT => X"C8"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => Fix32u_to_FP32_N189,
      I2 => Fix32u_to_FP32_N1101,
      O => Fix32u_to_FP32_N733
    );
  Fix32u_to_FP32_result2_mux0001256 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N196,
      I1 => Fix32u_to_FP32_N256,
      I2 => Fix32u_to_FP32_N731,
      I3 => Fix32u_to_FP32_N81,
      O => Fix32u_to_FP32_N295
    );
  Fix32u_to_FP32_result2_mux0001256_SW0 : LUT4
    generic map(
      INIT => X"3020"
    )
    port map (
      I0 => RX_MOSI_DATA(18),
      I1 => Fix32u_to_FP32_N76,
      I2 => Fix32u_to_FP32_N189,
      I3 => RX_MOSI_DATA(17),
      O => Fix32u_to_FP32_N731
    );
  Fix32u_to_FP32_result2_mux0001162 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N441,
      I1 => Fix32u_to_FP32_N251,
      I2 => RX_MOSI_DATA(1),
      I3 => RX_MOSI_DATA(0),
      O => Fix32u_to_FP32_N148
    );
  Fix32u_to_FP32_result2_mux000187 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(18),
      I1 => RX_MOSI_DATA(19),
      I2 => RX_MOSI_DATA(12),
      I3 => RX_MOSI_DATA(17),
      O => Fix32u_to_FP32_N131
    );
  Fix32u_to_FP32_result2_mux000182 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => Fix32u_to_FP32_N441,
      I1 => Fix32u_to_FP32_N178,
      I2 => Fix32u_to_FP32_N43,
      I3 => Fix32u_to_FP32_N729,
      O => Fix32u_to_FP32_N206
    );
  Fix32u_to_FP32_result2_mux000182_SW0 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => Fix32u_to_FP32_N76,
      I1 => Fix32u_to_FP32_N1411,
      I2 => Fix32u_to_FP32_N56,
      I3 => Fix32u_to_FP32_N81,
      O => Fix32u_to_FP32_N729
    );
  Fix32u_to_FP32_result2_mux000141 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => RX_MOSI_DATA(17),
      I1 => Fix32u_to_FP32_N134,
      I2 => RX_MOSI_DATA(10),
      I3 => Fix32u_to_FP32_N727,
      O => Fix32u_to_FP32_N155
    );
  Fix32u_to_FP32_result2_mux00011221 : LUT4
    generic map(
      INIT => X"FFBA"
    )
    port map (
      I0 => Fix32u_to_FP32_N253,
      I1 => Fix32u_to_FP32_N771,
      I2 => Fix32u_to_FP32_N257,
      I3 => Fix32u_to_FP32_N134,
      O => Fix32u_to_FP32_N336
    );
  Fix32u_to_FP32_result0_5_mux0000212 : LUT3
    generic map(
      INIT => X"95"
    )
    port map (
      I0 => Fix32u_to_FP32_N104,
      I1 => Fix32u_to_FP32_N379,
      I2 => Fix32u_to_FP32_N375,
      O => Fix32u_to_FP32_N394
    );
  Fix32u_to_FP32_result2_mux000111711 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => Fix32u_to_FP32_N701,
      I1 => Fix32u_to_FP32_N76,
      I2 => Fix32u_to_FP32_N662,
      I3 => Fix32u_to_FP32_N142,
      O => Fix32u_to_FP32_N257
    );
  Fix32u_to_FP32_arg_int_cmp_eq00181 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => Fix32u_to_FP32_N76,
      I1 => Fix32u_to_FP32_N701,
      I2 => Fix32u_to_FP32_N1411,
      I3 => Fix32u_to_FP32_N662,
      O => Fix32u_to_FP32_N190
    );
  Fix32u_to_FP32_result0_5_mux0000222 : LUT4
    generic map(
      INIT => X"9FFF"
    )
    port map (
      I0 => Fix32u_to_FP32_N751,
      I1 => Fix32u_to_FP32_N104,
      I2 => Fix32u_to_FP32_N375,
      I3 => Fix32u_to_FP32_N379,
      O => Fix32u_to_FP32_N384
    );
  Fix32u_to_FP32_arg_int_mux0001_2_172 : LUT4
    generic map(
      INIT => X"1050"
    )
    port map (
      I0 => Fix32u_to_FP32_N34,
      I1 => Fix32u_to_FP32_N681,
      I2 => Fix32u_to_FP32_N751,
      I3 => Fix32u_to_FP32_N652,
      O => Fix32u_to_FP32_N100
    );
  Fix32u_to_FP32_arg_int_mux0001_2_65 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N662,
      I2 => Fix32u_to_FP32_N191,
      I3 => RX_MOSI_DATA(31),
      O => Fix32u_to_FP32_N304
    );
  Fix32u_to_FP32_arg_int_cmp_eq00361 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Fix32u_to_FP32_N138,
      I1 => Fix32u_to_FP32_N771,
      I2 => Fix32u_to_FP32_N662,
      I3 => Fix32u_to_FP32_N701,
      O => Fix32u_to_FP32_N185
    );
  Fix32u_to_FP32_arg_int_cmp_eq00371 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Fix32u_to_FP32_N137,
      I1 => Fix32u_to_FP32_N771,
      I2 => Fix32u_to_FP32_N662,
      I3 => Fix32u_to_FP32_N701,
      O => Fix32u_to_FP32_N184
    );
  Fix32u_to_FP32_arg_int_cmp_eq00381 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N701,
      I2 => Fix32u_to_FP32_N76,
      I3 => Fix32u_to_FP32_N140,
      O => Fix32u_to_FP32_N183
    );
  Fix32u_to_FP32_arg_int_cmp_eq00421 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => Fix32u_to_FP32_N76,
      I1 => Fix32u_to_FP32_N701,
      I2 => Fix32u_to_FP32_N662,
      I3 => Fix32u_to_FP32_N1411,
      O => Fix32u_to_FP32_N233
    );
  Fix32u_to_FP32_arg_int_cmp_eq00501 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N1411,
      I2 => Fix32u_to_FP32_N701,
      I3 => Fix32u_to_FP32_N76,
      O => Fix32u_to_FP32_N211
    );
  Fix32u_to_FP32_arg_int_cmp_eq00581 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => Fix32u_to_FP32_N76,
      I1 => Fix32u_to_FP32_N81,
      I2 => Fix32u_to_FP32_N1411,
      O => Fix32u_to_FP32_N232
    );
  Fix32u_to_FP32_arg_int_mux0001_3_9 : LUT4
    generic map(
      INIT => X"1050"
    )
    port map (
      I0 => Fix32u_to_FP32_N34,
      I1 => Fix32u_to_FP32_N681,
      I2 => RX_MOSI_DATA(0),
      I3 => Fix32u_to_FP32_N652,
      O => Fix32u_to_FP32_N122
    );
  Fix32u_to_FP32_arg_int_cmp_eq0028_SW0 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => Fix32u_to_FP32_N90,
      I1 => Fix32u_to_FP32_N681,
      I2 => Fix32u_to_FP32_N652,
      I3 => Fix32u_to_FP32_N34,
      O => Fix32u_to_FP32_N136
    );
  Fix32u_to_FP32_result0_5_mux000017 : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => Fix32u_to_FP32_N76,
      I1 => Fix32u_to_FP32_N376,
      I2 => Fix32u_to_FP32_N52,
      O => Fix32u_to_FP32_N383
    );
  Fix32u_to_FP32_arg_int_cmp_eq00401 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N701,
      I2 => Fix32u_to_FP32_N138,
      I3 => Fix32u_to_FP32_N771,
      O => Fix32u_to_FP32_N180
    );
  Fix32u_to_FP32_arg_int_cmp_eq00411 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N701,
      I2 => Fix32u_to_FP32_N137,
      I3 => Fix32u_to_FP32_N771,
      O => Fix32u_to_FP32_N179
    );
  Fix32u_to_FP32_arg_int_cmp_eq00341 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N90,
      I2 => Fix32u_to_FP32_N104,
      I3 => Fix32u_to_FP32_N751,
      O => Fix32u_to_FP32_N177
    );
  Fix32u_to_FP32_arg_int_cmp_eq00441 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => Fix32u_to_FP32_N701,
      I1 => Fix32u_to_FP32_N771,
      I2 => Fix32u_to_FP32_N138,
      I3 => Fix32u_to_FP32_N662,
      O => Fix32u_to_FP32_N172
    );
  Fix32u_to_FP32_arg_int_cmp_eq00461 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => Fix32u_to_FP32_N140,
      I1 => Fix32u_to_FP32_N701,
      I2 => Fix32u_to_FP32_N76,
      I3 => Fix32u_to_FP32_N662,
      O => Fix32u_to_FP32_N171
    );
  Fix32u_to_FP32_arg_int_cmp_eq00481 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N771,
      I2 => Fix32u_to_FP32_N138,
      I3 => Fix32u_to_FP32_N701,
      O => Fix32u_to_FP32_N170
    );
  Fix32u_to_FP32_arg_int_cmp_eq00491 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N771,
      I2 => Fix32u_to_FP32_N137,
      I3 => Fix32u_to_FP32_N701,
      O => Fix32u_to_FP32_N169
    );
  Fix32u_to_FP32_arg_int_cmp_eq00511 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Fix32u_to_FP32_N89,
      I1 => Fix32u_to_FP32_N76,
      I2 => Fix32u_to_FP32_N104,
      I3 => Fix32u_to_FP32_N751,
      O => Fix32u_to_FP32_N168
    );
  Fix32u_to_FP32_arg_int_cmp_eq00551 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N139,
      I2 => Fix32u_to_FP32_N76,
      I3 => Fix32u_to_FP32_N81,
      O => Fix32u_to_FP32_N166
    );
  Fix32u_to_FP32_arg_int_cmp_eq00601 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N701,
      I2 => Fix32u_to_FP32_N138,
      I3 => Fix32u_to_FP32_N771,
      O => Fix32u_to_FP32_N165
    );
  Fix32u_to_FP32_arg_int_cmp_eq00611 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N701,
      I2 => Fix32u_to_FP32_N137,
      I3 => Fix32u_to_FP32_N771,
      O => Fix32u_to_FP32_N164
    );
  Fix32u_to_FP32_arg_int_cmp_eq00521 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => Fix32u_to_FP32_N89,
      I1 => Fix32u_to_FP32_N76,
      I2 => Fix32u_to_FP32_N751,
      I3 => Fix32u_to_FP32_N104,
      O => Fix32u_to_FP32_N163
    );
  Fix32u_to_FP32_arg_int_cmp_eq00531 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => Fix32u_to_FP32_N89,
      I1 => Fix32u_to_FP32_N104,
      I2 => Fix32u_to_FP32_N76,
      I3 => Fix32u_to_FP32_N751,
      O => Fix32u_to_FP32_N162
    );
  Fix32u_to_FP32_arg_int_cmp_eq00561 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => Fix32u_to_FP32_N87,
      I1 => Fix32u_to_FP32_N76,
      I2 => Fix32u_to_FP32_N751,
      I3 => Fix32u_to_FP32_N104,
      O => Fix32u_to_FP32_N161
    );
  Fix32u_to_FP32_arg_int_cmp_eq00571 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => Fix32u_to_FP32_N87,
      I1 => Fix32u_to_FP32_N104,
      I2 => Fix32u_to_FP32_N76,
      I3 => Fix32u_to_FP32_N751,
      O => Fix32u_to_FP32_N160
    );
  Fix32u_to_FP32_arg_int_cmp_eq00091 : LUT4
    generic map(
      INIT => X"0110"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N76,
      I2 => Fix32u_to_FP32_N104,
      I3 => Fix32u_to_FP32_N751,
      O => Fix32u_to_FP32_N159
    );
  Fix32u_to_FP32_result0_10_mux000011 : LUT4
    generic map(
      INIT => X"1050"
    )
    port map (
      I0 => Fix32u_to_FP32_N375,
      I1 => Fix32u_to_FP32_N376,
      I2 => Fix32u_to_FP32_N379,
      I3 => Fix32u_to_FP32_N52,
      O => Fix32u_to_FP32_N389
    );
  Fix32u_to_FP32_result0_1_mux000011 : LUT3
    generic map(
      INIT => X"15"
    )
    port map (
      I0 => Fix32u_to_FP32_N379,
      I1 => Fix32u_to_FP32_N376,
      I2 => Fix32u_to_FP32_N52,
      O => Fix32u_to_FP32_N391
    );
  Fix32u_to_FP32_arg_int_mux0001_1_186 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N701,
      I2 => RX_MOSI_DATA(5),
      O => Fix32u_to_FP32_N98
    );
  Fix32u_to_FP32_argb2_mux0000_1_59 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(12),
      I2 => RX_MOSI_DATA(11),
      I3 => Fix32u_to_FP32_N725,
      O => Fix32u_to_FP32_N40
    );
  Fix32u_to_FP32_argb2_mux0000_1_59_SW0 : LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(9),
      I2 => RX_MOSI_DATA(8),
      I3 => Fix32u_to_FP32_N32,
      O => Fix32u_to_FP32_N725
    );
  Fix32u_to_FP32_arg_int_cmp_eq002411 : LUT4
    generic map(
      INIT => X"5666"
    )
    port map (
      I0 => Fix32u_to_FP32_N751,
      I1 => Fix32u_to_FP32_N34,
      I2 => Fix32u_to_FP32_N681,
      I3 => Fix32u_to_FP32_N652,
      O => Fix32u_to_FP32_N113
    );
  Fix32u_to_FP32_result2_mux00011321 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(21),
      I1 => Fix32u_to_FP32_N29,
      I2 => RX_MOSI_DATA(20),
      I3 => RX_MOSI_DATA(17),
      O => Fix32u_to_FP32_N471
    );
  Fix32u_to_FP32_arg_int_mux0001_1_31 : LUT3
    generic map(
      INIT => X"01"
    )
    port map (
      I0 => Fix32u_to_FP32_N76,
      I1 => Fix32u_to_FP32_N662,
      I2 => Fix32u_to_FP32_N701,
      O => Fix32u_to_FP32_N90
    );
  Fix32u_to_FP32_arg_int_mux0001_1_1121 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => Fix32u_to_FP32_N51,
      I1 => Fix32u_to_FP32_N662,
      I2 => Fix32u_to_FP32_N591,
      I3 => Fix32u_to_FP32_N52,
      O => Fix32u_to_FP32_N81
    );
  Fix32u_to_FP32_arg_int_mux0001_1_1141 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => Fix32u_to_FP32_N81,
      I1 => Fix32u_to_FP32_N681,
      I2 => Fix32u_to_FP32_N652,
      I3 => Fix32u_to_FP32_N34,
      O => Fix32u_to_FP32_N89
    );
  Fix32u_to_FP32_argb2_mux0000_2_26 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(10),
      I2 => Fix32u_to_FP32_N38,
      I3 => Fix32u_to_FP32_N723,
      O => Fix32u_to_FP32_N532
    );
  Fix32u_to_FP32_argb2_mux0000_2_26_SW0 : LUT4
    generic map(
      INIT => X"3332"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => Fix32u_to_FP32_N441,
      I2 => RX_MOSI_DATA(0),
      I3 => Fix32u_to_FP32_N251,
      O => Fix32u_to_FP32_N723
    );
  Fix32u_to_FP32_argb2_or0000 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(0),
      I2 => Fix32u_to_FP32_N591,
      I3 => Fix32u_to_FP32_N721,
      O => Fix32u_to_FP32_N76
    );
  Fix32u_to_FP32_argb2_or0000_SW1 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N56,
      I1 => Fix32u_to_FP32_N51,
      I2 => Fix32u_to_FP32_N441,
      I3 => Fix32u_to_FP32_N251,
      O => Fix32u_to_FP32_N721
    );
  Fix32u_to_FP32_result2_mux000111011 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N441,
      I1 => RX_MOSI_DATA(3),
      I2 => RX_MOSI_DATA(8),
      I3 => RX_MOSI_DATA(9),
      O => Fix32u_to_FP32_N1101
    );
  Fix32u_to_FP32_result2_mux0001171 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(8),
      I2 => RX_MOSI_DATA(7),
      I3 => Fix32u_to_FP32_N719,
      O => Fix32u_to_FP32_N127
    );
  Fix32u_to_FP32_result2_mux0001171_SW1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(11),
      I2 => RX_MOSI_DATA(10),
      O => Fix32u_to_FP32_N719
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_lut_0_Q : LUT3
    generic map(
      INIT => X"7F"
    )
    port map (
      I0 => Fix32u_to_FP32_N140,
      I1 => Fix32u_to_FP32_N90,
      I2 => RX_MOSI_DATA(14),
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"7FFF"
    )
    port map (
      I0 => Fix32u_to_FP32_N137,
      I1 => Fix32u_to_FP32_N771,
      I2 => Fix32u_to_FP32_N80,
      I3 => RX_MOSI_DATA(17),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(1)
    );
  Fix32u_to_FP32_result2_mux0001242_SW0 : LUT4
    generic map(
      INIT => X"FBEA"
    )
    port map (
      I0 => Fix32u_to_FP32_N471,
      I1 => Fix32u_to_FP32_N104,
      I2 => RX_MOSI_DATA(22),
      I3 => RX_MOSI_DATA(14),
      O => Fix32u_to_FP32_N716
    );
  Fix32u_to_FP32_arg_int_mux0001_1_223 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => Fix32u_to_FP32_N81,
      I2 => Fix32u_to_FP32_N771,
      I3 => Fix32u_to_FP32_N120,
      O => Fix32u_to_FP32_N128
    );
  Fix32u_to_FP32_arg_int_mux0001_1_122 : LUT4
    generic map(
      INIT => X"0F08"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => Fix32u_to_FP32_N81,
      I2 => Fix32u_to_FP32_N771,
      I3 => Fix32u_to_FP32_N96,
      O => Fix32u_to_FP32_N106
    );
  Fix32u_to_FP32_result2_mux0001665 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => Fix32u_to_FP32_N257,
      I1 => Fix32u_to_FP32_N771,
      I2 => RX_MOSI_DATA(17),
      I3 => RX_MOSI_DATA(21),
      O => Fix32u_to_FP32_N341
    );
  Fix32u_to_FP32_arg_int_mux0001_1_322 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => Fix32u_to_FP32_N701,
      I1 => Fix32u_to_FP32_N662,
      I2 => RX_MOSI_DATA(15),
      I3 => RX_MOSI_DATA(23),
      O => Fix32u_to_FP32_N99
    );
  Fix32u_to_FP32_arg_int_mux0001_1_213 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => Fix32u_to_FP32_N701,
      I1 => Fix32u_to_FP32_N662,
      I2 => RX_MOSI_DATA(17),
      I3 => RX_MOSI_DATA(25),
      O => Fix32u_to_FP32_N120
    );
  Fix32u_to_FP32_arg_int_mux0001_1_185 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => Fix32u_to_FP32_N701,
      I1 => Fix32u_to_FP32_N662,
      I2 => RX_MOSI_DATA(21),
      I3 => RX_MOSI_DATA(29),
      O => Fix32u_to_FP32_N97
    );
  Fix32u_to_FP32_arg_int_mux0001_1_112 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => Fix32u_to_FP32_N701,
      I1 => Fix32u_to_FP32_N662,
      I2 => RX_MOSI_DATA(16),
      I3 => RX_MOSI_DATA(24),
      O => Fix32u_to_FP32_N96
    );
  Fix32u_to_FP32_result0_2_mux0000_SW1 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => Fix32u_to_FP32_N751,
      I1 => Fix32u_to_FP32_N394,
      I2 => Fix32u_to_FP32_N384,
      I3 => Fix32u_to_FP32_N380,
      O => Fix32u_to_FP32_N402
    );
  Fix32u_to_FP32_arg_int_cmp_eq002311 : LUT3
    generic map(
      INIT => X"42"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N104,
      I2 => Fix32u_to_FP32_N751,
      O => Fix32u_to_FP32_N189
    );
  Fix32u_to_FP32_result2_mux00019 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Fix32u_to_FP32_N190,
      I1 => Fix32u_to_FP32_N133,
      I2 => Fix32u_to_FP32_N181,
      O => Fix32u_to_FP32_N308
    );
  Fix32u_to_FP32_result2_mux0001616 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Fix32u_to_FP32_N268,
      I1 => Fix32u_to_FP32_N712,
      I2 => RX_MOSI_DATA(7),
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_N289
    );
  Fix32u_to_FP32_result2_mux0001616_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => Fix32u_to_FP32_N185,
      O => Fix32u_to_FP32_N712
    );
  Fix32u_to_FP32_result2_mux0001581 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Fix32u_to_FP32_N265,
      I1 => Fix32u_to_FP32_N710,
      I2 => RX_MOSI_DATA(20),
      I3 => Fix32u_to_FP32_N181,
      O => Fix32u_to_FP32_N288
    );
  Fix32u_to_FP32_result2_mux0001581_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N135,
      I1 => RX_MOSI_DATA(10),
      I2 => Fix32u_to_FP32_N134,
      I3 => RX_MOSI_DATA(18),
      O => Fix32u_to_FP32_N710
    );
  Fix32u_to_FP32_result2_mux0001514 : LUT4
    generic map(
      INIT => X"FCA8"
    )
    port map (
      I0 => RX_MOSI_DATA(14),
      I1 => Fix32u_to_FP32_N257,
      I2 => Fix32u_to_FP32_N708,
      I3 => RX_MOSI_DATA(13),
      O => Fix32u_to_FP32_N340
    );
  Fix32u_to_FP32_result2_mux0001514_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Fix32u_to_FP32_N253,
      I1 => Fix32u_to_FP32_N181,
      I2 => Fix32u_to_FP32_N134,
      O => Fix32u_to_FP32_N708
    );
  Fix32u_to_FP32_result2_mux0001314 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => Fix32u_to_FP32_N441,
      I1 => Fix32u_to_FP32_N2511,
      I2 => Fix32u_to_FP32_N132,
      I3 => Fix32u_to_FP32_N704,
      O => Fix32u_to_FP32_N338
    );
  Fix32u_to_FP32_result2_mux0001314_SW0 : LUT4
    generic map(
      INIT => X"F020"
    )
    port map (
      I0 => Fix32u_to_FP32_N189,
      I1 => Fix32u_to_FP32_N76,
      I2 => Fix32u_to_FP32_N150,
      I3 => Fix32u_to_FP32_N159,
      O => Fix32u_to_FP32_N704
    );
  Fix32u_to_FP32_result2_mux000147 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => Fix32u_to_FP32_N159,
      I1 => RX_MOSI_DATA(25),
      I2 => RX_MOSI_DATA(26),
      I3 => RX_MOSI_DATA(31),
      O => Fix32u_to_FP32_N212
    );
  Fix32u_to_FP32_argb2_mux0000_0_438 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => Fix32u_to_FP32_N86,
      I1 => RX_MOSI_DATA(30),
      I2 => RX_MOSI_DATA(31),
      O => Fix32u_to_FP32_N104
    );
  Fix32u_to_FP32_argb2_mux0000_0_404 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => RX_MOSI_DATA(27),
      I1 => RX_MOSI_DATA(28),
      I2 => Fix32u_to_FP32_N702,
      I3 => RX_MOSI_DATA(29),
      O => Fix32u_to_FP32_N86
    );
  Fix32u_to_FP32_argb2_mux0000_0_404_SW0 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => RX_MOSI_DATA(25),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N672,
      O => Fix32u_to_FP32_N702
    );
  Fix32u_to_FP32_arg_int_mux0001_2_235 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N2811,
      I1 => Fix32u_to_FP32_N280,
      I2 => Fix32u_to_FP32_N242,
      I3 => Fix32u_to_FP32_N700,
      O => Fix32u_to_FP32_N3311
    );
  Fix32u_to_FP32_arg_int_mux0001_2_235_SW0 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Fix32u_to_FP32_N241,
      I1 => Fix32u_to_FP32_N240,
      I2 => Fix32u_to_FP32_N239,
      O => Fix32u_to_FP32_N700
    );
  Fix32u_to_FP32_arg_int_mux0001_3_160 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Fix32u_to_FP32_N227,
      I1 => Fix32u_to_FP32_N698,
      I2 => RX_MOSI_DATA(14),
      I3 => Fix32u_to_FP32_N169,
      O => Fix32u_to_FP32_N284
    );
  Fix32u_to_FP32_arg_int_mux0001_3_160_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => Fix32u_to_FP32_N168,
      O => Fix32u_to_FP32_N698
    );
  Fix32u_to_FP32_arg_int_mux0001_3_143 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Fix32u_to_FP32_N224,
      I1 => Fix32u_to_FP32_N696,
      I2 => RX_MOSI_DATA(18),
      I3 => Fix32u_to_FP32_N176,
      O => Fix32u_to_FP32_N283
    );
  Fix32u_to_FP32_arg_int_mux0001_3_143_SW0 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => RX_MOSI_DATA(17),
      I1 => Fix32u_to_FP32_N171,
      O => Fix32u_to_FP32_N696
    );
  Fix32u_to_FP32_arg_int_mux0001_3_112 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Fix32u_to_FP32_N221,
      I1 => Fix32u_to_FP32_N694,
      I2 => RX_MOSI_DATA(5),
      I3 => Fix32u_to_FP32_N232,
      O => Fix32u_to_FP32_N329
    );
  Fix32u_to_FP32_arg_int_mux0001_3_112_SW0 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => Fix32u_to_FP32_N220,
      I1 => RX_MOSI_DATA(13),
      I2 => Fix32u_to_FP32_N211,
      O => Fix32u_to_FP32_N694
    );
  Fix32u_to_FP32_arg_int_mux0001_1_128 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Fix32u_to_FP32_N106,
      I1 => Fix32u_to_FP32_N692,
      I2 => RX_MOSI_DATA(12),
      I3 => Fix32u_to_FP32_N89,
      O => Fix32u_to_FP32_N124
    );
  Fix32u_to_FP32_arg_int_mux0001_1_53 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Fix32u_to_FP32_N105,
      I1 => Fix32u_to_FP32_N688,
      I2 => RX_MOSI_DATA(14),
      I3 => Fix32u_to_FP32_N89,
      O => Fix32u_to_FP32_N123
    );
  Fix32u_to_FP32_argb2_mux0000_1_102 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => RX_MOSI_DATA(19),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N684,
      I3 => RX_MOSI_DATA(18),
      O => Fix32u_to_FP32_N50
    );
  Fix32u_to_FP32_argb2_mux0000_1_102_SW0 : LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => RX_MOSI_DATA(16),
      I1 => RX_MOSI_DATA(15),
      I2 => RX_MOSI_DATA(14),
      I3 => Fix32u_to_FP32_N40,
      O => Fix32u_to_FP32_N684
    );
  Fix32u_to_FP32_argb2_mux0000_1_25 : LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => Fix32u_to_FP32_N27,
      I1 => RX_MOSI_DATA(5),
      I2 => RX_MOSI_DATA(4),
      I3 => Fix32u_to_FP32_N682,
      O => Fix32u_to_FP32_N32
    );
  Fix32u_to_FP32_argb2_mux0000_1_25_SW0 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(1),
      I2 => RX_MOSI_DATA(0),
      I3 => RX_MOSI_DATA(2),
      O => Fix32u_to_FP32_N682
    );
  Fix32u_to_FP32_result2_mux0001138_SW0 : LUT4
    generic map(
      INIT => X"EAC8"
    )
    port map (
      I0 => Fix32u_to_FP32_N180,
      I1 => RX_MOSI_DATA(0),
      I2 => Fix32u_to_FP32_N179,
      I3 => RX_MOSI_DATA(1),
      O => Fix32u_to_FP32_N680
    );
  Fix32u_to_FP32_exp4_mux0000_0_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix32u_to_FP32_fp_data4_slv_23_BRB2_1163,
      I1 => Fix32u_to_FP32_fp_data4_slv_23_BRB0_1162,
      I2 => Fix32u_to_FP32_fp_data4_slv_23_BRB3_1164,
      O => TX_MOSI_DATA(23)
    );
  Fix32u_to_FP32_exp4_mux0000_1_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix32u_to_FP32_fp_data4_slv_24_BRB0_1165,
      I1 => Fix32u_to_FP32_fp_data4_slv_23_BRB0_1162,
      I2 => Fix32u_to_FP32_fp_data4_slv_23_BRB3_1164,
      O => TX_MOSI_DATA(24)
    );
  Fix32u_to_FP32_exp4_mux0000_2_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix32u_to_FP32_fp_data4_slv_25_BRB0_1166,
      I1 => Fix32u_to_FP32_fp_data4_slv_23_BRB0_1162,
      I2 => Fix32u_to_FP32_fp_data4_slv_23_BRB3_1164,
      O => TX_MOSI_DATA(25)
    );
  Fix32u_to_FP32_exp4_mux0000_3_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix32u_to_FP32_fp_data4_slv_26_BRB0_1167,
      I1 => Fix32u_to_FP32_fp_data4_slv_23_BRB0_1162,
      I2 => Fix32u_to_FP32_fp_data4_slv_23_BRB3_1164,
      O => TX_MOSI_DATA(26)
    );
  Fix32u_to_FP32_exp4_mux0000_4_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix32u_to_FP32_fp_data4_slv_27_BRB0_1168,
      I1 => Fix32u_to_FP32_fp_data4_slv_23_BRB0_1162,
      I2 => Fix32u_to_FP32_fp_data4_slv_23_BRB3_1164,
      O => TX_MOSI_DATA(27)
    );
  Fix32u_to_FP32_exp4_mux0000_5_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix32u_to_FP32_fp_data4_slv_28_BRB0_1169,
      I1 => Fix32u_to_FP32_fp_data4_slv_23_BRB0_1162,
      I2 => Fix32u_to_FP32_fp_data4_slv_23_BRB3_1164,
      O => TX_MOSI_DATA(28)
    );
  Fix32u_to_FP32_exp4_mux0000_6_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix32u_to_FP32_fp_data4_slv_29_BRB0_1170,
      I1 => Fix32u_to_FP32_fp_data4_slv_23_BRB0_1162,
      I2 => Fix32u_to_FP32_fp_data4_slv_23_BRB3_1164,
      O => TX_MOSI_DATA(29)
    );
  Fix32u_to_FP32_exp4_mux0000_7_1 : LUT3
    generic map(
      INIT => X"32"
    )
    port map (
      I0 => Fix32u_to_FP32_fp_data4_slv_30_BRB0_1171,
      I1 => Fix32u_to_FP32_fp_data4_slv_23_BRB0_1162,
      I2 => Fix32u_to_FP32_fp_data4_slv_23_BRB3_1164,
      O => TX_MOSI_DATA(30)
    );
  Fix32u_to_FP32_result2_mux0001633 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Fix32u_to_FP32_N271,
      I1 => Fix32u_to_FP32_N678,
      I2 => RX_MOSI_DATA(3),
      I3 => Fix32u_to_FP32_N182,
      O => Fix32u_to_FP32_N335
    );
  Fix32u_to_FP32_result2_mux0001633_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => Fix32u_to_FP32_N180,
      I2 => RX_MOSI_DATA(1),
      I3 => Fix32u_to_FP32_N179,
      O => Fix32u_to_FP32_N678
    );
  Fix32u_to_FP32_arg_int_mux0001_2_213 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Fix32u_to_FP32_N157,
      I1 => Fix32u_to_FP32_N676,
      I2 => RX_MOSI_DATA(9),
      I3 => Fix32u_to_FP32_N166,
      O => Fix32u_to_FP32_N2811
    );
  Fix32u_to_FP32_arg_int_mux0001_2_213_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N177,
      I1 => RX_MOSI_DATA(30),
      I2 => Fix32u_to_FP32_N161,
      I3 => RX_MOSI_DATA(8),
      O => Fix32u_to_FP32_N676
    );
  Fix32u_to_FP32_arg_int_mux0001_2_150 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Fix32u_to_FP32_N246,
      I1 => Fix32u_to_FP32_N674,
      I2 => RX_MOSI_DATA(7),
      I3 => Fix32u_to_FP32_N160,
      O => Fix32u_to_FP32_N280
    );
  Fix32u_to_FP32_arg_int_mux0001_2_150_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => Fix32u_to_FP32_N173,
      I2 => RX_MOSI_DATA(4),
      I3 => Fix32u_to_FP32_N165,
      O => Fix32u_to_FP32_N674
    );
  Fix32u_to_FP32_arg_int_mux0001_1_199 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => Fix32u_to_FP32_N98,
      I1 => Fix32u_to_FP32_N771,
      I2 => Fix32u_to_FP32_N97,
      I3 => Fix32u_to_FP32_N6721,
      O => Fix32u_to_FP32_N125
    );
  Fix32u_to_FP32_arg_int_mux0001_1_199_SW0 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N89,
      I1 => RX_MOSI_DATA(13),
      I2 => Fix32u_to_FP32_N88,
      I3 => RX_MOSI_DATA(1),
      O => Fix32u_to_FP32_N6721
    );
  Fix32u_to_FP32_argb2_mux0000_1_192 : LUT4
    generic map(
      INIT => X"FFAB"
    )
    port map (
      I0 => RX_MOSI_DATA(31),
      I1 => RX_MOSI_DATA(29),
      I2 => Fix32u_to_FP32_N670,
      I3 => RX_MOSI_DATA(30),
      O => Fix32u_to_FP32_N751
    );
  Fix32u_to_FP32_argb2_mux0000_1_192_SW0 : LUT4
    generic map(
      INIT => X"AAAB"
    )
    port map (
      I0 => RX_MOSI_DATA(28),
      I1 => RX_MOSI_DATA(27),
      I2 => RX_MOSI_DATA(26),
      I3 => Fix32u_to_FP32_N641,
      O => Fix32u_to_FP32_N670
    );
  Fix32u_to_FP32_argb2_mux0000_1_149 : LUT4
    generic map(
      INIT => X"1110"
    )
    port map (
      I0 => RX_MOSI_DATA(25),
      I1 => RX_MOSI_DATA(24),
      I2 => RX_MOSI_DATA(23),
      I3 => Fix32u_to_FP32_N668,
      O => Fix32u_to_FP32_N641
    );
  Fix32u_to_FP32_argb2_mux0000_1_149_SW0 : LUT4
    generic map(
      INIT => X"ABAA"
    )
    port map (
      I0 => RX_MOSI_DATA(22),
      I1 => RX_MOSI_DATA(21),
      I2 => RX_MOSI_DATA(20),
      I3 => Fix32u_to_FP32_N50,
      O => Fix32u_to_FP32_N668
    );
  Fix32u_to_FP32_stage3_dval_BRB0 : FDPE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_stage2_dval_BRB0_1317,
      PRE => ARESET,
      Q => Fix32u_to_FP32_stage3_dval_BRB0_1319
    );
  Fix32u_to_FP32_stage2_dval_BRB0 : FDPE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_stage1_dval_BRB0_1316,
      PRE => ARESET,
      Q => Fix32u_to_FP32_stage2_dval_BRB0_1317
    );
  Fix32u_to_FP32_fp_data4_slv_30_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_exp3_full_7_BRB0_1152,
      Q => Fix32u_to_FP32_fp_data4_slv_30_BRB0_1171
    );
  Fix32u_to_FP32_fp_data4_slv_29_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_exp3_full_6_BRB0_1151,
      Q => Fix32u_to_FP32_fp_data4_slv_29_BRB0_1170
    );
  Fix32u_to_FP32_fp_data4_slv_28_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_exp3_full_5_BRB0_1150,
      Q => Fix32u_to_FP32_fp_data4_slv_28_BRB0_1169
    );
  Fix32u_to_FP32_fp_data4_slv_27_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_exp3_full_4_BRB0_1149,
      Q => Fix32u_to_FP32_fp_data4_slv_27_BRB0_1168
    );
  Fix32u_to_FP32_fp_data4_slv_26_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_exp3_full_3_BRB0_1148,
      Q => Fix32u_to_FP32_fp_data4_slv_26_BRB0_1167
    );
  Fix32u_to_FP32_fp_data4_slv_25_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_exp3_full_2_BRB0_1147,
      Q => Fix32u_to_FP32_fp_data4_slv_25_BRB0_1166
    );
  Fix32u_to_FP32_fp_data4_slv_24_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_exp3_full_1_BRB0_1146,
      Q => Fix32u_to_FP32_fp_data4_slv_24_BRB0_1165
    );
  Fix32u_to_FP32_fp_data4_slv_23_BRB3 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_exp3_full_0_BRB1_1145,
      Q => Fix32u_to_FP32_fp_data4_slv_23_BRB3_1164
    );
  Fix32u_to_FP32_fp_data4_slv_23_BRB2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_exp3_full_0_BRB0_1144,
      Q => Fix32u_to_FP32_fp_data4_slv_23_BRB2_1163
    );
  Fix32u_to_FP32_stage1_dval_BRB0 : FDPE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => NlwRenamedSignal_RX_MISO_AFULL,
      PRE => ARESET,
      Q => Fix32u_to_FP32_stage1_dval_BRB0_1316
    );
  Fix32u_to_FP32_exp3_full_7_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_lcl_sum_add0000(7),
      Q => Fix32u_to_FP32_exp3_full_7_BRB0_1152
    );
  Fix32u_to_FP32_exp3_full_6_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_lcl_sum_add0000(6),
      Q => Fix32u_to_FP32_exp3_full_6_BRB0_1151
    );
  Fix32u_to_FP32_exp3_full_5_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_lcl_sum_add0000(5),
      Q => Fix32u_to_FP32_exp3_full_5_BRB0_1150
    );
  Fix32u_to_FP32_exp3_full_4_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_lcl_sum_add0000(4),
      Q => Fix32u_to_FP32_exp3_full_4_BRB0_1149
    );
  Fix32u_to_FP32_exp3_full_3_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_lcl_sum_add0000(3),
      Q => Fix32u_to_FP32_exp3_full_3_BRB0_1148
    );
  Fix32u_to_FP32_exp3_full_2_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_lcl_sum_add0000(2),
      Q => Fix32u_to_FP32_exp3_full_2_BRB0_1147
    );
  Fix32u_to_FP32_exp3_full_1_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_lcl_sum_add0000(1),
      Q => Fix32u_to_FP32_exp3_full_1_BRB0_1146
    );
  Fix32u_to_FP32_exp3_full_0_BRB1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_lcl_sum_add0000(8),
      Q => Fix32u_to_FP32_exp3_full_0_BRB1_1145
    );
  Fix32u_to_FP32_exp3_full_0_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_lcl_sum_add0000(0),
      Q => Fix32u_to_FP32_exp3_full_0_BRB0_1144
    );
  Fix32u_to_FP32_fp_data4_slv_23_BRB0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_exp3_full(8),
      Q => Fix32u_to_FP32_fp_data4_slv_23_BRB0_1162
    );
  Fix32u_to_FP32_hold_dval_and00001 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => TX_MISO_BUSY,
      I1 => Fix32u_to_FP32_stage4_dval_1323,
      I2 => Fix32u_to_FP32_ce_reg_1142,
      I3 => Fix32u_to_FP32_hold_dval_1243,
      O => Fix32u_to_FP32_hold_dval_and0000
    );
  Fix32u_to_FP32_result0_3_mux0000_SW0_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N403,
      Q => Fix32u_to_FP32_result0_3_mux0000_SW0_FRB_1264
    );
  Fix32u_to_FP32_result0_2_mux0000_SW1_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N402,
      Q => Fix32u_to_FP32_result0_2_mux0000_SW1_FRB_1262
    );
  Fix32u_to_FP32_result0_5_mux00000_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N400,
      Q => Fix32u_to_FP32_result0_5_mux00000_FRB_1269
    );
  Fix32u_to_FP32_result0_5_mux0000221_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N399,
      Q => Fix32u_to_FP32_result0_5_mux0000221_FRB_1271
    );
  Fix32u_to_FP32_result0_4_mux000057_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N398,
      Q => Fix32u_to_FP32_result0_4_mux000057_FRB_1267
    );
  Fix32u_to_FP32_result0_3_mux0000_SW1_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N396,
      Q => Fix32u_to_FP32_result0_3_mux0000_SW1_FRB_1265
    );
  Fix32u_to_FP32_result0_5_mux0000212_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N394,
      Q => Fix32u_to_FP32_result0_5_mux0000212_FRB_1270
    );
  Fix32u_to_FP32_result0_5_mux0000311_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N393,
      Q => Fix32u_to_FP32_result0_5_mux0000311_FRB_1273
    );
  Fix32u_to_FP32_result0_7_mux0000_SW0_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N392,
      Q => Fix32u_to_FP32_result0_7_mux0000_SW0_FRB_1276
    );
  Fix32u_to_FP32_result0_1_mux000011_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N391,
      Q => Fix32u_to_FP32_result0_1_mux000011_FRB_1259
    );
  Fix32u_to_FP32_result0_10_mux000011_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N389,
      Q => Fix32u_to_FP32_result0_10_mux000011_FRB_1255
    );
  Fix32u_to_FP32_result0_1_mux000021_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N385,
      Q => Fix32u_to_FP32_result0_1_mux000021_FRB_1260
    );
  Fix32u_to_FP32_result0_5_mux0000222_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N384,
      Q => Fix32u_to_FP32_result0_5_mux0000222_FRB_1272
    );
  Fix32u_to_FP32_result0_19_cmp_eq000051_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N380,
      Q => Fix32u_to_FP32_result0_19_cmp_eq000051_FRB_1256
    );
  Fix32u_to_FP32_rfract_addsub0000_22_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N365,
      Q => Fix32u_to_FP32_rfract_addsub0000_22_FRB_1306
    );
  Fix32u_to_FP32_rfract_addsub0000_21_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N363,
      Q => Fix32u_to_FP32_rfract_addsub0000_21_FRB_1305
    );
  Fix32u_to_FP32_rfract_addsub0000_20_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N362,
      Q => Fix32u_to_FP32_rfract_addsub0000_20_FRB_1304
    );
  Fix32u_to_FP32_rfract_addsub0000_19_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N361,
      Q => Fix32u_to_FP32_rfract_addsub0000_19_FRB_1302
    );
  Fix32u_to_FP32_rfract_addsub0000_18_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N360,
      Q => Fix32u_to_FP32_rfract_addsub0000_18_FRB_1301
    );
  Fix32u_to_FP32_rfract_addsub0000_17_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N359,
      Q => Fix32u_to_FP32_rfract_addsub0000_17_FRB_1300
    );
  Fix32u_to_FP32_rfract_addsub0000_16_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N358,
      Q => Fix32u_to_FP32_rfract_addsub0000_16_FRB_1299
    );
  Fix32u_to_FP32_rfract_addsub0000_15_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N357,
      Q => Fix32u_to_FP32_rfract_addsub0000_15_FRB_1298
    );
  Fix32u_to_FP32_rfract_addsub0000_14_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N356,
      Q => Fix32u_to_FP32_rfract_addsub0000_14_FRB_1297
    );
  Fix32u_to_FP32_rfract_addsub0000_13_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N355,
      Q => Fix32u_to_FP32_rfract_addsub0000_13_FRB_1296
    );
  Fix32u_to_FP32_rfract_addsub0000_12_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N354,
      Q => Fix32u_to_FP32_rfract_addsub0000_12_FRB_1295
    );
  Fix32u_to_FP32_rfract_addsub0000_11_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N353,
      Q => Fix32u_to_FP32_rfract_addsub0000_11_FRB_1294
    );
  Fix32u_to_FP32_rfract_addsub0000_10_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N352,
      Q => Fix32u_to_FP32_rfract_addsub0000_10_FRB_1293
    );
  Fix32u_to_FP32_rfract_addsub0000_9_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N351,
      Q => Fix32u_to_FP32_rfract_addsub0000_9_FRB_1314
    );
  Fix32u_to_FP32_rfract_addsub0000_8_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N350,
      Q => Fix32u_to_FP32_rfract_addsub0000_8_FRB_1313
    );
  Fix32u_to_FP32_rfract_addsub0000_7_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N349,
      Q => Fix32u_to_FP32_rfract_addsub0000_7_FRB_1312
    );
  Fix32u_to_FP32_rfract_addsub0000_6_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N348,
      Q => Fix32u_to_FP32_rfract_addsub0000_6_FRB_1311
    );
  Fix32u_to_FP32_rfract_addsub0000_5_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N347,
      Q => Fix32u_to_FP32_rfract_addsub0000_5_FRB_1310
    );
  Fix32u_to_FP32_rfract_addsub0000_4_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N346,
      Q => Fix32u_to_FP32_rfract_addsub0000_4_FRB_1309
    );
  Fix32u_to_FP32_rfract_addsub0000_3_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N345,
      Q => Fix32u_to_FP32_rfract_addsub0000_3_FRB_1308
    );
  Fix32u_to_FP32_rfract_addsub0000_2_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N344,
      Q => Fix32u_to_FP32_rfract_addsub0000_2_FRB_1307
    );
  Fix32u_to_FP32_rfract_addsub0000_1_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N343,
      Q => Fix32u_to_FP32_rfract_addsub0000_1_FRB_1303
    );
  Fix32u_to_FP32_rfract_addsub0000_0_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N342,
      Q => Fix32u_to_FP32_rfract_addsub0000_0_FRB_1292
    );
  Fix32u_to_FP32_argb2_mux0000_0_438_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N104,
      Q => Fix32u_to_FP32_argb2_mux0000_0_438_FRB_1137
    );
  Fix32u_to_FP32_arg_int_mux0001_1_1111_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N88,
      Q => Fix32u_to_FP32_arg_int_mux0001_1_1111_FRB_835
    );
  Fix32u_to_FP32_argb2_mux0000_2_79_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N771,
      Q => Fix32u_to_FP32_argb2_mux0000_2_79_FRB_1139
    );
  Fix32u_to_FP32_argb2_or0000_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N76,
      Q => Fix32u_to_FP32_argb2_or0000_FRB_1141
    );
  Fix32u_to_FP32_argb2_mux0000_1_192_FRB : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_N751,
      Q => Fix32u_to_FP32_argb2_mux0000_1_192_FRB_1138
    );
  Fix32u_to_FP32_arg_int_mux0001_1_4171 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => Fix32u_to_FP32_N216,
      I1 => Fix32u_to_FP32_N1411,
      I2 => Fix32u_to_FP32_N205,
      I3 => Fix32u_to_FP32_N76,
      O => Fix32u_to_FP32_arg_int_mux0001_1_417_836
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_xor_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => RX_EXP(7),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_xor_9_rt_20
    );
  Fix32u_to_FP32_arg_int_mux0001_2_2461 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N290,
      I1 => Fix32u_to_FP32_N303,
      I2 => Fix32u_to_FP32_N330,
      I3 => Fix32u_to_FP32_N3311,
      O => Fix32u_to_FP32_arg_int_mux0001_2_246_947
    );
  Fix32u_to_FP32_arg_int_mux0001_3_2351 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N278,
      I1 => Fix32u_to_FP32_N300,
      I2 => Fix32u_to_FP32_N329,
      I3 => Fix32u_to_FP32_N334,
      O => Fix32u_to_FP32_arg_int_mux0001_3_235_948
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_19_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N272,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_19_rt_41
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_18_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N277,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_18_rt_39
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_17_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N276,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_17_rt_37
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_16_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N275,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_16_rt_35
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_15_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N274,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_15_rt_33
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_14_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N273,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_14_rt_31
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N328,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_13_rt_29
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N326,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_12_rt_27
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_11_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N325,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_11_rt_25
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_10_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N324,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_10_rt_23
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_9_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N323,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_9_rt_60
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N327,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_8_rt_58
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_7_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N322,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_7_rt_56
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_6_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N320,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_6_rt_54
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_5_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N319,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_5_rt_52
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_4_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N317,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_4_rt_50
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_3_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N316,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_3_rt_48
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_2_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N315,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_2_rt_46
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_1_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Fix32u_to_FP32_N321,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_1_rt_43
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_cy_8_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => RX_EXP(7),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy_8_rt_11
    );
  Fix32u_to_FP32_result2_mux0001735 : LUT4
    generic map(
      INIT => X"AAA8"
    )
    port map (
      I0 => Fix32u_to_FP32_N378,
      I1 => Fix32u_to_FP32_N373,
      I2 => Fix32u_to_FP32_N372,
      I3 => Fix32u_to_FP32_N377,
      O => Fix32u_to_FP32_N379
    );
  Fix32u_to_FP32_result2_mux0001723 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Fix32u_to_FP32_N370,
      I1 => Fix32u_to_FP32_N341,
      I2 => Fix32u_to_FP32_N333,
      O => Fix32u_to_FP32_N378
    );
  Fix32u_to_FP32_result2_mux0001713 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N311,
      I1 => Fix32u_to_FP32_N312,
      I2 => Fix32u_to_FP32_N313,
      I3 => Fix32u_to_FP32_N314,
      O => Fix32u_to_FP32_N333
    );
  Fix32u_to_FP32_result2_mux0001703 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N255,
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N254,
      I3 => RX_MOSI_DATA(22),
      O => Fix32u_to_FP32_N314
    );
  Fix32u_to_FP32_result2_mux0001698 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N2511,
      I1 => RX_MOSI_DATA(9),
      I2 => Fix32u_to_FP32_N233,
      I3 => RX_MOSI_DATA(0),
      O => Fix32u_to_FP32_N313
    );
  Fix32u_to_FP32_result2_mux0001686 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N252,
      I1 => RX_MOSI_DATA(13),
      I2 => Fix32u_to_FP32_N250,
      I3 => RX_MOSI_DATA(11),
      O => Fix32u_to_FP32_N312
    );
  Fix32u_to_FP32_result2_mux0001681 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N253,
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N256,
      I3 => RX_MOSI_DATA(15),
      O => Fix32u_to_FP32_N311
    );
  Fix32u_to_FP32_result2_mux0001652 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N288,
      I1 => Fix32u_to_FP32_N310,
      I2 => Fix32u_to_FP32_N289,
      I3 => Fix32u_to_FP32_N335,
      O => Fix32u_to_FP32_N370
    );
  Fix32u_to_FP32_result2_mux0001628 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Fix32u_to_FP32_N190,
      I1 => RX_MOSI_DATA(24),
      O => Fix32u_to_FP32_N271
    );
  Fix32u_to_FP32_result2_mux0001614 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N184,
      I1 => RX_MOSI_DATA(5),
      I2 => Fix32u_to_FP32_N183,
      I3 => RX_MOSI_DATA(4),
      O => Fix32u_to_FP32_N268
    );
  Fix32u_to_FP32_result2_mux0001593 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N209,
      I1 => RX_MOSI_DATA(14),
      I2 => Fix32u_to_FP32_N177,
      I3 => RX_MOSI_DATA(8),
      O => Fix32u_to_FP32_N310
    );
  Fix32u_to_FP32_result2_mux0001579 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N188,
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N178,
      I3 => RX_MOSI_DATA(12),
      O => Fix32u_to_FP32_N265
    );
  Fix32u_to_FP32_result2_mux0001544 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N332,
      I1 => Fix32u_to_FP32_N337,
      I2 => Fix32u_to_FP32_N369,
      I3 => Fix32u_to_FP32_N374,
      O => Fix32u_to_FP32_N377
    );
  Fix32u_to_FP32_result2_mux0001520 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => Fix32u_to_FP32_N340,
      I1 => RX_MOSI_DATA(31),
      I2 => Fix32u_to_FP32_N339,
      O => Fix32u_to_FP32_N374
    );
  Fix32u_to_FP32_result2_mux0001340 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N294,
      I1 => Fix32u_to_FP32_N295,
      I2 => Fix32u_to_FP32_N296,
      I3 => Fix32u_to_FP32_N338,
      O => Fix32u_to_FP32_N369
    );
  Fix32u_to_FP32_result2_mux0001306 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(27),
      I1 => RX_MOSI_DATA(28),
      I2 => RX_MOSI_DATA(29),
      I3 => RX_MOSI_DATA(30),
      O => Fix32u_to_FP32_N150
    );
  Fix32u_to_FP32_result2_mux0001276 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Fix32u_to_FP32_N127,
      I1 => RX_MOSI_DATA(5),
      I2 => RX_MOSI_DATA(6),
      O => Fix32u_to_FP32_N197
    );
  Fix32u_to_FP32_result2_mux0001250 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Fix32u_to_FP32_N127,
      I1 => RX_MOSI_DATA(14),
      I2 => RX_MOSI_DATA(13),
      O => Fix32u_to_FP32_N196
    );
  Fix32u_to_FP32_result2_mux0001177 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N177,
      I1 => Fix32u_to_FP32_N148,
      I2 => Fix32u_to_FP32_N186,
      I3 => Fix32u_to_FP32_N149,
      O => Fix32u_to_FP32_N208
    );
  Fix32u_to_FP32_result2_mux0001170 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N282,
      I1 => RX_MOSI_DATA(6),
      I2 => RX_MOSI_DATA(4),
      I3 => RX_MOSI_DATA(5),
      O => Fix32u_to_FP32_N149
    );
  Fix32u_to_FP32_result2_mux000193 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N190,
      I1 => Fix32u_to_FP32_N591,
      I2 => Fix32u_to_FP32_N181,
      I3 => Fix32u_to_FP32_N131,
      O => Fix32u_to_FP32_N207
    );
  Fix32u_to_FP32_result2_mux000167 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Fix32u_to_FP32_N155,
      I1 => Fix32u_to_FP32_N212,
      I2 => Fix32u_to_FP32_N209,
      I3 => Fix32u_to_FP32_N192,
      O => Fix32u_to_FP32_N285
    );
  Fix32u_to_FP32_result2_mux000161 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Fix32u_to_FP32_N127,
      I1 => RX_MOSI_DATA(6),
      I2 => RX_MOSI_DATA(13),
      O => Fix32u_to_FP32_N192
    );
  Fix32u_to_FP32_result2_mux00015 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => Fix32u_to_FP32_N336,
      I2 => RX_MOSI_DATA(12),
      I3 => Fix32u_to_FP32_N318,
      O => Fix32u_to_FP32_N373
    );
  Fix32u_to_FP32_result0_4_mux0000114 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      I1 => Fix32u_to_FP32_result0_19_cmp_eq000051_FRB_1256,
      I2 => Fix32u_to_FP32_result0_4_mux000057_FRB_1267,
      I3 => Fix32u_to_FP32_result0_5_mux00000_FRB_1269,
      O => Fix32u_to_FP32_result0_4_mux0000
    );
  Fix32u_to_FP32_result0_4_mux000057 : LUT4
    generic map(
      INIT => X"CC8C"
    )
    port map (
      I0 => Fix32u_to_FP32_N387,
      I1 => Fix32u_to_FP32_N701,
      I2 => Fix32u_to_FP32_N394,
      I3 => Fix32u_to_FP32_N397,
      O => Fix32u_to_FP32_N398
    );
  Fix32u_to_FP32_result0_4_mux000024 : LUT4
    generic map(
      INIT => X"FE4E"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N662,
      I2 => Fix32u_to_FP32_N751,
      I3 => Fix32u_to_FP32_N384,
      O => Fix32u_to_FP32_N397
    );
  Fix32u_to_FP32_result0_3_mux0000 : LUT3
    generic map(
      INIT => X"27"
    )
    port map (
      I0 => Fix32u_to_FP32_argb2_mux0000_2_79_FRB_1139,
      I1 => Fix32u_to_FP32_result0_3_mux0000_SW1_FRB_1265,
      I2 => Fix32u_to_FP32_result0_3_mux0000_SW0_FRB_1264,
      O => Fix32u_to_FP32_result0_3_mux0000_1263
    );
  Fix32u_to_FP32_result0_3_mux0000_SW0 : LUT4
    generic map(
      INIT => X"BB1B"
    )
    port map (
      I0 => Fix32u_to_FP32_N662,
      I1 => Fix32u_to_FP32_N393,
      I2 => Fix32u_to_FP32_N401,
      I3 => Fix32u_to_FP32_N380,
      O => Fix32u_to_FP32_N403
    );
  Fix32u_to_FP32_result0_2_mux0000 : LUT4
    generic map(
      INIT => X"5F4E"
    )
    port map (
      I0 => Fix32u_to_FP32_argb2_mux0000_2_79_FRB_1139,
      I1 => Fix32u_to_FP32_result0_5_mux0000311_FRB_1273,
      I2 => Fix32u_to_FP32_result0_2_mux0000_SW1_FRB_1262,
      I3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      O => Fix32u_to_FP32_result0_2_mux0000_1261
    );
  Fix32u_to_FP32_result0_1_mux000021 : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => Fix32u_to_FP32_N379,
      I1 => Fix32u_to_FP32_N375,
      O => Fix32u_to_FP32_N385
    );
  Fix32u_to_FP32_argb2_mux0000_0_322 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => Fix32u_to_FP32_N541,
      I1 => RX_MOSI_DATA(22),
      I2 => RX_MOSI_DATA(24),
      I3 => RX_MOSI_DATA(23),
      O => Fix32u_to_FP32_N672
    );
  Fix32u_to_FP32_argb2_mux0000_0_270 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => Fix32u_to_FP32_N41,
      I1 => RX_MOSI_DATA(20),
      I2 => RX_MOSI_DATA(19),
      I3 => RX_MOSI_DATA(21),
      O => Fix32u_to_FP32_N541
    );
  Fix32u_to_FP32_argb2_mux0000_0_220 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => Fix32u_to_FP32_N331,
      I1 => RX_MOSI_DATA(16),
      I2 => RX_MOSI_DATA(18),
      I3 => RX_MOSI_DATA(17),
      O => Fix32u_to_FP32_N41
    );
  Fix32u_to_FP32_argb2_mux0000_0_168 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => Fix32u_to_FP32_N261,
      I1 => RX_MOSI_DATA(14),
      I2 => RX_MOSI_DATA(13),
      I3 => RX_MOSI_DATA(15),
      O => Fix32u_to_FP32_N331
    );
  Fix32u_to_FP32_argb2_mux0000_0_118 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => Fix32u_to_FP32_N24,
      I1 => RX_MOSI_DATA(10),
      I2 => RX_MOSI_DATA(12),
      I3 => RX_MOSI_DATA(11),
      O => Fix32u_to_FP32_N261
    );
  Fix32u_to_FP32_argb2_mux0000_0_68 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => Fix32u_to_FP32_N23,
      I1 => RX_MOSI_DATA(8),
      I2 => RX_MOSI_DATA(7),
      I3 => RX_MOSI_DATA(9),
      O => Fix32u_to_FP32_N24
    );
  Fix32u_to_FP32_argb2_mux0000_0_34 : LUT4
    generic map(
      INIT => X"0F02"
    )
    port map (
      I0 => Fix32u_to_FP32_N22,
      I1 => RX_MOSI_DATA(4),
      I2 => RX_MOSI_DATA(6),
      I3 => RX_MOSI_DATA(5),
      O => Fix32u_to_FP32_N23
    );
  Fix32u_to_FP32_argb2_mux0000_0_12 : LUT4
    generic map(
      INIT => X"FF23"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(2),
      I2 => RX_MOSI_DATA(0),
      I3 => RX_MOSI_DATA(3),
      O => Fix32u_to_FP32_N22
    );
  Fix32u_to_FP32_arg_int_cmp_eq002111 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => Fix32u_to_FP32_N701,
      I1 => Fix32u_to_FP32_N76,
      I2 => Fix32u_to_FP32_N142,
      O => Fix32u_to_FP32_N191
    );
  Fix32u_to_FP32_arg_int_cmp_eq00271 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => Fix32u_to_FP32_N139,
      I1 => Fix32u_to_FP32_N771,
      I2 => Fix32u_to_FP32_N90,
      I3 => Fix32u_to_FP32_N188,
      O => Fix32u_to_FP32_N256
    );
  Fix32u_to_FP32_Madd_arg_int_sub0000_xor_5_111 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N104,
      I2 => Fix32u_to_FP32_N751,
      O => Fix32u_to_FP32_N1411
    );
  Fix32u_to_FP32_arg_int_cmp_eq00191 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => Fix32u_to_FP32_N190,
      I1 => Fix32u_to_FP32_N104,
      I2 => Fix32u_to_FP32_N133,
      O => Fix32u_to_FP32_N255
    );
  Fix32u_to_FP32_arg_int_cmp_eq00201 : LUT3
    generic map(
      INIT => X"F2"
    )
    port map (
      I0 => Fix32u_to_FP32_N133,
      I1 => Fix32u_to_FP32_N104,
      I2 => Fix32u_to_FP32_N190,
      O => Fix32u_to_FP32_N254
    );
  Fix32u_to_FP32_arg_int_cmp_eq00231 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => Fix32u_to_FP32_N81,
      I1 => Fix32u_to_FP32_N189,
      I2 => Fix32u_to_FP32_N76,
      O => Fix32u_to_FP32_N253
    );
  Fix32u_to_FP32_arg_int_cmp_eq00261 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => Fix32u_to_FP32_N1411,
      I1 => Fix32u_to_FP32_N76,
      I2 => Fix32u_to_FP32_N81,
      O => Fix32u_to_FP32_N188
    );
  Fix32u_to_FP32_arg_int_cmp_eq00291 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => Fix32u_to_FP32_N191,
      I1 => Fix32u_to_FP32_N771,
      I2 => Fix32u_to_FP32_N662,
      O => Fix32u_to_FP32_N252
    );
  Fix32u_to_FP32_arg_int_cmp_eq00331 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N662,
      I2 => Fix32u_to_FP32_N191,
      O => Fix32u_to_FP32_N2511
    );
  Fix32u_to_FP32_arg_int_mux0001_2_123 : LUT3
    generic map(
      INIT => X"10"
    )
    port map (
      I0 => Fix32u_to_FP32_N104,
      I1 => Fix32u_to_FP32_N751,
      I2 => Fix32u_to_FP32_N771,
      O => Fix32u_to_FP32_N140
    );
  Fix32u_to_FP32_arg_int_mux0001_2_246 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N290,
      I1 => Fix32u_to_FP32_N303,
      I2 => Fix32u_to_FP32_N330,
      I3 => Fix32u_to_FP32_N3311,
      O => Fix32u_to_FP32_N368
    );
  Fix32u_to_FP32_arg_int_mux0001_2_191 : LUT4
    generic map(
      INIT => X"AA80"
    )
    port map (
      I0 => Fix32u_to_FP32_N111,
      I1 => RX_MOSI_DATA(2),
      I2 => Fix32u_to_FP32_N140,
      I3 => Fix32u_to_FP32_N129,
      O => Fix32u_to_FP32_N157
    );
  Fix32u_to_FP32_arg_int_mux0001_2_177 : LUT4
    generic map(
      INIT => X"A820"
    )
    port map (
      I0 => Fix32u_to_FP32_N100,
      I1 => Fix32u_to_FP32_N104,
      I2 => RX_MOSI_DATA(0),
      I3 => RX_MOSI_DATA(1),
      O => Fix32u_to_FP32_N129
    );
  Fix32u_to_FP32_arg_int_mux0001_2_144 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Fix32u_to_FP32_N164,
      I1 => RX_MOSI_DATA(3),
      O => Fix32u_to_FP32_N246
    );
  Fix32u_to_FP32_arg_int_mux0001_2_119 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N162,
      I1 => RX_MOSI_DATA(11),
      I2 => Fix32u_to_FP32_N167,
      I3 => RX_MOSI_DATA(10),
      O => Fix32u_to_FP32_N242
    );
  Fix32u_to_FP32_arg_int_mux0001_2_114 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N168,
      I1 => RX_MOSI_DATA(13),
      I2 => Fix32u_to_FP32_N163,
      I3 => RX_MOSI_DATA(12),
      O => Fix32u_to_FP32_N241
    );
  Fix32u_to_FP32_arg_int_mux0001_2_102 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N170,
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N169,
      I3 => RX_MOSI_DATA(15),
      O => Fix32u_to_FP32_N240
    );
  Fix32u_to_FP32_arg_int_mux0001_2_97 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N171,
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N174,
      I3 => RX_MOSI_DATA(17),
      O => Fix32u_to_FP32_N239
    );
  Fix32u_to_FP32_arg_int_mux0001_2_73 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N236,
      I1 => Fix32u_to_FP32_N237,
      I2 => Fix32u_to_FP32_N238,
      I3 => Fix32u_to_FP32_N304,
      O => Fix32u_to_FP32_N330
    );
  Fix32u_to_FP32_arg_int_mux0001_2_64 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N182,
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N180,
      I3 => RX_MOSI_DATA(24),
      O => Fix32u_to_FP32_N238
    );
  Fix32u_to_FP32_arg_int_mux0001_2_52 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N172,
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N176,
      I3 => RX_MOSI_DATA(19),
      O => Fix32u_to_FP32_N237
    );
  Fix32u_to_FP32_arg_int_mux0001_2_47 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N179,
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N175,
      I3 => RX_MOSI_DATA(21),
      O => Fix32u_to_FP32_N236
    );
  Fix32u_to_FP32_arg_int_mux0001_2_31 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N211,
      I1 => RX_MOSI_DATA(14),
      I2 => Fix32u_to_FP32_N232,
      I3 => RX_MOSI_DATA(6),
      O => Fix32u_to_FP32_N303
    );
  Fix32u_to_FP32_arg_int_mux0001_2_20 : LUT4
    generic map(
      INIT => X"FEEE"
    )
    port map (
      I0 => Fix32u_to_FP32_N234,
      I1 => Fix32u_to_FP32_N235,
      I2 => Fix32u_to_FP32_N233,
      I3 => RX_MOSI_DATA(22),
      O => Fix32u_to_FP32_N290
    );
  Fix32u_to_FP32_arg_int_mux0001_2_9 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N184,
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N183,
      I3 => RX_MOSI_DATA(26),
      O => Fix32u_to_FP32_N235
    );
  Fix32u_to_FP32_arg_int_mux0001_2_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N186,
      I1 => RX_MOSI_DATA(29),
      I2 => Fix32u_to_FP32_N185,
      I3 => RX_MOSI_DATA(28),
      O => Fix32u_to_FP32_N234
    );
  Fix32u_to_FP32_arg_int_cmp_eq00351 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N79,
      I2 => Fix32u_to_FP32_N76,
      I3 => Fix32u_to_FP32_N139,
      O => Fix32u_to_FP32_N186
    );
  Fix32u_to_FP32_arg_int_cmp_eq003611 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => Fix32u_to_FP32_N751,
      I1 => Fix32u_to_FP32_N76,
      I2 => Fix32u_to_FP32_N104,
      O => Fix32u_to_FP32_N138
    );
  Fix32u_to_FP32_arg_int_cmp_eq003711 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => Fix32u_to_FP32_N76,
      I1 => Fix32u_to_FP32_N104,
      I2 => Fix32u_to_FP32_N751,
      O => Fix32u_to_FP32_N137
    );
  Fix32u_to_FP32_arg_int_mux0001_3_235 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N278,
      I1 => Fix32u_to_FP32_N300,
      I2 => Fix32u_to_FP32_N329,
      I3 => Fix32u_to_FP32_N334,
      O => Fix32u_to_FP32_N367
    );
  Fix32u_to_FP32_arg_int_mux0001_3_223 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Fix32u_to_FP32_N283,
      I1 => Fix32u_to_FP32_N284,
      I2 => Fix32u_to_FP32_N279,
      O => Fix32u_to_FP32_N334
    );
  Fix32u_to_FP32_arg_int_mux0001_3_213 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N228,
      I1 => Fix32u_to_FP32_N229,
      I2 => Fix32u_to_FP32_N230,
      I3 => Fix32u_to_FP32_N231,
      O => Fix32u_to_FP32_N279
    );
  Fix32u_to_FP32_arg_int_mux0001_3_203 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N164,
      I1 => RX_MOSI_DATA(2),
      I2 => Fix32u_to_FP32_N177,
      I3 => RX_MOSI_DATA(29),
      O => Fix32u_to_FP32_N231
    );
  Fix32u_to_FP32_arg_int_mux0001_3_198 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N173,
      I1 => RX_MOSI_DATA(4),
      I2 => Fix32u_to_FP32_N165,
      I3 => RX_MOSI_DATA(3),
      O => Fix32u_to_FP32_N230
    );
  Fix32u_to_FP32_arg_int_mux0001_3_186 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N161,
      I1 => RX_MOSI_DATA(7),
      I2 => Fix32u_to_FP32_N160,
      I3 => RX_MOSI_DATA(6),
      O => Fix32u_to_FP32_N229
    );
  Fix32u_to_FP32_arg_int_mux0001_3_181 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N167,
      I1 => RX_MOSI_DATA(9),
      I2 => Fix32u_to_FP32_N166,
      I3 => RX_MOSI_DATA(8),
      O => Fix32u_to_FP32_N228
    );
  Fix32u_to_FP32_arg_int_mux0001_3_158 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N163,
      I1 => RX_MOSI_DATA(11),
      I2 => Fix32u_to_FP32_N162,
      I3 => RX_MOSI_DATA(10),
      O => Fix32u_to_FP32_N227
    );
  Fix32u_to_FP32_arg_int_mux0001_3_141 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N174,
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N170,
      I3 => RX_MOSI_DATA(15),
      O => Fix32u_to_FP32_N224
    );
  Fix32u_to_FP32_arg_int_mux0001_3_97 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N175,
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N172,
      I3 => RX_MOSI_DATA(19),
      O => Fix32u_to_FP32_N221
    );
  Fix32u_to_FP32_arg_int_mux0001_3_92 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N180,
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N179,
      I3 => RX_MOSI_DATA(22),
      O => Fix32u_to_FP32_N220
    );
  Fix32u_to_FP32_arg_int_mux0001_3_76 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N2511,
      I1 => RX_MOSI_DATA(30),
      I2 => Fix32u_to_FP32_N233,
      I3 => RX_MOSI_DATA(21),
      O => Fix32u_to_FP32_N300
    );
  Fix32u_to_FP32_arg_int_mux0001_3_63 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N217,
      I1 => Fix32u_to_FP32_N210,
      I2 => Fix32u_to_FP32_N218,
      I3 => Fix32u_to_FP32_N219,
      O => Fix32u_to_FP32_N278
    );
  Fix32u_to_FP32_arg_int_mux0001_3_55 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Fix32u_to_FP32_N182,
      I1 => RX_MOSI_DATA(24),
      O => Fix32u_to_FP32_N219
    );
  Fix32u_to_FP32_arg_int_mux0001_3_54 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N183,
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N135,
      I3 => RX_MOSI_DATA(31),
      O => Fix32u_to_FP32_N218
    );
  Fix32u_to_FP32_arg_int_mux0001_3_30 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N186,
      I1 => RX_MOSI_DATA(28),
      I2 => Fix32u_to_FP32_N111,
      I3 => Fix32u_to_FP32_N156,
      O => Fix32u_to_FP32_N210
    );
  Fix32u_to_FP32_arg_int_mux0001_3_18 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => Fix32u_to_FP32_N122,
      I1 => Fix32u_to_FP32_N139,
      I2 => Fix32u_to_FP32_N140,
      I3 => RX_MOSI_DATA(1),
      O => Fix32u_to_FP32_N156
    );
  Fix32u_to_FP32_arg_int_mux0001_3_4 : LUT4
    generic map(
      INIT => X"F888"
    )
    port map (
      I0 => Fix32u_to_FP32_N185,
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N184,
      I3 => RX_MOSI_DATA(26),
      O => Fix32u_to_FP32_N217
    );
  Fix32u_to_FP32_arg_int_cmp_eq0028 : LUT4
    generic map(
      INIT => X"FF40"
    )
    port map (
      I0 => Fix32u_to_FP32_N104,
      I1 => Fix32u_to_FP32_N751,
      I2 => Fix32u_to_FP32_N136,
      I3 => Fix32u_to_FP32_N188,
      O => Fix32u_to_FP32_N209
    );
  Fix32u_to_FP32_result0_5_mux000027 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      I1 => Fix32u_to_FP32_argb2_or0000_FRB_1141,
      I2 => Fix32u_to_FP32_result0_5_mux00000_FRB_1269,
      I3 => Fix32u_to_FP32_result0_5_mux0000221_FRB_1271,
      O => Fix32u_to_FP32_result0_5_mux0000
    );
  Fix32u_to_FP32_result0_5_mux0000221 : LUT4
    generic map(
      INIT => X"CC4C"
    )
    port map (
      I0 => Fix32u_to_FP32_N384,
      I1 => Fix32u_to_FP32_N383,
      I2 => Fix32u_to_FP32_N394,
      I3 => Fix32u_to_FP32_N112,
      O => Fix32u_to_FP32_N399
    );
  Fix32u_to_FP32_arg_int_cmp_eq00391 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N139,
      I2 => Fix32u_to_FP32_N76,
      I3 => Fix32u_to_FP32_N79,
      O => Fix32u_to_FP32_N182
    );
  Fix32u_to_FP32_result0_5_mux0000311 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => Fix32u_to_FP32_N751,
      I1 => Fix32u_to_FP32_N385,
      I2 => Fix32u_to_FP32_N380,
      I3 => Fix32u_to_FP32_N104,
      O => Fix32u_to_FP32_N393
    );
  Fix32u_to_FP32_arg_int_cmp_eq00221 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => Fix32u_to_FP32_N81,
      I1 => Fix32u_to_FP32_N140,
      I2 => Fix32u_to_FP32_N76,
      O => Fix32u_to_FP32_N181
    );
  Fix32u_to_FP32_arg_int_cmp_eq00431 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N80,
      I2 => Fix32u_to_FP32_N76,
      I3 => Fix32u_to_FP32_N139,
      O => Fix32u_to_FP32_N175
    );
  Fix32u_to_FP32_arg_int_cmp_eq00471 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N139,
      I2 => Fix32u_to_FP32_N76,
      I3 => Fix32u_to_FP32_N80,
      O => Fix32u_to_FP32_N174
    );
  Fix32u_to_FP32_arg_int_cmp_eq00591 : LUT4
    generic map(
      INIT => X"0080"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N82,
      I2 => Fix32u_to_FP32_N76,
      I3 => Fix32u_to_FP32_N139,
      O => Fix32u_to_FP32_N173
    );
  Fix32u_to_FP32_arg_int_cmp_eq00541 : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => Fix32u_to_FP32_N81,
      I1 => Fix32u_to_FP32_N76,
      I2 => Fix32u_to_FP32_N140,
      O => Fix32u_to_FP32_N167
    );
  Fix32u_to_FP32_result0_7_mux0000 : LUT4
    generic map(
      INIT => X"1333"
    )
    port map (
      I0 => Fix32u_to_FP32_result0_5_mux0000222_FRB_1272,
      I1 => Fix32u_to_FP32_result0_19_cmp_eq000051_FRB_1256,
      I2 => Fix32u_to_FP32_result0_5_mux0000212_FRB_1270,
      I3 => Fix32u_to_FP32_result0_7_mux0000_SW0_FRB_1276,
      O => Fix32u_to_FP32_result0_7_mux0000_1275
    );
  Fix32u_to_FP32_result0_7_mux0000_SW0 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => Fix32u_to_FP32_N112,
      I1 => Fix32u_to_FP32_N76,
      O => Fix32u_to_FP32_N392
    );
  Fix32u_to_FP32_result0_6_mux00001 : LUT4
    generic map(
      INIT => X"D580"
    )
    port map (
      I0 => Fix32u_to_FP32_argb2_or0000_FRB_1141,
      I1 => Fix32u_to_FP32_arg_int_mux0001_1_1111_FRB_835,
      I2 => Fix32u_to_FP32_result0_5_mux0000311_FRB_1273,
      I3 => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      O => Fix32u_to_FP32_result0_6_mux0000
    );
  Fix32u_to_FP32_result0_0_mux00001 : LUT2
    generic map(
      INIT => X"4"
    )
    port map (
      I0 => Fix32u_to_FP32_result0_19_cmp_eq000051_FRB_1256,
      I1 => Fix32u_to_FP32_result0_5_mux0000212_FRB_1270,
      O => Fix32u_to_FP32_result0_0_mux0000
    );
  Fix32u_to_FP32_arg_int_cmp_eq00321 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => Fix32u_to_FP32_N90,
      I1 => Fix32u_to_FP32_N113,
      I2 => Fix32u_to_FP32_N104,
      O => Fix32u_to_FP32_N135
    );
  Fix32u_to_FP32_arg_int_cmp_eq00241 : LUT4
    generic map(
      INIT => X"1000"
    )
    port map (
      I0 => Fix32u_to_FP32_N104,
      I1 => Fix32u_to_FP32_N76,
      I2 => Fix32u_to_FP32_N81,
      I3 => Fix32u_to_FP32_N113,
      O => Fix32u_to_FP32_N134
    );
  Fix32u_to_FP32_result0_1_mux00001 : LUT4
    generic map(
      INIT => X"4414"
    )
    port map (
      I0 => Fix32u_to_FP32_result0_19_cmp_eq000051_FRB_1256,
      I1 => Fix32u_to_FP32_argb2_mux0000_1_192_FRB_1138,
      I2 => Fix32u_to_FP32_result0_1_mux000021_FRB_1260,
      I3 => Fix32u_to_FP32_argb2_mux0000_0_438_FRB_1137,
      O => Fix32u_to_FP32_result0_1_mux0000
    );
  Fix32u_to_FP32_result0_10_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_13_BRB2_1189,
      I1 => Fix32u_to_FP32_fract3_13_BRB1_1188,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(13)
    );
  Fix32u_to_FP32_result0_11_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_12_BRB2_1186,
      I1 => Fix32u_to_FP32_fract3_12_BRB1_1185,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(12)
    );
  Fix32u_to_FP32_result0_12_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_11_BRB2_1183,
      I1 => Fix32u_to_FP32_fract3_11_BRB1_1182,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(11)
    );
  Fix32u_to_FP32_result0_13_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_10_BRB2_1180,
      I1 => Fix32u_to_FP32_fract3_10_BRB1_1179,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(10)
    );
  Fix32u_to_FP32_result0_14_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_9_BRB2_1242,
      I1 => Fix32u_to_FP32_fract3_9_BRB1_1241,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(9)
    );
  Fix32u_to_FP32_result0_15_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_8_BRB2_1239,
      I1 => Fix32u_to_FP32_fract3_8_BRB1_1238,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(8)
    );
  Fix32u_to_FP32_result0_16_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_7_BRB2_1236,
      I1 => Fix32u_to_FP32_fract3_7_BRB1_1235,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(7)
    );
  Fix32u_to_FP32_result0_17_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_6_BRB2_1233,
      I1 => Fix32u_to_FP32_fract3_6_BRB1_1232,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(6)
    );
  Fix32u_to_FP32_result0_18_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_5_BRB2_1230,
      I1 => Fix32u_to_FP32_fract3_5_BRB1_1229,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(5)
    );
  Fix32u_to_FP32_result0_19_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_4_BRB2_1227,
      I1 => Fix32u_to_FP32_fract3_4_BRB1_1226,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(4)
    );
  Fix32u_to_FP32_result0_1_mux00001_790 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_22_BRB2_1219,
      I1 => Fix32u_to_FP32_fract3_22_BRB1_1218,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(22)
    );
  Fix32u_to_FP32_result0_20_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_3_BRB2_1224,
      I1 => Fix32u_to_FP32_fract3_3_BRB1_1223,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(3)
    );
  Fix32u_to_FP32_result0_21_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_2_BRB2_1221,
      I1 => Fix32u_to_FP32_fract3_2_BRB1_1220,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(2)
    );
  Fix32u_to_FP32_result0_22_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_1_BRB2_1209,
      I1 => Fix32u_to_FP32_fract3_1_BRB1_1208,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(1)
    );
  Fix32u_to_FP32_result0_23_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_0_BRB2_1175,
      I1 => Fix32u_to_FP32_fract3_0_BRB1_1174,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(0)
    );
  Fix32u_to_FP32_result0_2_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_21_BRB2_1216,
      I1 => Fix32u_to_FP32_fract3_21_BRB1_1215,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(21)
    );
  Fix32u_to_FP32_result0_3_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_20_BRB2_1213,
      I1 => Fix32u_to_FP32_fract3_20_BRB1_1212,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(20)
    );
  Fix32u_to_FP32_result0_4_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_19_BRB2_1207,
      I1 => Fix32u_to_FP32_fract3_19_BRB1_1206,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(19)
    );
  Fix32u_to_FP32_result0_5_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_18_BRB2_1204,
      I1 => Fix32u_to_FP32_fract3_18_BRB1_1203,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(18)
    );
  Fix32u_to_FP32_result0_6_mux00001_781 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_17_BRB2_1201,
      I1 => Fix32u_to_FP32_fract3_17_BRB1_1200,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(17)
    );
  Fix32u_to_FP32_result0_7_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_16_BRB2_1198,
      I1 => Fix32u_to_FP32_fract3_16_BRB1_1197,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(16)
    );
  Fix32u_to_FP32_result0_8_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_15_BRB2_1195,
      I1 => Fix32u_to_FP32_fract3_15_BRB1_1194,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(15)
    );
  Fix32u_to_FP32_result0_9_mux00001 : LUT4
    generic map(
      INIT => X"ECA0"
    )
    port map (
      I0 => Fix32u_to_FP32_fract3_14_BRB2_1192,
      I1 => Fix32u_to_FP32_fract3_14_BRB1_1191,
      I2 => Fix32u_to_FP32_fract3_0_BRB3_1176,
      I3 => Fix32u_to_FP32_fract3_0_BRB0_1173,
      O => Fix32u_to_FP32_fract3(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_1_417 : LUT4
    generic map(
      INIT => X"F222"
    )
    port map (
      I0 => Fix32u_to_FP32_N216,
      I1 => Fix32u_to_FP32_N1411,
      I2 => Fix32u_to_FP32_N205,
      I3 => Fix32u_to_FP32_N76,
      O => Fix32u_to_FP32_N299
    );
  Fix32u_to_FP32_result2_mux000111811 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(3),
      O => Fix32u_to_FP32_N251
    );
  Fix32u_to_FP32_arg_int_cmp_eq001911 : LUT3
    generic map(
      INIT => X"08"
    )
    port map (
      I0 => Fix32u_to_FP32_N89,
      I1 => Fix32u_to_FP32_N751,
      I2 => Fix32u_to_FP32_N76,
      O => Fix32u_to_FP32_N133
    );
  Fix32u_to_FP32_argb2_mux0000_1_121 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(9),
      O => Fix32u_to_FP32_N38
    );
  Fix32u_to_FP32_result0_19_cmp_eq0000122 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(13),
      O => Fix32u_to_FP32_N37
    );
  Fix32u_to_FP32_result0_7_mux0000111 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => Fix32u_to_FP32_N771,
      I1 => Fix32u_to_FP32_N751,
      I2 => Fix32u_to_FP32_N701,
      I3 => Fix32u_to_FP32_N662,
      O => Fix32u_to_FP32_N112
    );
  Fix32u_to_FP32_result2_mux00011311 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RX_MOSI_DATA(18),
      I1 => RX_MOSI_DATA(19),
      O => Fix32u_to_FP32_N29
    );
  Fix32u_to_FP32_argb2_mux0000_3_1 : LUT4
    generic map(
      INIT => X"FF32"
    )
    port map (
      I0 => Fix32u_to_FP32_N35,
      I1 => Fix32u_to_FP32_N591,
      I2 => Fix32u_to_FP32_N56,
      I3 => Fix32u_to_FP32_N51,
      O => Fix32u_to_FP32_N662
    );
  Fix32u_to_FP32_result2_mux0001133 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(22),
      I1 => Fix32u_to_FP32_N471,
      I2 => RX_MOSI_DATA(16),
      I3 => RX_MOSI_DATA(23),
      O => Fix32u_to_FP32_N591
    );
  Fix32u_to_FP32_argb2_mux0000_4_1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => Fix32u_to_FP32_N51,
      I1 => Fix32u_to_FP32_N591,
      I2 => Fix32u_to_FP32_N52,
      O => Fix32u_to_FP32_N701
    );
  Fix32u_to_FP32_argb2_mux0000_2_79 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => Fix32u_to_FP32_N34,
      I1 => Fix32u_to_FP32_N681,
      I2 => Fix32u_to_FP32_N652,
      O => Fix32u_to_FP32_N771
    );
  Fix32u_to_FP32_argb2_mux0000_2_54 : LUT4
    generic map(
      INIT => X"FFC8"
    )
    port map (
      I0 => Fix32u_to_FP32_N581,
      I1 => Fix32u_to_FP32_N551,
      I2 => Fix32u_to_FP32_N532,
      I3 => Fix32u_to_FP32_N571,
      O => Fix32u_to_FP32_N652
    );
  Fix32u_to_FP32_argb2_mux0000_2_9 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(15),
      I1 => RX_MOSI_DATA(14),
      I2 => RX_MOSI_DATA(13),
      I3 => RX_MOSI_DATA(12),
      O => Fix32u_to_FP32_N581
    );
  Fix32u_to_FP32_argb2_mux0000_2_4 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(23),
      I1 => RX_MOSI_DATA(22),
      I2 => RX_MOSI_DATA(21),
      I3 => RX_MOSI_DATA(20),
      O => Fix32u_to_FP32_N571
    );
  Fix32u_to_FP32_result0_19_cmp_eq00001 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => Fix32u_to_FP32_N38,
      I1 => Fix32u_to_FP32_N37,
      I2 => RX_MOSI_DATA(10),
      I3 => Fix32u_to_FP32_N45,
      O => Fix32u_to_FP32_N52
    );
  Fix32u_to_FP32_result0_19_cmp_eq00001_SW0 : LUT4
    generic map(
      INIT => X"FFEF"
    )
    port map (
      I0 => RX_MOSI_DATA(15),
      I1 => RX_MOSI_DATA(14),
      I2 => Fix32u_to_FP32_N35,
      I3 => RX_MOSI_DATA(11),
      O => Fix32u_to_FP32_N45
    );
  Fix32u_to_FP32_result0_19_cmp_eq000011 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => Fix32u_to_FP32_N282,
      I1 => RX_MOSI_DATA(4),
      I2 => RX_MOSI_DATA(5),
      I3 => Fix32u_to_FP32_N27,
      O => Fix32u_to_FP32_N35
    );
  Fix32u_to_FP32_result0_19_cmp_eq000011_SW0 : LUT2
    generic map(
      INIT => X"E"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(7),
      O => Fix32u_to_FP32_N27
    );
  Fix32u_to_FP32_argb2_mux0000_2_1111 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(6),
      I2 => RX_MOSI_DATA(5),
      I3 => RX_MOSI_DATA(4),
      O => Fix32u_to_FP32_N441
    );
  Fix32u_to_FP32_result2_mux0001111 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(14),
      I1 => Fix32u_to_FP32_N37,
      I2 => Fix32u_to_FP32_N43,
      I3 => RX_MOSI_DATA(15),
      O => Fix32u_to_FP32_N56
    );
  Fix32u_to_FP32_result2_mux000111111 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(9),
      I2 => RX_MOSI_DATA(8),
      I3 => RX_MOSI_DATA(11),
      O => Fix32u_to_FP32_N43
    );
  Fix32u_to_FP32_argb2_mux0000_4_11 : LUT4
    generic map(
      INIT => X"FFFE"
    )
    port map (
      I0 => RX_MOSI_DATA(31),
      I1 => RX_MOSI_DATA(30),
      I2 => RX_MOSI_DATA(29),
      I3 => RX_MOSI_DATA(28),
      O => Fix32u_to_FP32_N34
    );
  Fix32u_to_FP32_result0_19_cmp_eq0000210 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => RX_MOSI_DATA(16),
      I1 => RX_MOSI_DATA(17),
      I2 => RX_MOSI_DATA(19),
      I3 => RX_MOSI_DATA(18),
      O => Fix32u_to_FP32_N551
    );
  Fix32u_to_FP32_result0_19_cmp_eq000032 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => RX_MOSI_DATA(24),
      I1 => RX_MOSI_DATA(25),
      I2 => RX_MOSI_DATA(27),
      I3 => RX_MOSI_DATA(26),
      O => Fix32u_to_FP32_N681
    );
  Fix32u_to_FP32_result0_19_cmp_eq000051 : LUT2
    generic map(
      INIT => X"8"
    )
    port map (
      I0 => Fix32u_to_FP32_N52,
      I1 => Fix32u_to_FP32_N376,
      O => Fix32u_to_FP32_N380
    );
  Fix32u_to_FP32_result0_19_cmp_eq000040 : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Fix32u_to_FP32_N681,
      I1 => Fix32u_to_FP32_N551,
      I2 => Fix32u_to_FP32_N371,
      I3 => Fix32u_to_FP32_N366,
      O => Fix32u_to_FP32_N376
    );
  Fix32u_to_FP32_result0_19_cmp_eq000026 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => RX_MOSI_DATA(23),
      I1 => RX_MOSI_DATA(22),
      I2 => RX_MOSI_DATA(21),
      I3 => RX_MOSI_DATA(20),
      O => Fix32u_to_FP32_N366
    );
  Fix32u_to_FP32_result0_19_cmp_eq0000131 : LUT4
    generic map(
      INIT => X"0001"
    )
    port map (
      I0 => RX_MOSI_DATA(31),
      I1 => RX_MOSI_DATA(30),
      I2 => RX_MOSI_DATA(29),
      I3 => RX_MOSI_DATA(28),
      O => Fix32u_to_FP32_N371
    );
  Fix32u_to_FP32_TX_DVALi1 : LUT3
    generic map(
      INIT => X"EA"
    )
    port map (
      I0 => Fix32u_to_FP32_hold_dval_1243,
      I1 => Fix32u_to_FP32_stage4_dval_1323,
      I2 => Fix32u_to_FP32_ce_reg_1142,
      O => TX_MOSI_DVAL
    );
  Fix32u_to_FP32_convert_ce1 : LUT2
    generic map(
      INIT => X"1"
    )
    port map (
      I0 => NlwRenamedSignal_RX_MISO_AFULL,
      I1 => TX_MISO_BUSY,
      O => Fix32u_to_FP32_convert_ce
    );
  Fix32u_to_FP32_RX_DVALi1 : LUT4
    generic map(
      INIT => X"0004"
    )
    port map (
      I0 => Fix32u_to_FP32_stage3_dval_BRB0_1319,
      I1 => Fix32u_to_FP32_stage3_dval_BRB1_1320,
      I2 => Fix32u_to_FP32_stage3_dval_BRB2_1321,
      I3 => Fix32u_to_FP32_stage3_dval_BRB3_1322,
      O => Fix32u_to_FP32_stage3_dval
    );
  Fix32u_to_FP32_RX_BUSYi1 : LUT3
    generic map(
      INIT => X"FE"
    )
    port map (
      I0 => TX_MISO_BUSY,
      I1 => NlwRenamedSignal_RX_MISO_AFULL,
      I2 => Fix32u_to_FP32_sreset_1315,
      O => RX_MISO_BUSY
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(15),
      O => Fix32u_to_FP32_N277
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_15_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(29),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(14),
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(31),
      I1 => RX_MOSI_DATA(11),
      I2 => Fix32u_to_FP32_N178,
      I3 => Fix32u_to_FP32_N211,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(3),
      I2 => Fix32u_to_FP32_N164,
      I3 => Fix32u_to_FP32_N232,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(30),
      I2 => Fix32u_to_FP32_N165,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(28),
      I2 => Fix32u_to_FP32_N173,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N160,
      I3 => Fix32u_to_FP32_N177,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N161,
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N166,
      I3 => Fix32u_to_FP32_N185,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N167,
      I3 => Fix32u_to_FP32_N184,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N162,
      I3 => Fix32u_to_FP32_N183,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N163,
      I3 => Fix32u_to_FP32_N182,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N168,
      I3 => Fix32u_to_FP32_N180,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N169,
      I3 => Fix32u_to_FP32_N179,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N170,
      I3 => Fix32u_to_FP32_N175,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(14),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N172,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_5_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(15),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N176,
      O => Fix32u_to_FP32_arg_int_mux0001_5_wg_lut(0)
    );
  Fix32u_to_FP32_result_and0000_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_result_and0000_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_result_and0000_wg_lut(5),
      O => Fix32u_to_FP32_N375
    );
  Fix32u_to_FP32_result_and0000_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Fix32u_to_FP32_N316,
      I1 => Fix32u_to_FP32_N318,
      I2 => Fix32u_to_FP32_N367,
      I3 => Fix32u_to_FP32_N321,
      O => Fix32u_to_FP32_result_and0000_wg_lut(5)
    );
  Fix32u_to_FP32_result_and0000_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_result_and0000_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_result_and0000_wg_lut(4),
      O => Fix32u_to_FP32_result_and0000_wg_cy(4)
    );
  Fix32u_to_FP32_result_and0000_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Fix32u_to_FP32_N327,
      I1 => Fix32u_to_FP32_N317,
      I2 => Fix32u_to_FP32_N368,
      I3 => Fix32u_to_FP32_N322,
      O => Fix32u_to_FP32_result_and0000_wg_lut(4)
    );
  Fix32u_to_FP32_result_and0000_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_result_and0000_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_result_and0000_wg_lut(3),
      O => Fix32u_to_FP32_result_and0000_wg_cy(3)
    );
  Fix32u_to_FP32_result_and0000_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Fix32u_to_FP32_N325,
      I1 => Fix32u_to_FP32_N320,
      I2 => Fix32u_to_FP32_N277,
      I3 => Fix32u_to_FP32_N324,
      O => Fix32u_to_FP32_result_and0000_wg_lut(3)
    );
  Fix32u_to_FP32_result_and0000_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_result_and0000_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_result_and0000_wg_lut(2),
      O => Fix32u_to_FP32_result_and0000_wg_cy(2)
    );
  Fix32u_to_FP32_result_and0000_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Fix32u_to_FP32_N273,
      I1 => Fix32u_to_FP32_N323,
      I2 => Fix32u_to_FP32_N299,
      I3 => Fix32u_to_FP32_N328,
      O => Fix32u_to_FP32_result_and0000_wg_lut(2)
    );
  Fix32u_to_FP32_result_and0000_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_result_and0000_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_result_and0000_wg_lut(1),
      O => Fix32u_to_FP32_result_and0000_wg_cy(1)
    );
  Fix32u_to_FP32_result_and0000_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"8000"
    )
    port map (
      I0 => Fix32u_to_FP32_N276,
      I1 => Fix32u_to_FP32_N326,
      I2 => Fix32u_to_FP32_N319,
      I3 => Fix32u_to_FP32_N275,
      O => Fix32u_to_FP32_result_and0000_wg_lut(1)
    );
  Fix32u_to_FP32_result_and0000_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_result_and0000_wg_lut(0),
      O => Fix32u_to_FP32_result_and0000_wg_cy(0)
    );
  Fix32u_to_FP32_result_and0000_wg_lut_0_Q : LUT3
    generic map(
      INIT => X"80"
    )
    port map (
      I0 => Fix32u_to_FP32_N274,
      I1 => Fix32u_to_FP32_N315,
      I2 => Fix32u_to_FP32_N272,
      O => Fix32u_to_FP32_result_and0000_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(14),
      O => Fix32u_to_FP32_N317
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(15),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N305,
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(23),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N134,
      I3 => Fix32u_to_FP32_N306,
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(29),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N190,
      I3 => Fix32u_to_FP32_N253,
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(14),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(5),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N179,
      I3 => Fix32u_to_FP32_N254,
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(28),
      I2 => Fix32u_to_FP32_N180,
      I3 => Fix32u_to_FP32_N255,
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N182,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N183,
      I3 => Fix32u_to_FP32_N181,
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N184,
      I3 => Fix32u_to_FP32_N188,
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N185,
      I3 => Fix32u_to_FP32_N178,
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_19_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(12),
      I2 => Fix32u_to_FP32_N177,
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_arg_int_mux0001_19_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(15),
      O => Fix32u_to_FP32_N327
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_15_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(19),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N306,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(14),
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(27),
      I1 => RX_MOSI_DATA(30),
      I2 => Fix32u_to_FP32_N134,
      I3 => Fix32u_to_FP32_N305,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(29),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N181,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N168,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N169,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N170,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(9),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(1),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N211,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(31),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N254,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(28),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N253,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N179,
      I3 => Fix32u_to_FP32_N188,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N180,
      I3 => Fix32u_to_FP32_N178,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N182,
      I3 => Fix32u_to_FP32_N177,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N183,
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_15_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(14),
      I1 => RX_MOSI_DATA(15),
      I2 => Fix32u_to_FP32_N184,
      I3 => Fix32u_to_FP32_N185,
      O => Fix32u_to_FP32_arg_int_mux0001_15_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(15),
      O => Fix32u_to_FP32_N273
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_15_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(25),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(14),
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(31),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N188,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(15),
      I2 => Fix32u_to_FP32_N160,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(7),
      I2 => Fix32u_to_FP32_N161,
      I3 => Fix32u_to_FP32_N211,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(30),
      I2 => Fix32u_to_FP32_N166,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(28),
      I2 => Fix32u_to_FP32_N167,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(29),
      I2 => Fix32u_to_FP32_N162,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N163,
      I3 => Fix32u_to_FP32_N178,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N168,
      I3 => Fix32u_to_FP32_N177,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N169,
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N170,
      I3 => Fix32u_to_FP32_N185,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N184,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N183,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N182,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N180,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_9_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(14),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N179,
      O => Fix32u_to_FP32_arg_int_mux0001_9_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(15),
      O => Fix32u_to_FP32_N276
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_15_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(28),
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(14),
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(30),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N178,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(10),
      I2 => Fix32u_to_FP32_N165,
      I3 => Fix32u_to_FP32_N211,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(2),
      I2 => Fix32u_to_FP32_N173,
      I3 => Fix32u_to_FP32_N232,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(31),
      I2 => Fix32u_to_FP32_N160,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(29),
      I2 => Fix32u_to_FP32_N161,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N166,
      I3 => Fix32u_to_FP32_N177,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N167,
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N162,
      I3 => Fix32u_to_FP32_N185,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N163,
      I3 => Fix32u_to_FP32_N184,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N168,
      I3 => Fix32u_to_FP32_N183,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N169,
      I3 => Fix32u_to_FP32_N182,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N170,
      I3 => Fix32u_to_FP32_N180,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N179,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(14),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N175,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_6_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(15),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N172,
      O => Fix32u_to_FP32_arg_int_mux0001_6_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(15),
      O => Fix32u_to_FP32_N275
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_15_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(27),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(14),
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(29),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N178,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(9),
      I2 => Fix32u_to_FP32_N173,
      I3 => Fix32u_to_FP32_N211,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(1),
      I2 => Fix32u_to_FP32_N160,
      I3 => Fix32u_to_FP32_N232,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(30),
      I2 => Fix32u_to_FP32_N161,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(28),
      I2 => Fix32u_to_FP32_N166,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(31),
      I2 => Fix32u_to_FP32_N167,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N162,
      I3 => Fix32u_to_FP32_N177,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N163,
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N168,
      I3 => Fix32u_to_FP32_N185,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N169,
      I3 => Fix32u_to_FP32_N184,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N170,
      I3 => Fix32u_to_FP32_N183,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N182,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N180,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(14),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N179,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_7_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(15),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N175,
      O => Fix32u_to_FP32_arg_int_mux0001_7_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(15),
      O => Fix32u_to_FP32_N274
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_15_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(26),
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(14),
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(28),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N178,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N160,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(8),
      I2 => Fix32u_to_FP32_N161,
      I3 => Fix32u_to_FP32_N211,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(0),
      I2 => Fix32u_to_FP32_N166,
      I3 => Fix32u_to_FP32_N232,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(31),
      I2 => Fix32u_to_FP32_N167,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(29),
      I2 => Fix32u_to_FP32_N162,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(30),
      I2 => Fix32u_to_FP32_N163,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N168,
      I3 => Fix32u_to_FP32_N177,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N169,
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N170,
      I3 => Fix32u_to_FP32_N185,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N184,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N183,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N182,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(14),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N180,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_8_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(15),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N179,
      O => Fix32u_to_FP32_arg_int_mux0001_8_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(15),
      O => Fix32u_to_FP32_N328
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_15_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(24),
      I1 => RX_MOSI_DATA(31),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N306,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(14),
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(30),
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N188,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N161,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N166,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(14),
      I2 => Fix32u_to_FP32_N167,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(6),
      I2 => Fix32u_to_FP32_N162,
      I3 => Fix32u_to_FP32_N211,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(29),
      I2 => Fix32u_to_FP32_N163,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(28),
      I2 => Fix32u_to_FP32_N168,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N169,
      I3 => Fix32u_to_FP32_N178,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N170,
      I3 => Fix32u_to_FP32_N177,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N185,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N184,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N183,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N182,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_10_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(15),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N179,
      I3 => Fix32u_to_FP32_N180,
      O => Fix32u_to_FP32_arg_int_mux0001_10_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(15),
      O => Fix32u_to_FP32_N326
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_15_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(31),
      I1 => RX_MOSI_DATA(30),
      I2 => Fix32u_to_FP32_N134,
      I3 => Fix32u_to_FP32_N306,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(14),
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(23),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(29),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N188,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N166,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(13),
      I2 => Fix32u_to_FP32_N167,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(5),
      I2 => Fix32u_to_FP32_N162,
      I3 => Fix32u_to_FP32_N211,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(28),
      I2 => Fix32u_to_FP32_N163,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N168,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N169,
      I3 => Fix32u_to_FP32_N178,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N170,
      I3 => Fix32u_to_FP32_N177,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N185,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N184,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N183,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N182,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_11_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(14),
      I1 => RX_MOSI_DATA(15),
      I2 => Fix32u_to_FP32_N179,
      I3 => Fix32u_to_FP32_N180,
      O => Fix32u_to_FP32_arg_int_mux0001_11_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(15),
      O => Fix32u_to_FP32_N325
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_15_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(30),
      I1 => RX_MOSI_DATA(29),
      I2 => Fix32u_to_FP32_N134,
      I3 => Fix32u_to_FP32_N306,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(14),
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(22),
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(28),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N188,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N167,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N162,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(12),
      I2 => Fix32u_to_FP32_N163,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(4),
      I2 => Fix32u_to_FP32_N168,
      I3 => Fix32u_to_FP32_N211,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(31),
      I2 => Fix32u_to_FP32_N169,
      I3 => Fix32u_to_FP32_N253,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N170,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N178,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N177,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N185,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N184,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N179,
      I3 => Fix32u_to_FP32_N183,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_12_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(14),
      I1 => RX_MOSI_DATA(15),
      I2 => Fix32u_to_FP32_N180,
      I3 => Fix32u_to_FP32_N182,
      O => Fix32u_to_FP32_arg_int_mux0001_12_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(15),
      O => Fix32u_to_FP32_N324
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_15_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(29),
      I1 => RX_MOSI_DATA(28),
      I2 => Fix32u_to_FP32_N134,
      I3 => Fix32u_to_FP32_N306,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(14),
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(21),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(31),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N181,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N162,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N163,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(11),
      I2 => Fix32u_to_FP32_N168,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(3),
      I2 => Fix32u_to_FP32_N169,
      I3 => Fix32u_to_FP32_N211,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(30),
      I2 => Fix32u_to_FP32_N170,
      I3 => Fix32u_to_FP32_N253,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N188,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N178,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N177,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N179,
      I3 => Fix32u_to_FP32_N185,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N180,
      I3 => Fix32u_to_FP32_N184,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_13_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(14),
      I1 => RX_MOSI_DATA(15),
      I2 => Fix32u_to_FP32_N182,
      I3 => Fix32u_to_FP32_N183,
      O => Fix32u_to_FP32_arg_int_mux0001_13_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(15),
      O => Fix32u_to_FP32_N323
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_15_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(28),
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N134,
      I3 => Fix32u_to_FP32_N306,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(14),
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(20),
      I1 => RX_MOSI_DATA(31),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N305,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(30),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N181,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N163,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N168,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N169,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(10),
      I2 => Fix32u_to_FP32_N170,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(2),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N211,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(29),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N253,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N188,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N178,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N179,
      I3 => Fix32u_to_FP32_N177,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N180,
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N182,
      I3 => Fix32u_to_FP32_N185,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_14_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(14),
      I1 => RX_MOSI_DATA(15),
      I2 => Fix32u_to_FP32_N183,
      I3 => Fix32u_to_FP32_N184,
      O => Fix32u_to_FP32_arg_int_mux0001_14_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(15),
      O => Fix32u_to_FP32_N322
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_15_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(18),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N306,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(14),
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(26),
      I1 => RX_MOSI_DATA(29),
      I2 => Fix32u_to_FP32_N134,
      I3 => Fix32u_to_FP32_N305,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(28),
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N181,
      I3 => Fix32u_to_FP32_N253,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N169,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N170,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(8),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(0),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N211,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(31),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N255,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(30),
      I2 => Fix32u_to_FP32_N179,
      I3 => Fix32u_to_FP32_N254,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N180,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N182,
      I3 => Fix32u_to_FP32_N188,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N183,
      I3 => Fix32u_to_FP32_N178,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N184,
      I3 => Fix32u_to_FP32_N177,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_16_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(14),
      I1 => RX_MOSI_DATA(15),
      I2 => Fix32u_to_FP32_N185,
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_arg_int_mux0001_16_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(15),
      O => Fix32u_to_FP32_N320
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_15_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(17),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N306,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(14),
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(25),
      I1 => RX_MOSI_DATA(28),
      I2 => Fix32u_to_FP32_N134,
      I3 => Fix32u_to_FP32_N305,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(31),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N190,
      I3 => Fix32u_to_FP32_N253,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N169,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N170,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(7),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(30),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N255,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(29),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N254,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N179,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N180,
      I3 => Fix32u_to_FP32_N181,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N182,
      I3 => Fix32u_to_FP32_N188,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N183,
      I3 => Fix32u_to_FP32_N178,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(15),
      I2 => Fix32u_to_FP32_N184,
      I3 => Fix32u_to_FP32_N177,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_17_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(14),
      I2 => Fix32u_to_FP32_N185,
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_arg_int_mux0001_17_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(15),
      O => Fix32u_to_FP32_N319
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_15_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(16),
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N305,
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(14),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(24),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N134,
      I3 => Fix32u_to_FP32_N306,
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(30),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N190,
      I3 => Fix32u_to_FP32_N253,
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N170,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(15),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(6),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(28),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N254,
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(29),
      I2 => Fix32u_to_FP32_N179,
      I3 => Fix32u_to_FP32_N255,
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N180,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N182,
      I3 => Fix32u_to_FP32_N181,
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N183,
      I3 => Fix32u_to_FP32_N188,
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N184,
      I3 => Fix32u_to_FP32_N178,
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(14),
      I2 => Fix32u_to_FP32_N185,
      I3 => Fix32u_to_FP32_N177,
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_18_wg_lut_0_Q : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => Fix32u_to_FP32_N186,
      I1 => RX_MOSI_DATA(13),
      O => Fix32u_to_FP32_arg_int_mux0001_18_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(14),
      O => Fix32u_to_FP32_N316
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(14),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N305,
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(22),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N134,
      I3 => Fix32u_to_FP32_N306,
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(28),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N190,
      I3 => Fix32u_to_FP32_N253,
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(15),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(13),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(4),
      I2 => Fix32u_to_FP32_N179,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N180,
      I3 => Fix32u_to_FP32_N254,
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N182,
      I3 => Fix32u_to_FP32_N255,
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N183,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N184,
      I3 => Fix32u_to_FP32_N181,
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N185,
      I3 => Fix32u_to_FP32_N188,
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N177,
      I3 => Fix32u_to_FP32_N178,
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_20_wg_lut_0_Q : LUT2
    generic map(
      INIT => X"7"
    )
    port map (
      I0 => Fix32u_to_FP32_N186,
      I1 => RX_MOSI_DATA(11),
      O => Fix32u_to_FP32_arg_int_mux0001_20_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(13),
      O => Fix32u_to_FP32_N315
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N305,
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(21),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N134,
      I3 => Fix32u_to_FP32_N306,
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(27),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N190,
      I3 => Fix32u_to_FP32_N253,
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N176,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(14),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(12),
      I2 => Fix32u_to_FP32_N180,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(3),
      I2 => Fix32u_to_FP32_N182,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N179,
      I3 => Fix32u_to_FP32_N254,
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N183,
      I3 => Fix32u_to_FP32_N255,
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N184,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N185,
      I3 => Fix32u_to_FP32_N181,
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N186,
      I3 => Fix32u_to_FP32_N188,
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_21_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(15),
      I2 => Fix32u_to_FP32_N177,
      I3 => Fix32u_to_FP32_N178,
      O => Fix32u_to_FP32_arg_int_mux0001_21_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(13),
      O => Fix32u_to_FP32_N321
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(12),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N305,
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(20),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N134,
      I3 => Fix32u_to_FP32_N306,
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(26),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N190,
      I3 => Fix32u_to_FP32_N253,
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(15),
      I2 => Fix32u_to_FP32_N172,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(13),
      I2 => Fix32u_to_FP32_N180,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(11),
      I2 => Fix32u_to_FP32_N182,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(2),
      I2 => Fix32u_to_FP32_N179,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N183,
      I3 => Fix32u_to_FP32_N254,
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N184,
      I3 => Fix32u_to_FP32_N255,
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N185,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N186,
      I3 => Fix32u_to_FP32_N181,
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N177,
      I3 => Fix32u_to_FP32_N188,
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_22_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_22_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_22_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(12),
      O => Fix32u_to_FP32_N318
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N305,
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(19),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N134,
      I3 => Fix32u_to_FP32_N306,
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(25),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N190,
      I3 => Fix32u_to_FP32_N253,
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(0),
      I1 => RX_MOSI_DATA(16),
      I2 => Fix32u_to_FP32_N175,
      I3 => Fix32u_to_FP32_N256,
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(14),
      I2 => Fix32u_to_FP32_N179,
      I3 => Fix32u_to_FP32_N252,
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(4),
      I1 => RX_MOSI_DATA(10),
      I2 => Fix32u_to_FP32_N182,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(12),
      I2 => Fix32u_to_FP32_N183,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(1),
      I2 => Fix32u_to_FP32_N180,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N184,
      I3 => Fix32u_to_FP32_N254,
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N185,
      I3 => Fix32u_to_FP32_N255,
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(15),
      I2 => Fix32u_to_FP32_N186,
      I3 => Fix32u_to_FP32_N209,
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_lut_1_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N177,
      I3 => Fix32u_to_FP32_N181,
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_cy(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_23_wg_lut_0_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(17),
      I2 => Fix32u_to_FP32_N178,
      I3 => Fix32u_to_FP32_N188,
      O => Fix32u_to_FP32_arg_int_mux0001_23_wg_lut(0)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_16_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(15),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(16),
      O => Fix32u_to_FP32_N272
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_16_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(30),
      I1 => RX_MOSI_DATA(29),
      I2 => Fix32u_to_FP32_N135,
      I3 => Fix32u_to_FP32_N2511,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(16)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(15),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_15_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(1),
      I1 => RX_MOSI_DATA(20),
      I2 => Fix32u_to_FP32_N164,
      I3 => Fix32u_to_FP32_N233,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(15)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(14),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_14_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(2),
      I1 => RX_MOSI_DATA(12),
      I2 => Fix32u_to_FP32_N165,
      I3 => Fix32u_to_FP32_N211,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(14)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(13),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_13_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(3),
      I1 => RX_MOSI_DATA(4),
      I2 => Fix32u_to_FP32_N173,
      I3 => Fix32u_to_FP32_N232,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(13)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(12),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_12_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(5),
      I1 => RX_MOSI_DATA(31),
      I2 => Fix32u_to_FP32_N160,
      I3 => Fix32u_to_FP32_N250,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(12)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(11),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_11_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(6),
      I1 => RX_MOSI_DATA(28),
      I2 => Fix32u_to_FP32_N161,
      I3 => Fix32u_to_FP32_N177,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(11)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(10),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_10_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(7),
      I1 => RX_MOSI_DATA(27),
      I2 => Fix32u_to_FP32_N166,
      I3 => Fix32u_to_FP32_N186,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(10)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(9),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_9_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(8),
      I1 => RX_MOSI_DATA(26),
      I2 => Fix32u_to_FP32_N167,
      I3 => Fix32u_to_FP32_N185,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(9)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(8),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_8_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(9),
      I1 => RX_MOSI_DATA(25),
      I2 => Fix32u_to_FP32_N162,
      I3 => Fix32u_to_FP32_N184,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(8)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(7),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_7_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(10),
      I1 => RX_MOSI_DATA(24),
      I2 => Fix32u_to_FP32_N163,
      I3 => Fix32u_to_FP32_N183,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(7)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(6),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_6_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(11),
      I1 => RX_MOSI_DATA(23),
      I2 => Fix32u_to_FP32_N168,
      I3 => Fix32u_to_FP32_N182,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(6)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(5),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_5_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(13),
      I1 => RX_MOSI_DATA(22),
      I2 => Fix32u_to_FP32_N169,
      I3 => Fix32u_to_FP32_N180,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(5)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(4),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_4_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(14),
      I1 => RX_MOSI_DATA(21),
      I2 => Fix32u_to_FP32_N170,
      I3 => Fix32u_to_FP32_N179,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(4)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(3),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_3_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(15),
      I1 => RX_MOSI_DATA(19),
      I2 => Fix32u_to_FP32_N174,
      I3 => Fix32u_to_FP32_N175,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(3)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(2),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_lut_2_Q : LUT4
    generic map(
      INIT => X"135F"
    )
    port map (
      I0 => RX_MOSI_DATA(16),
      I1 => RX_MOSI_DATA(18),
      I2 => Fix32u_to_FP32_N171,
      I3 => Fix32u_to_FP32_N172,
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(2)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(1),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(1)
    );
  Fix32u_to_FP32_arg_int_mux0001_4_wg_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_arg_int_mux0001_4_wg_lut(0),
      O => Fix32u_to_FP32_arg_int_mux0001_4_wg_cy(0)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_22_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_N364,
      LI => Fix32u_to_FP32_arg_int_mux0001_1_417_836,
      O => Fix32u_to_FP32_N365
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_21_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(20),
      LI => Fix32u_to_FP32_arg_int_mux0001_2_246_947,
      O => Fix32u_to_FP32_N363
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_21_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(20),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_arg_int_mux0001_2_246_947,
      O => Fix32u_to_FP32_N364
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_20_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(19),
      LI => Fix32u_to_FP32_arg_int_mux0001_3_235_948,
      O => Fix32u_to_FP32_N362
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_20_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(19),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_arg_int_mux0001_3_235_948,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(20)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_19_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(18),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_19_rt_41,
      O => Fix32u_to_FP32_N361
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_19_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(18),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_19_rt_41,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(19)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_18_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(17),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_18_rt_39,
      O => Fix32u_to_FP32_N360
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_18_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(17),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_18_rt_39,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(18)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_17_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(16),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_17_rt_37,
      O => Fix32u_to_FP32_N359
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_17_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(16),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_17_rt_37,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(17)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_16_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(15),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_16_rt_35,
      O => Fix32u_to_FP32_N358
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_16_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(15),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_16_rt_35,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(16)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_15_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(14),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_15_rt_33,
      O => Fix32u_to_FP32_N357
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_15_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(14),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_15_rt_33,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(15)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_14_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(13),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_14_rt_31,
      O => Fix32u_to_FP32_N356
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_14_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(13),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_14_rt_31,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(14)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_13_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(12),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_13_rt_29,
      O => Fix32u_to_FP32_N355
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_13_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(12),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_13_rt_29,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(13)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_12_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(11),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_12_rt_27,
      O => Fix32u_to_FP32_N354
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_12_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(11),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_12_rt_27,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(12)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_11_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(10),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_11_rt_25,
      O => Fix32u_to_FP32_N353
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_11_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(10),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_11_rt_25,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(11)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_10_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(9),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_10_rt_23,
      O => Fix32u_to_FP32_N352
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_10_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(9),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_10_rt_23,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(10)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_9_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(8),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_9_rt_60,
      O => Fix32u_to_FP32_N351
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_9_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(8),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_9_rt_60,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(9)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_8_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(7),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_8_rt_58,
      O => Fix32u_to_FP32_N350
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_8_rt_58,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(8)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_7_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(6),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_7_rt_56,
      O => Fix32u_to_FP32_N349
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(6),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_7_rt_56,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(7)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_6_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(5),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_6_rt_54,
      O => Fix32u_to_FP32_N348
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(5),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_6_rt_54,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(6)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_5_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(4),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_5_rt_52,
      O => Fix32u_to_FP32_N347
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(4),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_5_rt_52,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(5)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_4_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(3),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_4_rt_50,
      O => Fix32u_to_FP32_N346
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(3),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_4_rt_50,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(4)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_3_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(2),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_3_rt_48,
      O => Fix32u_to_FP32_N345
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(2),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_3_rt_48,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(3)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_2_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(1),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_2_rt_46,
      O => Fix32u_to_FP32_N344
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(1),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_2_rt_46,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(2)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_1_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(0),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_1_rt_43,
      O => Fix32u_to_FP32_N343
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(0),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_cy_1_rt_43,
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(1)
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      LI => Fix32u_to_FP32_Madd_rfract_addsub0000_lut(0),
      O => Fix32u_to_FP32_N342
    );
  Fix32u_to_FP32_Madd_rfract_addsub0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => NlwRenamedSig_OI_TX_MOSI_DREM(0),
      S => Fix32u_to_FP32_Madd_rfract_addsub0000_lut(0),
      O => Fix32u_to_FP32_Madd_rfract_addsub0000_cy(0)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_xor_9_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(8),
      LI => Fix32u_to_FP32_Madd_lcl_sum_add0000_xor_9_rt_20,
      O => Fix32u_to_FP32_lcl_sum_add0000(9)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_xor_8_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(7),
      LI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy_8_rt_11,
      O => Fix32u_to_FP32_lcl_sum_add0000(8)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_cy_8_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(7),
      DI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      S => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy_8_rt_11,
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(8)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_xor_7_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(6),
      LI => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(7),
      O => Fix32u_to_FP32_lcl_sum_add0000(7)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_cy_7_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(6),
      DI => Fix32u_to_FP32_fp_data2(7),
      S => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(7),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(7)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_lut_7_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(7),
      I1 => Fix32u_to_FP32_fp_data2(7),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(7)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_xor_6_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(5),
      LI => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(6),
      O => Fix32u_to_FP32_lcl_sum_add0000(6)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_cy_6_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(5),
      DI => Fix32u_to_FP32_fp_data2(6),
      S => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(6),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(6)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_lut_6_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(6),
      I1 => Fix32u_to_FP32_fp_data2(6),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(6)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_xor_5_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(4),
      LI => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(5),
      O => Fix32u_to_FP32_lcl_sum_add0000(5)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_cy_5_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(4),
      DI => Fix32u_to_FP32_fp_data2(5),
      S => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(5),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(5)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_lut_5_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(5),
      I1 => Fix32u_to_FP32_fp_data2(5),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(5)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_xor_4_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(3),
      LI => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(4),
      O => Fix32u_to_FP32_lcl_sum_add0000(4)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_cy_4_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(3),
      DI => Fix32u_to_FP32_fp_data2(4),
      S => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(4),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(4)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_lut_4_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(4),
      I1 => Fix32u_to_FP32_fp_data2(4),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(4)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_xor_3_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(2),
      LI => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(3),
      O => Fix32u_to_FP32_lcl_sum_add0000(3)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_cy_3_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(2),
      DI => Fix32u_to_FP32_fp_data2(3),
      S => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(3),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(3)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_lut_3_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(3),
      I1 => Fix32u_to_FP32_fp_data2(3),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(3)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_xor_2_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(1),
      LI => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(2),
      O => Fix32u_to_FP32_lcl_sum_add0000(2)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_cy_2_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(1),
      DI => Fix32u_to_FP32_fp_data2(2),
      S => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(2),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(2)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_lut_2_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(2),
      I1 => Fix32u_to_FP32_fp_data2(2),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(2)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_xor_1_Q : XORCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(0),
      LI => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(1),
      O => Fix32u_to_FP32_lcl_sum_add0000(1)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_cy_1_Q : MUXCY
    port map (
      CI => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(0),
      DI => Fix32u_to_FP32_fp_data2(1),
      S => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(1),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(1)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_lut_1_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(1),
      I1 => Fix32u_to_FP32_fp_data2(1),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(1)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_xor_0_Q : XORCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      LI => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(0),
      O => Fix32u_to_FP32_lcl_sum_add0000(0)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_cy_0_Q : MUXCY
    port map (
      CI => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      DI => Fix32u_to_FP32_fp_data2(0),
      S => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(0),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_cy(0)
    );
  Fix32u_to_FP32_Madd_lcl_sum_add0000_lut_0_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => RX_EXP(0),
      I1 => Fix32u_to_FP32_fp_data2(0),
      O => Fix32u_to_FP32_Madd_lcl_sum_add0000_lut(0)
    );
  Fix32u_to_FP32_stage4_dval : FDCE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      CLR => ARESET,
      D => Fix32u_to_FP32_stage3_dval,
      Q => Fix32u_to_FP32_stage4_dval_1323
    );
  Fix32u_to_FP32_fp_data4_slv_22 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(22),
      Q => TX_MOSI_DATA(22)
    );
  Fix32u_to_FP32_fp_data4_slv_21 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(21),
      Q => TX_MOSI_DATA(21)
    );
  Fix32u_to_FP32_fp_data4_slv_20 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(20),
      Q => TX_MOSI_DATA(20)
    );
  Fix32u_to_FP32_fp_data4_slv_19 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(19),
      Q => TX_MOSI_DATA(19)
    );
  Fix32u_to_FP32_fp_data4_slv_18 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(18),
      Q => TX_MOSI_DATA(18)
    );
  Fix32u_to_FP32_fp_data4_slv_17 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(17),
      Q => TX_MOSI_DATA(17)
    );
  Fix32u_to_FP32_fp_data4_slv_16 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(16),
      Q => TX_MOSI_DATA(16)
    );
  Fix32u_to_FP32_fp_data4_slv_15 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(15),
      Q => TX_MOSI_DATA(15)
    );
  Fix32u_to_FP32_fp_data4_slv_14 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(14),
      Q => TX_MOSI_DATA(14)
    );
  Fix32u_to_FP32_fp_data4_slv_13 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(13),
      Q => TX_MOSI_DATA(13)
    );
  Fix32u_to_FP32_fp_data4_slv_12 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(12),
      Q => TX_MOSI_DATA(12)
    );
  Fix32u_to_FP32_fp_data4_slv_11 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(11),
      Q => TX_MOSI_DATA(11)
    );
  Fix32u_to_FP32_fp_data4_slv_10 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(10),
      Q => TX_MOSI_DATA(10)
    );
  Fix32u_to_FP32_fp_data4_slv_9 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(9),
      Q => TX_MOSI_DATA(9)
    );
  Fix32u_to_FP32_fp_data4_slv_8 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(8),
      Q => TX_MOSI_DATA(8)
    );
  Fix32u_to_FP32_fp_data4_slv_7 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(7),
      Q => TX_MOSI_DATA(7)
    );
  Fix32u_to_FP32_fp_data4_slv_6 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(6),
      Q => TX_MOSI_DATA(6)
    );
  Fix32u_to_FP32_fp_data4_slv_5 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(5),
      Q => TX_MOSI_DATA(5)
    );
  Fix32u_to_FP32_fp_data4_slv_4 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(4),
      Q => TX_MOSI_DATA(4)
    );
  Fix32u_to_FP32_fp_data4_slv_3 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(3),
      Q => TX_MOSI_DATA(3)
    );
  Fix32u_to_FP32_fp_data4_slv_2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(2),
      Q => TX_MOSI_DATA(2)
    );
  Fix32u_to_FP32_fp_data4_slv_1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(1),
      Q => TX_MOSI_DATA(1)
    );
  Fix32u_to_FP32_fp_data4_slv_0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_fract3(0),
      Q => TX_MOSI_DATA(0)
    );
  Fix32u_to_FP32_sreset : FDP
    port map (
      C => CLK,
      D => Fix32u_to_FP32_temp_1324,
      PRE => ARESET,
      Q => Fix32u_to_FP32_sreset_1315
    );
  Fix32u_to_FP32_fp_data2_7 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_result0_7_mux0000_1275,
      Q => Fix32u_to_FP32_fp_data2(7)
    );
  Fix32u_to_FP32_fp_data2_6 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_result0_6_mux0000,
      Q => Fix32u_to_FP32_fp_data2(6)
    );
  Fix32u_to_FP32_fp_data2_5 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_result0_5_mux0000,
      Q => Fix32u_to_FP32_fp_data2(5)
    );
  Fix32u_to_FP32_fp_data2_4 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_result0_4_mux0000,
      Q => Fix32u_to_FP32_fp_data2(4)
    );
  Fix32u_to_FP32_fp_data2_3 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_result0_3_mux0000_1263,
      Q => Fix32u_to_FP32_fp_data2(3)
    );
  Fix32u_to_FP32_fp_data2_2 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_result0_2_mux0000_1261,
      Q => Fix32u_to_FP32_fp_data2(2)
    );
  Fix32u_to_FP32_fp_data2_1 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_result0_1_mux0000,
      Q => Fix32u_to_FP32_fp_data2(1)
    );
  Fix32u_to_FP32_fp_data2_0 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_result0_0_mux0000,
      Q => Fix32u_to_FP32_fp_data2(0)
    );
  Fix32u_to_FP32_exp3_full_8 : FDE
    port map (
      C => CLK,
      CE => Fix32u_to_FP32_convert_ce,
      D => Fix32u_to_FP32_lcl_sum_add0000(9),
      Q => Fix32u_to_FP32_exp3_full(8)
    );
  Fix32u_to_FP32_hold_dval : FDC
    port map (
      C => CLK,
      CLR => ARESET,
      D => Fix32u_to_FP32_hold_dval_and0000,
      Q => Fix32u_to_FP32_hold_dval_1243
    );
  Fix32u_to_FP32_temp : FDP
    port map (
      C => CLK,
      D => NlwRenamedSig_OI_TX_MOSI_DATA(31),
      PRE => ARESET,
      Q => Fix32u_to_FP32_temp_1324
    );
  Fix32u_to_FP32_ce_reg : FD
    port map (
      C => CLK,
      D => Fix32u_to_FP32_convert_ce,
      Q => Fix32u_to_FP32_ce_reg_1142
    );
  Fix32u_to_FP32_XST_VCC : VCC
    port map (
      P => NlwRenamedSig_OI_TX_MOSI_DREM(0)
    );
  Fix32u_to_FP32_XST_GND : GND
    port map (
      G => NlwRenamedSig_OI_TX_MOSI_DATA(31)
    );

end STRUCTURE;

