var g_data = {"18":{"st":"inst","pa":0,"n":"/tb_top/dut/formal_if_inst","l":"SystemVerilog","sn":14,"du":{"n":"work.cpu_formal_if","s":15,"b":1},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"dut","s":17,"b":1},{"n":"formal_if_inst","s":18,"z":1}],"loc":{"cp":50.00,"data":{"b":[2,0,1],"a":[1,1,1]}}},"20":{"st":"inst","pa":0,"n":"/tb_top/dut/processor_inst/CPU_control","l":"Verilog","sn":18,"du":{"n":"work.CPU_controller","s":7,"b":1},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"dut","s":17,"b":1},{"n":"processor_inst","s":19,"b":1},{"n":"CPU_control","s":20,"z":1}],"loc":{"cp":81.45,"data":{"s":[22,20,1],"b":[21,17,1],"fc":[11,8,1],"fe":[16,13,1]}}},"21":{"st":"inst","pa":0,"n":"/tb_top/dut/processor_inst/PC","l":"Verilog","sn":18,"du":{"n":"work.program_counter","s":8,"b":1},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"dut","s":17,"b":1},{"n":"processor_inst","s":19,"b":1},{"n":"PC","s":21,"z":1}],"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1]}}},"22":{"st":"inst","pa":0,"n":"/tb_top/dut/processor_inst/JALR_PC_source_select","l":"Verilog","sn":18,"du":{"n":"work.multiplexor","s":9,"b":1},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"dut","s":17,"b":1},{"n":"processor_inst","s":19,"b":1},{"n":"JALR_PC_source_select","s":22,"z":1}],"loc":{"cp":100.00,"data":{"s":[1,1,1],"b":[2,2,1]}}},"23":{"st":"inst","pa":0,"n":"/tb_top/dut/processor_inst/branch_adder","l":"Verilog","sn":18,"du":{"n":"work.adder","s":10,"b":1},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"dut","s":17,"b":1},{"n":"processor_inst","s":19,"b":1},{"n":"branch_adder","s":23,"z":1}],"loc":{"cp":100.00,"data":{"s":[1,1,1]}}},"24":{"st":"inst","pa":0,"n":"/tb_top/dut/processor_inst/PC_value","l":"Verilog","sn":18,"du":{"n":"work.multiplexor","s":9,"b":1},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"dut","s":17,"b":1},{"n":"processor_inst","s":19,"b":1},{"n":"PC_value","s":24,"z":1}],"loc":{"cp":100.00,"data":{"s":[1,1,1],"b":[2,2,1]}}},"25":{"st":"inst","pa":0,"n":"/tb_top/dut/processor_inst/increment_adder","l":"Verilog","sn":18,"du":{"n":"work.adder","s":10,"b":1},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"dut","s":17,"b":1},{"n":"processor_inst","s":19,"b":1},{"n":"increment_adder","s":25,"z":1}],"loc":{"cp":100.00,"data":{"s":[1,1,1]}}},"26":{"st":"inst","pa":0,"n":"/tb_top/dut/processor_inst/ALU_operand_2","l":"Verilog","sn":18,"du":{"n":"work.multiplexor","s":9,"b":1},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"dut","s":17,"b":1},{"n":"processor_inst","s":19,"b":1},{"n":"ALU_operand_2","s":26,"z":1}],"loc":{"cp":100.00,"data":{"s":[1,1,1],"b":[2,2,1]}}},"27":{"st":"inst","pa":0,"n":"/tb_top/dut/processor_inst/RF","l":"Verilog","sn":18,"du":{"n":"work.register_file","s":11,"b":1},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"dut","s":17,"b":1},{"n":"processor_inst","s":19,"b":1},{"n":"RF","s":27,"z":1}],"loc":{"cp":92.20,"data":{"s":[11,10,1],"b":[7,6,1],"fc":[4,4,1]}}},"28":{"st":"inst","pa":0,"n":"/tb_top/dut/processor_inst/IMM","l":"Verilog","sn":18,"du":{"n":"work.imm_gen","s":12,"b":1},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"dut","s":17,"b":1},{"n":"processor_inst","s":19,"b":1},{"n":"IMM","s":28,"z":1}],"loc":{"cp":84.65,"data":{"s":[16,13,1],"b":[11,8,1],"fc":[2,2,1]}}},"29":{"st":"inst","pa":0,"n":"/tb_top/dut/processor_inst/ALU_instance","l":"Verilog","sn":18,"du":{"n":"work.ALU","s":13,"b":1},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"dut","s":17,"b":1},{"n":"processor_inst","s":19,"b":1},{"n":"ALU_instance","s":29,"z":1}],"loc":{"cp":95.86,"data":{"s":[14,13,1],"b":[19,18,1],"fc":[3,3,1]}}},"30":{"st":"inst","pa":0,"n":"/tb_top/dut/processor_inst/ALU_control","l":"Verilog","sn":18,"du":{"n":"work.ALU_controller","s":14,"b":1},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"dut","s":17,"b":1},{"n":"processor_inst","s":19,"b":1},{"n":"ALU_control","s":30,"z":1}],"loc":{"cp":91.63,"data":{"s":[15,13,1],"b":[17,15,1],"fc":[2,2,1]}}},"19":{"st":"inst","pa":0,"n":"/tb_top/dut/processor_inst","l":"Verilog","sn":17,"du":{"n":"work.processor","s":6,"b":1},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"dut","s":17,"b":1},{"n":"processor_inst","s":19,"z":1}],"children":[{"n":"ALU_control","id":30,"zf":1,"tc":91.63,"s":86.66,"b":88.23,"fc":100.00},{"n":"ALU_instance","id":29,"zf":1,"tc":95.86,"s":92.85,"b":94.73,"fc":100.00},{"n":"IMM","id":28,"zf":1,"tc":84.65,"s":81.25,"b":72.72,"fc":100.00},{"n":"RF","id":27,"zf":1,"tc":92.20,"s":90.90,"b":85.71,"fc":100.00},{"n":"ALU_operand_2","id":26,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"increment_adder","id":25,"zf":1,"tc":100.00,"s":100.00},{"n":"PC_value","id":24,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"branch_adder","id":23,"zf":1,"tc":100.00,"s":100.00},{"n":"JALR_PC_source_select","id":22,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"PC","id":21,"zf":1,"tc":100.00,"s":100.00,"b":100.00},{"n":"CPU_control","id":20,"zf":1,"tc":81.45,"s":90.90,"b":80.95,"fc":72.72,"fe":81.25}],"rec":{"cp":85.55,"data":{"s":[98,88],"b":[93,81],"fc":[22,19],"fe":[19,15]}},"loc":{"cp":82.77,"data":{"s":[12,11,1],"b":[10,9,1],"fe":[3,2,1]}}},"17":{"st":"inst","pa":0,"n":"/tb_top/dut","l":"Verilog","sn":14,"du":{"n":"work.cpu_top","s":5,"b":0},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"dut","s":17,"z":1}],"children":[{"n":"processor_inst","id":19,"zf":1,"tc":85.55,"s":89.79,"b":87.09,"fc":86.36,"fe":78.94},{"n":"formal_if_inst","id":18,"zf":1,"tc":50.00,"b":0.00,"a":100.00}],"rec":{"cp":88.07,"data":{"s":[98,88],"b":[95,81],"fc":[22,19],"fe":[19,15],"a":[1,1]}}},"31":{"st":"inst","pa":0,"n":"/tb_top/instr_mem","l":"Verilog","sn":14,"du":{"n":"work.instruction_memory","s":3,"b":1},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"instr_mem","s":31,"z":1}],"loc":{"cp":100.00,"data":{"s":[5,5,1]}}},"32":{"st":"inst","pa":0,"n":"/tb_top/data_mem","l":"Verilog","sn":14,"du":{"n":"work.data_memory","s":4,"b":1},"bc":[{"n":"tb_top","s":16,"b":1},{"n":"data_mem","s":32,"z":1}],"loc":{"cp":71.66,"data":{"s":[6,5,1],"b":[5,3,1]}}},"16":{"st":"inst","pa":0,"n":"/tb_top","l":"Verilog","sn":14,"du":{"n":"work.tb_top","s":2,"b":1},"bc":[{"n":"tb_top","s":16,"z":1}],"children":[{"n":"data_mem","id":32,"zf":1,"tc":71.66,"s":83.33,"b":60.00},{"n":"instr_mem","id":31,"zf":1,"tc":100.00,"s":100.00},{"n":"dut","id":17,"zf":1,"tc":88.07,"s":89.79,"b":85.26,"fc":86.36,"fe":78.94,"a":100.00}],"rec":{"cp":85.64,"data":{"s":[135,118],"b":[110,91],"fc":[24,19],"fe":[19,15],"a":[1,1]}},"loc":{"cp":48.97,"data":{"s":[26,20,1],"b":[10,7,1],"fc":[2,0,1]}}},"13":{"st":"du","pa":0,"n":"work.ALU","l":"Verilog","sn":25,"one_inst":29,"loc":{"cp":95.86,"data":{"s":[14,13,1],"b":[19,18,1],"fc":[3,3,1]}}},"14":{"st":"du","pa":0,"n":"work.ALU_controller","l":"Verilog","sn":26,"one_inst":30,"loc":{"cp":91.63,"data":{"s":[15,13,1],"b":[17,15,1],"fc":[2,2,1]}}},"7":{"st":"du","pa":0,"n":"work.CPU_controller","l":"Verilog","sn":19,"one_inst":20,"loc":{"cp":81.45,"data":{"s":[22,20,1],"b":[21,17,1],"fc":[11,8,1],"fe":[16,13,1]}}},"10":{"st":"du","pa":0,"n":"work.adder","l":"Verilog","sn":22,"loc":{"cp":100.00,"data":{"s":[1,1,1]}}},"15":{"st":"du","pa":0,"n":"work.cpu_formal_if","l":"SystemVerilog","sn":27,"one_inst":18,"loc":{"cp":50.00,"data":{"b":[2,0,1],"a":[1,1,1]}}},"4":{"st":"du","pa":0,"n":"work.data_memory","l":"Verilog","sn":16,"one_inst":32,"loc":{"cp":71.66,"data":{"s":[6,5,1],"b":[5,3,1]}}},"12":{"st":"du","pa":0,"n":"work.imm_gen","l":"Verilog","sn":24,"one_inst":28,"loc":{"cp":84.65,"data":{"s":[16,13,1],"b":[11,8,1],"fc":[2,2,1]}}},"3":{"st":"du","pa":0,"n":"work.instruction_memory","l":"Verilog","sn":15,"one_inst":31,"loc":{"cp":100.00,"data":{"s":[5,5,1]}}},"9":{"st":"du","pa":0,"n":"work.multiplexor","l":"Verilog","sn":21,"loc":{"cp":100.00,"data":{"s":[1,1,1],"b":[2,2,1]}}},"6":{"st":"du","pa":0,"n":"work.processor","l":"Verilog","sn":18,"one_inst":19,"loc":{"cp":82.77,"data":{"s":[12,11,1],"b":[10,9,1],"fe":[3,2,1]}}},"8":{"st":"du","pa":0,"n":"work.program_counter","l":"Verilog","sn":20,"one_inst":21,"loc":{"cp":100.00,"data":{"s":[3,3,1],"b":[2,2,1]}}},"11":{"st":"du","pa":0,"n":"work.register_file","l":"Verilog","sn":23,"one_inst":27,"loc":{"cp":92.20,"data":{"s":[11,10,1],"b":[7,6,1],"fc":[4,4,1]}}},"2":{"st":"du","pa":0,"n":"work.tb_top","l":"Verilog","sn":14,"one_inst":16,"loc":{"cp":48.97,"data":{"s":[26,20,1],"b":[10,7,1],"fc":[2,0,1]}}}};
processSummaryData(g_data);