

================================================================
== Vitis HLS Report for 'snn_get_synaptic_conductances_Pipeline_input_synapses_cache'
================================================================
* Date:           Thu Mar  7 19:18:24 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        proj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  4.057 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.320 us|  0.320 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- input_synapses_cache  |        6|        6|         2|          1|          1|     6|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.05>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %y"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y_1 = load i3 %y" [src/snn_izhikevich.h:150]   --->   Operation 8 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.65ns)   --->   "%icmp_ln150 = icmp_eq  i3 %y_1, i3 6" [src/snn_izhikevich.h:150]   --->   Operation 10 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.65ns)   --->   "%add_ln150 = add i3 %y_1, i3 1" [src/snn_izhikevich.h:150]   --->   Operation 11 'add' 'add_ln150' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %icmp_ln150, void %for.inc.split, void %for.body9.preheader.exitStub" [src/snn_izhikevich.h:150]   --->   Operation 12 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i3 %y_1" [src/snn_izhikevich.h:151]   --->   Operation 13 'zext' 'zext_ln151' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln151 = add i4 %zext_ln151, i4 6" [src/snn_izhikevich.h:151]   --->   Operation 14 'add' 'add_ln151' <Predicate = (!icmp_ln150)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln151_1 = zext i4 %add_ln151" [src/snn_izhikevich.h:151]   --->   Operation 15 'zext' 'zext_ln151_1' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%synapse_s_mem_addr = getelementptr i32 %synapse_s_mem, i64 0, i64 %zext_ln151_1" [src/snn_izhikevich.h:151]   --->   Operation 16 'getelementptr' 'synapse_s_mem_addr' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%synapse_s_mem_load = load i4 %synapse_s_mem_addr" [src/snn_izhikevich.h:151]   --->   Operation 17 'load' 'synapse_s_mem_load' <Predicate = (!icmp_ln150)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 18 [1/1] (1.87ns)   --->   "%switch_ln151 = switch i3 %y_1, void %arrayidx3.case.5, i3 0, void %arrayidx3.case.0, i3 1, void %arrayidx3.case.1, i3 2, void %arrayidx3.case.2, i3 3, void %arrayidx3.case.3, i3 4, void %arrayidx3.case.4" [src/snn_izhikevich.h:151]   --->   Operation 18 'switch' 'switch_ln151' <Predicate = (!icmp_ln150)> <Delay = 1.87>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln150 = store i3 %add_ln150, i3 %y" [src/snn_izhikevich.h:150]   --->   Operation 19 'store' 'store_ln150' <Predicate = (!icmp_ln150)> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln150 = br void %for.inc" [src/snn_izhikevich.h:150]   --->   Operation 20 'br' 'br_ln150' <Predicate = (!icmp_ln150)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln150)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln140 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [src/snn_izhikevich.h:140]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/snn_izhikevich.h:150]   --->   Operation 22 'specloopname' 'specloopname_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (2.32ns)   --->   "%synapse_s_mem_load = load i4 %synapse_s_mem_addr" [src/snn_izhikevich.h:151]   --->   Operation 23 'load' 'synapse_s_mem_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %synapse_s_mem_load, i32 %snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6" [src/snn_izhikevich.h:151]   --->   Operation 24 'store' 'store_ln151' <Predicate = (y_1 == 4)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx3.exit" [src/snn_izhikevich.h:151]   --->   Operation 25 'br' 'br_ln151' <Predicate = (y_1 == 4)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %synapse_s_mem_load, i32 %snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7" [src/snn_izhikevich.h:151]   --->   Operation 26 'store' 'store_ln151' <Predicate = (y_1 == 3)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx3.exit" [src/snn_izhikevich.h:151]   --->   Operation 27 'br' 'br_ln151' <Predicate = (y_1 == 3)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %synapse_s_mem_load, i32 %snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8" [src/snn_izhikevich.h:151]   --->   Operation 28 'store' 'store_ln151' <Predicate = (y_1 == 2)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx3.exit" [src/snn_izhikevich.h:151]   --->   Operation 29 'br' 'br_ln151' <Predicate = (y_1 == 2)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %synapse_s_mem_load, i32 %snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9" [src/snn_izhikevich.h:151]   --->   Operation 30 'store' 'store_ln151' <Predicate = (y_1 == 1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx3.exit" [src/snn_izhikevich.h:151]   --->   Operation 31 'br' 'br_ln151' <Predicate = (y_1 == 1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %synapse_s_mem_load, i32 %snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11" [src/snn_izhikevich.h:151]   --->   Operation 32 'store' 'store_ln151' <Predicate = (y_1 == 0)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx3.exit" [src/snn_izhikevich.h:151]   --->   Operation 33 'br' 'br_ln151' <Predicate = (y_1 == 0)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln151 = store i32 %synapse_s_mem_load, i32 %snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10" [src/snn_izhikevich.h:151]   --->   Operation 34 'store' 'store_ln151' <Predicate = (y_1 == 7) | (y_1 == 6) | (y_1 == 5)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln151 = br void %arrayidx3.exit" [src/snn_izhikevich.h:151]   --->   Operation 35 'br' 'br_ln151' <Predicate = (y_1 == 7) | (y_1 == 6) | (y_1 == 5)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ synapse_s_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                       (alloca           ) [ 010]
store_ln0               (store            ) [ 000]
br_ln0                  (br               ) [ 000]
y_1                     (load             ) [ 011]
specpipeline_ln0        (specpipeline     ) [ 000]
icmp_ln150              (icmp             ) [ 010]
add_ln150               (add              ) [ 000]
br_ln150                (br               ) [ 000]
zext_ln151              (zext             ) [ 000]
add_ln151               (add              ) [ 000]
zext_ln151_1            (zext             ) [ 000]
synapse_s_mem_addr      (getelementptr    ) [ 011]
switch_ln151            (switch           ) [ 000]
store_ln150             (store            ) [ 000]
br_ln150                (br               ) [ 000]
speclooptripcount_ln140 (speclooptripcount) [ 000]
specloopname_ln150      (specloopname     ) [ 000]
synapse_s_mem_load      (load             ) [ 000]
store_ln151             (store            ) [ 000]
br_ln151                (br               ) [ 000]
store_ln151             (store            ) [ 000]
br_ln151                (br               ) [ 000]
store_ln151             (store            ) [ 000]
br_ln151                (br               ) [ 000]
store_ln151             (store            ) [ 000]
br_ln151                (br               ) [ 000]
store_ln151             (store            ) [ 000]
br_ln151                (br               ) [ 000]
store_ln151             (store            ) [ 000]
br_ln151                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="synapse_s_mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="synapse_s_mem"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="y_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="synapse_s_mem_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="4" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="synapse_s_mem_addr/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="synapse_s_mem_load/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln0_store_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="1" slack="0"/>
<pin id="67" dir="0" index="1" bw="3" slack="0"/>
<pin id="68" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="y_1_load_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="3" slack="0"/>
<pin id="72" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="icmp_ln150_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="3" slack="0"/>
<pin id="75" dir="0" index="1" bw="2" slack="0"/>
<pin id="76" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln150/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="add_ln150_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln150/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="zext_ln151_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="add_ln151_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="0" index="1" bw="4" slack="0"/>
<pin id="92" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln151/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_ln151_1_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="4" slack="0"/>
<pin id="97" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151_1/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln150_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="3" slack="0"/>
<pin id="102" dir="0" index="1" bw="3" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln151_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln151_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="store_ln151_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="0"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln151_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln151_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln151_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="y_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="148" class="1005" name="y_1_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="1"/>
<pin id="150" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="155" class="1005" name="synapse_s_mem_addr_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="synapse_s_mem_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="32" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="77"><net_src comp="70" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="83"><net_src comp="70" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="88"><net_src comp="70" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="98"><net_src comp="89" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="104"><net_src comp="79" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="59" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="59" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="59" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="59" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="59" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="59" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="48" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="147"><net_src comp="141" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="151"><net_src comp="70" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="52" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="59" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11 | {2 }
	Port: snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9 | {2 }
	Port: snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8 | {2 }
	Port: snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7 | {2 }
	Port: snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6 | {2 }
	Port: snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10 | {2 }
 - Input state : 
	Port: snn_get_synaptic_conductances_Pipeline_input_synapses_cache : synapse_s_mem | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		y_1 : 1
		icmp_ln150 : 2
		add_ln150 : 2
		br_ln150 : 3
		zext_ln151 : 2
		add_ln151 : 3
		zext_ln151_1 : 4
		synapse_s_mem_addr : 5
		synapse_s_mem_load : 6
		switch_ln151 : 2
		store_ln150 : 3
	State 2
		store_ln151 : 1
		store_ln151 : 1
		store_ln151 : 1
		store_ln151 : 1
		store_ln151 : 1
		store_ln151 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |   add_ln150_fu_79  |    0    |    11   |
|          |   add_ln151_fu_89  |    0    |    13   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln150_fu_73  |    0    |    11   |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln151_fu_85  |    0    |    0    |
|          | zext_ln151_1_fu_95 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    35   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|synapse_s_mem_addr_reg_155|    4   |
|        y_1_reg_148       |    3   |
|         y_reg_141        |    3   |
+--------------------------+--------+
|           Total          |   10   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   35   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   10   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   10   |   44   |
+-----------+--------+--------+--------+
