INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coope/Documents/MSU-ECE-DSD/lab3/project_2/project_2.srcs/sources_1/imports/lab3/satadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module satadd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coope/Documents/MSU-ECE-DSD/lab3/tb_satadd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_satadd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coope/Documents/MSU-ECE-DSD/lab3/project_2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/coope/Documents/MSU-ECE-DSD/lab3/project_2/project_2.gen/sources_1/ip/ip_addsub/sim/ip_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ip_addsub'
