{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524707827791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524707827797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 25 19:57:07 2018 " "Processing started: Wed Apr 25 19:57:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524707827797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707827797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707827798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524707828879 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524707828880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mc_gr/desktop/367/13.1computer/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mc_gr/desktop/367/13.1computer/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842794 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707842794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842804 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707842804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer-computer_arch " "Found design unit 1: computer-computer_arch" {  } { { "computer.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/computer.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842817 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/computer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707842817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rw_96x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rw_96x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rw_96x8_sync-rw_96x8_sync_arch " "Found design unit 1: rw_96x8_sync-rw_96x8_sync_arch" {  } { { "rw_96x8_sync.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/rw_96x8_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842825 ""} { "Info" "ISGN_ENTITY_NAME" "1 rw_96x8_sync " "Found entity 1: rw_96x8_sync" {  } { { "rw_96x8_sync.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/rw_96x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707842825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_128x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_128x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_128x8_sync-rom_128x8_sync_arch " "Found design unit 1: rom_128x8_sync-rom_128x8_sync_arch" {  } { { "rom_128x8_sync.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/rom_128x8_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842836 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_128x8_sync " "Found entity 1: rom_128x8_sync" {  } { { "rom_128x8_sync.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/rom_128x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707842836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_arch " "Found design unit 1: memory-memory_arch" {  } { { "memory.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/memory.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842850 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707842850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_path-data_path_arch " "Found design unit 1: data_path-data_path_arch" {  } { { "data_path.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/data_path.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842861 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_path " "Found entity 1: data_path" {  } { { "data_path.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/data_path.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707842861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_arch " "Found design unit 1: cpu-cpu_arch" {  } { { "cpu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/cpu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842868 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707842868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "control_unit.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/control_unit.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842878 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/control_unit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707842878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 computer_TB-computer_TB_arch " "Found design unit 1: computer_TB-computer_TB_arch" {  } { { "computer_TB.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/computer_TB.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842884 ""} { "Info" "ISGN_ENTITY_NAME" "1 computer_TB " "Found entity 1: computer_TB" {  } { { "computer_TB.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/computer_TB.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707842884 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/mc_gr/Desktop/367/QuartusComputer/alu.vhd C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd " "File \"C:/Users/mc_gr/Desktop/367/QuartusComputer/alu.vhd\" is a duplicate of already analyzed file \"C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1524707842892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707842892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_prec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_prec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_prec-clock_div_prec_arch " "Found design unit 1: clock_div_prec-clock_div_prec_arch" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/clock_div_prec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842900 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_prec " "Found entity 1: clock_div_prec" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/clock_div_prec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707842900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_decoder-char_decoder_arch " "Found design unit 1: char_decoder-char_decoder_arch" {  } { { "char_decoder.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/char_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842909 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_decoder " "Found entity 1: char_decoder" {  } { { "char_decoder.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/char_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707842909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dflipflop-Dflipflop_arch " "Found design unit 1: Dflipflop-Dflipflop_arch" {  } { { "dflipflop.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/dflipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842917 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dflipflop " "Found entity 1: Dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707842917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707842917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524707843089 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_02 top.vhd(76) " "VHDL Signal Declaration warning at top.vhd(76): used implicit default value for signal \"port_in_02\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707843093 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_03 top.vhd(77) " "VHDL Signal Declaration warning at top.vhd(77): used implicit default value for signal \"port_in_03\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707843093 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_04 top.vhd(78) " "VHDL Signal Declaration warning at top.vhd(78): used implicit default value for signal \"port_in_04\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707843093 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_05 top.vhd(79) " "VHDL Signal Declaration warning at top.vhd(79): used implicit default value for signal \"port_in_05\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707843096 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_06 top.vhd(80) " "VHDL Signal Declaration warning at top.vhd(80): used implicit default value for signal \"port_in_06\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707843096 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_07 top.vhd(81) " "VHDL Signal Declaration warning at top.vhd(81): used implicit default value for signal \"port_in_07\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 81 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707843096 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_08 top.vhd(82) " "VHDL Signal Declaration warning at top.vhd(82): used implicit default value for signal \"port_in_08\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707843096 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_09 top.vhd(83) " "VHDL Signal Declaration warning at top.vhd(83): used implicit default value for signal \"port_in_09\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 83 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707843096 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_10 top.vhd(84) " "VHDL Signal Declaration warning at top.vhd(84): used implicit default value for signal \"port_in_10\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707843096 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_11 top.vhd(85) " "VHDL Signal Declaration warning at top.vhd(85): used implicit default value for signal \"port_in_11\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 85 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707843096 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_12 top.vhd(86) " "VHDL Signal Declaration warning at top.vhd(86): used implicit default value for signal \"port_in_12\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707843098 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_13 top.vhd(87) " "VHDL Signal Declaration warning at top.vhd(87): used implicit default value for signal \"port_in_13\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707843098 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_14 top.vhd(88) " "VHDL Signal Declaration warning at top.vhd(88): used implicit default value for signal \"port_in_14\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707843098 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_in_15 top.vhd(89) " "VHDL Signal Declaration warning at top.vhd(89): used implicit default value for signal \"port_in_15\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707843098 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_06 top.vhd(98) " "Verilog HDL or VHDL warning at top.vhd(98): object \"port_out_06\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524707843098 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_07 top.vhd(99) " "Verilog HDL or VHDL warning at top.vhd(99): object \"port_out_07\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524707843098 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_08 top.vhd(100) " "Verilog HDL or VHDL warning at top.vhd(100): object \"port_out_08\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524707843099 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_09 top.vhd(101) " "Verilog HDL or VHDL warning at top.vhd(101): object \"port_out_09\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524707843099 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_10 top.vhd(102) " "Verilog HDL or VHDL warning at top.vhd(102): object \"port_out_10\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 102 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524707843099 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_11 top.vhd(103) " "Verilog HDL or VHDL warning at top.vhd(103): object \"port_out_11\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524707843099 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_12 top.vhd(104) " "Verilog HDL or VHDL warning at top.vhd(104): object \"port_out_12\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524707843099 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_13 top.vhd(105) " "Verilog HDL or VHDL warning at top.vhd(105): object \"port_out_13\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524707843099 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_14 top.vhd(106) " "Verilog HDL or VHDL warning at top.vhd(106): object \"port_out_14\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524707843099 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_out_15 top.vhd(107) " "Verilog HDL or VHDL warning at top.vhd(107): object \"port_out_15\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524707843099 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_decoder char_decoder:H0 " "Elaborating entity \"char_decoder\" for hierarchy \"char_decoder:H0\"" {  } { { "top.vhd" "H0" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524707843136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_prec clock_div_prec:CD " "Elaborating entity \"clock_div_prec\" for hierarchy \"clock_div_prec:CD\"" {  } { { "top.vhd" "CD" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524707843150 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sel clock_div_prec.vhd(79) " "VHDL Process Statement warning at clock_div_prec.vhd(79): signal \"Sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/clock_div_prec.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1524707843150 "|top|clock_div_prec:CD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sel clock_div_prec.vhd(81) " "VHDL Process Statement warning at clock_div_prec.vhd(81): signal \"Sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/clock_div_prec.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1524707843150 "|top|clock_div_prec:CD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sel clock_div_prec.vhd(83) " "VHDL Process Statement warning at clock_div_prec.vhd(83): signal \"Sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/clock_div_prec.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1524707843150 "|top|clock_div_prec:CD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sel clock_div_prec.vhd(85) " "VHDL Process Statement warning at clock_div_prec.vhd(85): signal \"Sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/clock_div_prec.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1524707843153 "|top|clock_div_prec:CD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "max_count clock_div_prec.vhd(96) " "VHDL Process Statement warning at clock_div_prec.vhd(96): signal \"max_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/clock_div_prec.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1524707843153 "|top|clock_div_prec:CD"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count clock_div_prec.vhd(96) " "VHDL Process Statement warning at clock_div_prec.vhd(96): signal \"Count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/clock_div_prec.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1524707843153 "|top|clock_div_prec:CD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dflipflop clock_div_prec:CD\|Dflipflop:D0 " "Elaborating entity \"Dflipflop\" for hierarchy \"clock_div_prec:CD\|Dflipflop:D0\"" {  } { { "clock_div_prec.vhd" "D0" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/clock_div_prec.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524707843154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer computer:COMP " "Elaborating entity \"computer\" for hierarchy \"computer:COMP\"" {  } { { "top.vhd" "COMP" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/top.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524707843223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu computer:COMP\|cpu:CPU_PROC " "Elaborating entity \"cpu\" for hierarchy \"computer:COMP\|cpu:CPU_PROC\"" {  } { { "computer.vhd" "CPU_PROC" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/computer.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524707843227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit computer:COMP\|cpu:CPU_PROC\|control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"computer:COMP\|cpu:CPU_PROC\|control_unit:CU\"" {  } { { "cpu.vhd" "CU" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/cpu.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524707843233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path computer:COMP\|cpu:CPU_PROC\|data_path:DP " "Elaborating entity \"data_path\" for hierarchy \"computer:COMP\|cpu:CPU_PROC\|data_path:DP\"" {  } { { "cpu.vhd" "DP" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/cpu.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524707843235 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CCR data_path.vhd(35) " "Verilog HDL or VHDL warning at data_path.vhd(35): object \"CCR\" assigned a value but never read" {  } { { "data_path.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/data_path.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524707843239 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "NZVC data_path.vhd(38) " "VHDL Signal Declaration warning at data_path.vhd(38): used implicit default value for signal \"NZVC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "data_path.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/data_path.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707843239 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CCR_Result data_path.vhd(155) " "VHDL Process Statement warning at data_path.vhd(155): inferring latch(es) for signal or variable \"CCR_Result\", which holds its previous value in one or more paths through the process" {  } { { "data_path.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/data_path.vhd" 155 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1524707843239 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Result\[0\] data_path.vhd(155) " "Inferred latch for \"CCR_Result\[0\]\" at data_path.vhd(155)" {  } { { "data_path.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/data_path.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843240 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Result\[1\] data_path.vhd(155) " "Inferred latch for \"CCR_Result\[1\]\" at data_path.vhd(155)" {  } { { "data_path.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/data_path.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843240 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Result\[2\] data_path.vhd(155) " "Inferred latch for \"CCR_Result\[2\]\" at data_path.vhd(155)" {  } { { "data_path.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/data_path.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843240 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Result\[3\] data_path.vhd(155) " "Inferred latch for \"CCR_Result\[3\]\" at data_path.vhd(155)" {  } { { "data_path.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/data_path.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843240 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1 " "Elaborating entity \"alu\" for hierarchy \"computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\"" {  } { { "data_path.vhd" "ALU_1" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/data_path.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524707843241 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Result alu.vhd(20) " "VHDL Process Statement warning at alu.vhd(20): inferring latch(es) for signal or variable \"ALU_Result\", which holds its previous value in one or more paths through the process" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1524707843243 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP|alu:ALU_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NZVC alu.vhd(20) " "VHDL Process Statement warning at alu.vhd(20): inferring latch(es) for signal or variable \"NZVC\", which holds its previous value in one or more paths through the process" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1524707843243 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[0\] alu.vhd(20) " "Inferred latch for \"NZVC\[0\]\" at alu.vhd(20)" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843243 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[1\] alu.vhd(20) " "Inferred latch for \"NZVC\[1\]\" at alu.vhd(20)" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843243 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[2\] alu.vhd(20) " "Inferred latch for \"NZVC\[2\]\" at alu.vhd(20)" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843243 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NZVC\[3\] alu.vhd(20) " "Inferred latch for \"NZVC\[3\]\" at alu.vhd(20)" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843243 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[0\] alu.vhd(20) " "Inferred latch for \"ALU_Result\[0\]\" at alu.vhd(20)" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843243 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[1\] alu.vhd(20) " "Inferred latch for \"ALU_Result\[1\]\" at alu.vhd(20)" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843243 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[2\] alu.vhd(20) " "Inferred latch for \"ALU_Result\[2\]\" at alu.vhd(20)" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843243 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[3\] alu.vhd(20) " "Inferred latch for \"ALU_Result\[3\]\" at alu.vhd(20)" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843243 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[4\] alu.vhd(20) " "Inferred latch for \"ALU_Result\[4\]\" at alu.vhd(20)" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843243 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[5\] alu.vhd(20) " "Inferred latch for \"ALU_Result\[5\]\" at alu.vhd(20)" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843243 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[6\] alu.vhd(20) " "Inferred latch for \"ALU_Result\[6\]\" at alu.vhd(20)" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843243 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP|alu:ALU_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Result\[7\] alu.vhd(20) " "Inferred latch for \"ALU_Result\[7\]\" at alu.vhd(20)" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707843244 "|top|computer:COMP|cpu:CPU_PROC|data_path:DP|alu:ALU_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory computer:COMP\|memory:MEMORY_PROC " "Elaborating entity \"memory\" for hierarchy \"computer:COMP\|memory:MEMORY_PROC\"" {  } { { "computer.vhd" "MEMORY_PROC" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/computer.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524707843245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_128x8_sync computer:COMP\|memory:MEMORY_PROC\|rom_128x8_sync:ROM " "Elaborating entity \"rom_128x8_sync\" for hierarchy \"computer:COMP\|memory:MEMORY_PROC\|rom_128x8_sync:ROM\"" {  } { { "memory.vhd" "ROM" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/memory.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524707843250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_96x8_sync computer:COMP\|memory:MEMORY_PROC\|rw_96x8_sync:RW " "Elaborating entity \"rw_96x8_sync\" for hierarchy \"computer:COMP\|memory:MEMORY_PROC\|rw_96x8_sync:RW\"" {  } { { "memory.vhd" "RW" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/memory.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524707843254 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[0\] " "LATCH primitive \"computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[0\]\" is permanently enabled" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524707843830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[1\] " "LATCH primitive \"computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[1\]\" is permanently enabled" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524707843830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[2\] " "LATCH primitive \"computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[2\]\" is permanently enabled" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524707843830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[3\] " "LATCH primitive \"computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[3\]\" is permanently enabled" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524707843830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[4\] " "LATCH primitive \"computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[4\]\" is permanently enabled" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524707843830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[5\] " "LATCH primitive \"computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[5\]\" is permanently enabled" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524707843830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[6\] " "LATCH primitive \"computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[6\]\" is permanently enabled" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524707843830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[7\] " "LATCH primitive \"computer:COMP\|cpu:CPU_PROC\|data_path:DP\|alu:ALU_1\|ALU_Result\[7\]\" is permanently enabled" {  } { { "../13.1Computer/alu.vhd" "" { Text "C:/Users/mc_gr/Desktop/367/13.1Computer/alu.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524707843830 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "computer:COMP\|memory:MEMORY_PROC\|rw_96x8_sync:RW\|RW_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"computer:COMP\|memory:MEMORY_PROC\|rw_96x8_sync:RW\|RW_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1524707844021 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1524707844021 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1524707844021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "computer:COMP\|memory:MEMORY_PROC\|rw_96x8_sync:RW\|altsyncram:RW_rtl_0 " "Elaborated megafunction instantiation \"computer:COMP\|memory:MEMORY_PROC\|rw_96x8_sync:RW\|altsyncram:RW_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524707844147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "computer:COMP\|memory:MEMORY_PROC\|rw_96x8_sync:RW\|altsyncram:RW_rtl_0 " "Instantiated megafunction \"computer:COMP\|memory:MEMORY_PROC\|rw_96x8_sync:RW\|altsyncram:RW_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524707844147 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524707844147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m0q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m0q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m0q1 " "Found entity 1: altsyncram_m0q1" {  } { { "db/altsyncram_m0q1.tdf" "" { Text "C:/Users/mc_gr/Desktop/367/QuartusComputer/db/altsyncram_m0q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524707844212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707844212 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524707844720 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524707845056 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524707845648 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524707845648 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "372 " "Implemented 372 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524707845802 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524707845802 ""} { "Info" "ICUT_CUT_TM_LCELLS" "282 " "Implemented 282 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524707845802 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1524707845802 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524707845802 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "789 " "Peak virtual memory: 789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524707845887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 25 19:57:25 2018 " "Processing ended: Wed Apr 25 19:57:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524707845887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524707845887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524707845887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524707845887 ""}
