# compile vhdl design source files
vhdl xil_defaultlib  "../../../../askisiVHDL.srcs/sources_1/imports/regfile_sources/CNTR_comb.vhd"
vhdl xil_defaultlib  "../../../../askisiVHDL.srcs/sim_1/imports/regfile_sources/CNTR_comb_tb.vhd"

# Do not sort compile order
nosort
