{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501731662106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501731662109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 03 11:41:01 2017 " "Processing started: Thu Aug 03 11:41:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501731662109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501731662109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm_papsel -c fsm_papsel " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm_papsel -c fsm_papsel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501731662109 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1501731662393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1501731662393 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "fsm_papsel.v(56) " "Verilog HDL information at fsm_papsel.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "../src/fsm_papsel.v" "" { Text "E:/altera/fsm_papsel_exercise/src/fsm_papsel.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1501731671334 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 fsm_papsel.v(187) " "Verilog HDL Expression warning at fsm_papsel.v(187): truncated literal to match 4 bits" {  } { { "../src/fsm_papsel.v" "" { Text "E:/altera/fsm_papsel_exercise/src/fsm_papsel.v" 187 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1501731671334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/fsm_papsel_exercise/src/fsm_papsel.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/fsm_papsel_exercise/src/fsm_papsel.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_papsel " "Found entity 1: fsm_papsel" {  } { { "../src/fsm_papsel.v" "" { Text "E:/altera/fsm_papsel_exercise/src/fsm_papsel.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1501731671337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501731671337 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm_papsel " "Elaborating entity \"fsm_papsel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1501731671356 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_stat fsm_papsel.v(67) " "Verilog HDL Always Construct warning at fsm_papsel.v(67): inferring latch(es) for variable \"next_stat\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/fsm_papsel.v" "" { Text "E:/altera/fsm_papsel_exercise/src/fsm_papsel.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501731671359 "|fsm_papsel"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "money fsm_papsel.v(67) " "Verilog HDL Always Construct warning at fsm_papsel.v(67): inferring latch(es) for variable \"money\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/fsm_papsel.v" "" { Text "E:/altera/fsm_papsel_exercise/src/fsm_papsel.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1501731671359 "|fsm_papsel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 fsm_papsel.v(257) " "Verilog HDL assignment warning at fsm_papsel.v(257): truncated value with size 4 to match size of target (3)" {  } { { "../src/fsm_papsel.v" "" { Text "E:/altera/fsm_papsel_exercise/src/fsm_papsel.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1501731671389 "|fsm_papsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[0\] fsm_papsel.v(67) " "Inferred latch for \"money\[0\]\" at fsm_papsel.v(67)" {  } { { "../src/fsm_papsel.v" "" { Text "E:/altera/fsm_papsel_exercise/src/fsm_papsel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501731671397 "|fsm_papsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[1\] fsm_papsel.v(67) " "Inferred latch for \"money\[1\]\" at fsm_papsel.v(67)" {  } { { "../src/fsm_papsel.v" "" { Text "E:/altera/fsm_papsel_exercise/src/fsm_papsel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501731671398 "|fsm_papsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[2\] fsm_papsel.v(67) " "Inferred latch for \"money\[2\]\" at fsm_papsel.v(67)" {  } { { "../src/fsm_papsel.v" "" { Text "E:/altera/fsm_papsel_exercise/src/fsm_papsel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501731671398 "|fsm_papsel"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "money\[3\] fsm_papsel.v(67) " "Inferred latch for \"money\[3\]\" at fsm_papsel.v(67)" {  } { { "../src/fsm_papsel.v" "" { Text "E:/altera/fsm_papsel_exercise/src/fsm_papsel.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1501731671398 "|fsm_papsel"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "money\[2\] money\[1\] " "Duplicate LATCH primitive \"money\[2\]\" merged with LATCH primitive \"money\[1\]\"" {  } { { "../src/fsm_papsel.v" "" { Text "E:/altera/fsm_papsel_exercise/src/fsm_papsel.v" 67 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1501731672260 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1501731672260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "money\[0\] " "Latch money\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_stat.M_2 " "Ports D and ENA on the latch are fed by the same signal current_stat.M_2" {  } { { "../src/fsm_papsel.v" "" { Text "E:/altera/fsm_papsel_exercise/src/fsm_papsel.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501731672260 ""}  } { { "../src/fsm_papsel.v" "" { Text "E:/altera/fsm_papsel_exercise/src/fsm_papsel.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501731672260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "money\[1\] " "Latch money\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_stat.M_1 " "Ports D and ENA on the latch are fed by the same signal current_stat.M_1" {  } { { "../src/fsm_papsel.v" "" { Text "E:/altera/fsm_papsel_exercise/src/fsm_papsel.v" 50 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1501731672260 ""}  } { { "../src/fsm_papsel.v" "" { Text "E:/altera/fsm_papsel_exercise/src/fsm_papsel.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1501731672260 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1501731672397 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1501731672705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/fsm_papsel_exercise/par/output_files/fsm_papsel.map.smsg " "Generated suppressed messages file E:/altera/fsm_papsel_exercise/par/output_files/fsm_papsel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1501731672843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1501731672986 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1501731672986 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1501731673009 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1501731673009 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1501731673009 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1501731673009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "882 " "Peak virtual memory: 882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501731673018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 03 11:41:13 2017 " "Processing ended: Thu Aug 03 11:41:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501731673018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501731673018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501731673018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1501731673018 ""}
