Analysis & Elaboration report for 00_Scheduler
Thu Jun 28 08:20:17 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Parameter Settings for User Entity Instance: PLL:u1|PLL_0002:pll_inst|altera_pll:altera_pll_i
  6. Parameter Settings for User Entity Instance: TASK_MGR:u3
  7. Analysis & Elaboration Settings
  8. Port Connectivity Checks: "SEG7_LUT_6:u0"
  9. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Jun 28 08:20:17 2018       ;
; Quartus Prime Version         ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                 ; 00_Scheduler                                ;
; Top-level Entity Name         ; Scheduler                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |Scheduler|PLL:u1 ; PLL.v           ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:u1|PLL_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------+
; Parameter Name                       ; Value                  ; Type                          ;
+--------------------------------------+------------------------+-------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                        ;
; fractional_vco_multiplier            ; false                  ; String                        ;
; pll_type                             ; General                ; String                        ;
; pll_subtype                          ; General                ; String                        ;
; number_of_clocks                     ; 1                      ; Signed Integer                ;
; operation_mode                       ; direct                 ; String                        ;
; deserialization_factor               ; 4                      ; Signed Integer                ;
; data_rate                            ; 0                      ; Signed Integer                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                ;
; output_clock_frequency0              ; 10.000000 MHz          ; String                        ;
; phase_shift0                         ; 0 ps                   ; String                        ;
; duty_cycle0                          ; 50                     ; Signed Integer                ;
; output_clock_frequency1              ; 0 MHz                  ; String                        ;
; phase_shift1                         ; 0 ps                   ; String                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                ;
; output_clock_frequency2              ; 0 MHz                  ; String                        ;
; phase_shift2                         ; 0 ps                   ; String                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                ;
; output_clock_frequency3              ; 0 MHz                  ; String                        ;
; phase_shift3                         ; 0 ps                   ; String                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                ;
; output_clock_frequency4              ; 0 MHz                  ; String                        ;
; phase_shift4                         ; 0 ps                   ; String                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                ;
; output_clock_frequency5              ; 0 MHz                  ; String                        ;
; phase_shift5                         ; 0 ps                   ; String                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                ;
; output_clock_frequency6              ; 0 MHz                  ; String                        ;
; phase_shift6                         ; 0 ps                   ; String                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                ;
; output_clock_frequency7              ; 0 MHz                  ; String                        ;
; phase_shift7                         ; 0 ps                   ; String                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                ;
; output_clock_frequency8              ; 0 MHz                  ; String                        ;
; phase_shift8                         ; 0 ps                   ; String                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                ;
; output_clock_frequency9              ; 0 MHz                  ; String                        ;
; phase_shift9                         ; 0 ps                   ; String                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                ;
; output_clock_frequency10             ; 0 MHz                  ; String                        ;
; phase_shift10                        ; 0 ps                   ; String                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                ;
; output_clock_frequency11             ; 0 MHz                  ; String                        ;
; phase_shift11                        ; 0 ps                   ; String                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                ;
; output_clock_frequency12             ; 0 MHz                  ; String                        ;
; phase_shift12                        ; 0 ps                   ; String                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                ;
; output_clock_frequency13             ; 0 MHz                  ; String                        ;
; phase_shift13                        ; 0 ps                   ; String                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                ;
; output_clock_frequency14             ; 0 MHz                  ; String                        ;
; phase_shift14                        ; 0 ps                   ; String                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                ;
; output_clock_frequency15             ; 0 MHz                  ; String                        ;
; phase_shift15                        ; 0 ps                   ; String                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                ;
; output_clock_frequency16             ; 0 MHz                  ; String                        ;
; phase_shift16                        ; 0 ps                   ; String                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                ;
; output_clock_frequency17             ; 0 MHz                  ; String                        ;
; phase_shift17                        ; 0 ps                   ; String                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                ;
; clock_name_0                         ;                        ; String                        ;
; clock_name_1                         ;                        ; String                        ;
; clock_name_2                         ;                        ; String                        ;
; clock_name_3                         ;                        ; String                        ;
; clock_name_4                         ;                        ; String                        ;
; clock_name_5                         ;                        ; String                        ;
; clock_name_6                         ;                        ; String                        ;
; clock_name_7                         ;                        ; String                        ;
; clock_name_8                         ;                        ; String                        ;
; clock_name_global_0                  ; false                  ; String                        ;
; clock_name_global_1                  ; false                  ; String                        ;
; clock_name_global_2                  ; false                  ; String                        ;
; clock_name_global_3                  ; false                  ; String                        ;
; clock_name_global_4                  ; false                  ; String                        ;
; clock_name_global_5                  ; false                  ; String                        ;
; clock_name_global_6                  ; false                  ; String                        ;
; clock_name_global_7                  ; false                  ; String                        ;
; clock_name_global_8                  ; false                  ; String                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                ;
; m_cnt_bypass_en                      ; false                  ; String                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                ;
; n_cnt_bypass_en                      ; false                  ; String                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en0                     ; false                  ; String                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en1                     ; false                  ; String                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en2                     ; false                  ; String                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en3                     ; false                  ; String                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en4                     ; false                  ; String                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en5                     ; false                  ; String                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en6                     ; false                  ; String                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en7                     ; false                  ; String                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en8                     ; false                  ; String                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en9                     ; false                  ; String                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en10                    ; false                  ; String                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en11                    ; false                  ; String                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en12                    ; false                  ; String                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en13                    ; false                  ; String                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en14                    ; false                  ; String                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en15                    ; false                  ; String                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en16                    ; false                  ; String                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en17                    ; false                  ; String                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                ;
; pll_vco_div                          ; 1                      ; Signed Integer                ;
; pll_slf_rst                          ; false                  ; String                        ;
; pll_bw_sel                           ; low                    ; String                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                ;
; pll_fractional_division              ; 1                      ; Signed Integer                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                        ;
; mimic_fbclk_type                     ; gclk                   ; String                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                ;
; refclk1_frequency                    ; 0 MHz                  ; String                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                        ;
+--------------------------------------+------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: TASK_MGR:u3 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; ADDR_WIDTH     ; 8     ; Signed Integer                  ;
; DATA_WIDTH     ; 8     ; Signed Integer                  ;
; DEPTH          ; 16    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Scheduler          ; 00_Scheduler       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_6:u0"      ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; iDIG[23..21] ; Input ; Info     ; Stuck at VCC ;
; iDIG[19..17] ; Input ; Info     ; Stuck at VCC ;
; iDIG[15..13] ; Input ; Info     ; Stuck at VCC ;
; iDIG[11..9]  ; Input ; Info     ; Stuck at VCC ;
; iDIG[7..5]   ; Input ; Info     ; Stuck at VCC ;
; iDIG[3..1]   ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jun 28 08:20:07 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 00_Scheduler -c 00_Scheduler --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut_6.v
    Info (12023): Found entity 1: SEG7_LUT_6 File: C:/Altera/00_Scheduler/SEG7_LUT_6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/Altera/00_Scheduler/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file scheduler.v
    Info (12023): Found entity 1: Scheduler File: C:/Altera/00_Scheduler/Scheduler.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_1_port.v
    Info (12023): Found entity 1: RAM_1_Port File: C:/Altera/00_Scheduler/RAM_1_Port.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: RAM File: C:/Altera/00_Scheduler/RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL File: C:/Altera/00_Scheduler/PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002 File: C:/Altera/00_Scheduler/PLL/PLL_0002.v Line: 2
Warning (10229): Verilog HDL Expression warning at TASK_MGR.v(33): truncated literal to match 1 bits File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 33
Warning (10229): Verilog HDL Expression warning at TASK_MGR.v(34): truncated literal to match 1 bits File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 34
Warning (10229): Verilog HDL Expression warning at TASK_MGR.v(36): truncated literal to match 1 bits File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 36
Warning (10229): Verilog HDL Expression warning at TASK_MGR.v(37): truncated literal to match 1 bits File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 37
Warning (10229): Verilog HDL Expression warning at TASK_MGR.v(39): truncated literal to match 1 bits File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 39
Warning (10229): Verilog HDL Expression warning at TASK_MGR.v(41): truncated literal to match 1 bits File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 41
Warning (10229): Verilog HDL Expression warning at TASK_MGR.v(42): truncated literal to match 1 bits File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 42
Warning (10229): Verilog HDL Expression warning at TASK_MGR.v(44): truncated literal to match 1 bits File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 44
Warning (10229): Verilog HDL Expression warning at TASK_MGR.v(45): truncated literal to match 1 bits File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 45
Warning (10229): Verilog HDL Expression warning at TASK_MGR.v(47): truncated literal to match 1 bits File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file task_mgr.v
    Info (12023): Found entity 1: TASK_MGR File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk_1_sec.v
    Info (12023): Found entity 1: CLK_1_SEC File: C:/Altera/00_Scheduler/CLK_1_SEC.v Line: 1
Info (12127): Elaborating entity "Scheduler" for the top level hierarchy
Info (12128): Elaborating entity "SEG7_LUT_6" for hierarchy "SEG7_LUT_6:u0" File: C:/Altera/00_Scheduler/Scheduler.v Line: 62
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_6:u0|SEG7_LUT:u0" File: C:/Altera/00_Scheduler/SEG7_LUT_6.v Line: 7
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:u1" File: C:/Altera/00_Scheduler/Scheduler.v Line: 67
Info (12128): Elaborating entity "PLL_0002" for hierarchy "PLL:u1|PLL_0002:pll_inst" File: C:/Altera/00_Scheduler/PLL.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL:u1|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Altera/00_Scheduler/PLL/PLL_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL:u1|PLL_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Altera/00_Scheduler/PLL/PLL_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL:u1|PLL_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Altera/00_Scheduler/PLL/PLL_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "CLK_1_SEC" for hierarchy "CLK_1_SEC:u2" File: C:/Altera/00_Scheduler/Scheduler.v Line: 71
Info (12128): Elaborating entity "TASK_MGR" for hierarchy "TASK_MGR:u3" File: C:/Altera/00_Scheduler/Scheduler.v Line: 76
Warning (10230): Verilog HDL assignment warning at TASK_MGR.v(69): truncated value with size 32 to match size of target (4) File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 69
Warning (10230): Verilog HDL assignment warning at TASK_MGR.v(72): truncated value with size 32 to match size of target (8) File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 72
Warning (10030): Net "entry_table.data_a" at TASK_MGR.v(28) has no driver or initial value, using a default initial value '0' File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 28
Warning (10030): Net "entry_table.waddr_a" at TASK_MGR.v(28) has no driver or initial value, using a default initial value '0' File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 28
Warning (10030): Net "entry_table.we_a" at TASK_MGR.v(28) has no driver or initial value, using a default initial value '0' File: C:/Altera/00_Scheduler/TASK_MGR.v Line: 28
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 4795 megabytes
    Info: Processing ended: Thu Jun 28 08:20:17 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:25


