0.6
2018.1
Apr  4 2018
19:30:32
C:/devspace/school/ec551/project/zedboard/zedboard.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/devspace/school/ec551/project/zedboard/zedboard.srcs/sim_1/new/main_test.v,1524336988,verilog,,,,main_test,,,,,,,,
C:/devspace/school/ec551/project/zedboard/zedboard.srcs/sources_1/new/VGAcontrol.v,1524333476,verilog,,C:/devspace/school/ec551/project/zedboard/zedboard.srcs/sources_1/new/main.v,,vga_controller,,,,,,,,
C:/devspace/school/ec551/project/zedboard/zedboard.srcs/sources_1/new/main.v,1524339527,verilog,,C:/devspace/school/ec551/project/zedboard/zedboard.srcs/sim_1/new/main_test.v,,main,,,,,,,,
