

================================================================
== Vitis HLS Report for 'kernel_wrapper'
================================================================
* Date:           Thu Jul  4 07:58:01 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_wrapper
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    65706|    65706|  0.329 ms|  0.329 ms|  41035|  41035|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------+---------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                  |               |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |     Instance     |     Module    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------+---------------+---------+---------+-----------+-----------+-------+-------+---------+
        |read_input_U0     |read_input     |     8266|     8266|  41.330 us|  41.330 us|   8266|   8266|       no|
        |run_inference_U0  |run_inference  |    16404|    16404|  82.020 us|  82.020 us|  16404|  16404|       no|
        |entry_proc_U0     |entry_proc     |        0|        0|       0 ns|       0 ns|      0|      0|       no|
        |write_result_U0   |write_result   |    41034|    41034|   0.205 ms|   0.205 ms|  41034|  41034|       no|
        +------------------+---------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        5|       42|    -|
|Instance             |        8|  1087|    22378|    98779|    0|
|Memory               |      154|     -|        0|       12|    0|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      162|  1087|    22393|    98932|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       12|    36|        2|       22|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        4|    12|       ~0|        7|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+------+-------+-------+-----+
    |     Instance     |     Module    | BRAM_18K|  DSP |   FF  |  LUT  | URAM|
    +------------------+---------------+---------+------+-------+-------+-----+
    |control_s_axi_U   |control_s_axi  |        0|     0|    176|    296|    0|
    |entry_proc_U0     |entry_proc     |        0|     0|      2|     20|    0|
    |gmem0_m_axi_U     |gmem0_m_axi    |        0|     0|   4567|   8001|    0|
    |gmem1_m_axi_U     |gmem1_m_axi    |        0|     0|    689|    981|    0|
    |read_input_U0     |read_input     |        0|     0|    949|    592|    0|
    |run_inference_U0  |run_inference  |        8|  1087|  15755|  88204|    0|
    |write_result_U0   |write_result   |        0|     0|    240|    685|    0|
    +------------------+---------------+---------+------+-------+-------+-----+
    |Total             |               |        8|  1087|  22378|  98779|    0|
    +------------------+---------------+---------+------+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |in_buf_V_U     |in_buf_V_RAM_AUTO_1R1W   |      114|  0|  12|    0|  8192|  256|     1|      2097152|
    |out_buf_V_U    |out_buf_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|  8192|   16|     1|       131072|
    |out_buf_V_1_U  |out_buf_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|  8192|   16|     1|       131072|
    |out_buf_V_2_U  |out_buf_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|  8192|   16|     1|       131072|
    |out_buf_V_3_U  |out_buf_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|  8192|   16|     1|       131072|
    |out_buf_V_4_U  |out_buf_V_RAM_AUTO_1R1W  |        8|  0|   0|    0|  8192|   16|     1|       131072|
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                         |      154|  0|  12|    0| 49152|  336|     6|      2752512|
    +---------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +-----------+---------+---+----+-----+------+-----+---------+
    |    Name   | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-----------+---------+---+----+-----+------+-----+---------+
    |out_r_c_U  |        0|  5|   0|    -|     4|   64|      256|
    +-----------+---------+---+----+-----+------+-----+---------+
    |Total      |        0|  5|   0|    0|     4|   64|      256|
    +-----------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_out_buf_V          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_buf_V_1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_buf_V_2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_buf_V_3        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_out_buf_V_4        |       and|   0|  0|   2|           1|           1|
    |ap_idle                            |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                      |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |read_input_U0_ap_start             |       and|   0|  0|   2|           1|           1|
    |run_inference_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |write_result_U0_ap_start           |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_buf_V    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_buf_V_1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_buf_V_2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_buf_V_3  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_out_buf_V_4  |        or|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready     |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_input_U0_ap_ready     |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  36|          18|          18|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_out_buf_V    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_out_buf_V_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_out_buf_V_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_out_buf_V_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_out_buf_V_4  |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready     |   9|          2|    1|          2|
    |ap_sync_reg_read_input_U0_ap_ready     |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  63|         14|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                           |  1|   0|    1|          0|
    |ap_rst_reg_1                           |  1|   0|    1|          0|
    |ap_rst_reg_2                           |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_buf_V    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_buf_V_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_buf_V_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_buf_V_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_out_buf_V_4  |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready     |  1|   0|    1|          0|
    |ap_sync_reg_read_input_U0_ap_ready     |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 10|   0|   10|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+---------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|         control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  kernel_wrapper|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  kernel_wrapper|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  kernel_wrapper|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|          m_axi|           gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|          m_axi|           gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|          m_axi|           gmem1|       pointer|
+-----------------------+-----+-----+---------------+----------------+--------------+

