Active-HDL 13.0.376.8320 2022-11-25 18:45:45

Elaboration top modules:
Architecture                  rtl(counterUpDown)


----------------------------------------------------------------------------------------------------
Entity        | Architecture | Library     | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------------
counterUpDown | rtl          | homework_55 |      | 13.0.376.8320 (Windows64) | -O3 -2008
----------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------
VHDL Package                 | Library     | Info | Compiler Version          | Compilation Options
----------------------------------------------------------------------------------------------------
standard                     | std         |      |                           | <unavailable>
TEXTIO                       | std         |      | 13.0.376.8320 (Windows64) |  -2019
std_logic_1164               | ieee        |      | 13.0.376.8320 (Windows64) |  -2008
NUMERIC_STD                  | ieee        |      | 13.0.376.8320 (Windows64) |  -2008
----------------------------------------------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Library                      | Comment
----------------------------------------------------------------------------------------------------
homework_55                  | None
ieee                         | Standard IEEE packages library
std                          | Standard VHDL library
----------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+counterUpDown counterUpDown rtl


The performance of simulation is reduced. Version Student Edition
