// Seed: 328783250
module module_0;
  wire id_1;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd12
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  inout wire id_7;
  module_0 modCall_1 ();
  output wire _id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [id_6 : -1] id_8;
  ;
  wire id_9;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  module_0 modCall_1 ();
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3[1] = id_5;
endmodule
