module AluControl(AluControl,funct,ALUOp);
input[5:0]funct;
input [1:0]ALUOp;
//input clk ;
output reg[3:0]AluControl;

always@(funct,ALUOp)
if(ALUOp==10)
begin
case(funct)
6'b100000: AluControl=4'b0010 ; //add
6'b100100: AluControl=4'b0000 ; //and
6'b100101: AluControl=4'b0001 ; //or
6'b100111: AluControl=4'b1100 ; //nor 
6'b100010: AluControl=4'b0011 ; //sub
6'b101010: AluControl=4'b0111 ; //slt
6'b000000: AluControl=4'b0110 ; //sll
endcase
end 
endmodule
