Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu May 16 13:39:15 2024
| Host         : DESKTOP-8OALKSO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Clock_control_sets_placed.rpt
| Design       : Clock
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            6 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             104 |           17 |
| No           | No                    | Yes                    |              90 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            3 |
| Yes          | No                    | Yes                    |              48 |            8 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------+------------------+------------------+----------------+
|    Clock Signal    |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+------------------------+------------------+------------------+----------------+
|  clk_out_BUFG      | hr1/E[0]               | reset_IBUF       |                1 |              8 |
|  clk_out_BUFG      | enableH1               | reset_IBUF       |                2 |              8 |
|  clk_out_BUFG      | enableM1               | reset_IBUF       |                2 |              8 |
|  clk_out_BUFG      | enableM2               | reset_IBUF       |                1 |              8 |
|  clk_out_BUFG      | enableS2               | reset_IBUF       |                1 |              8 |
|  clk_out_BUFG      | enable_IBUF            | reset_IBUF       |                1 |              8 |
|  clk_segments_BUFG | segments[6]_i_1__3_n_0 |                  |                3 |             14 |
|  clk_segments_BUFG |                        |                  |               11 |             48 |
|  clk_out_BUFG      |                        |                  |                6 |             56 |
|  clk_IBUF_BUFG     |                        | reset_IBUF       |               12 |             90 |
+--------------------+------------------------+------------------+------------------+----------------+


