###############################################################
#  Generated by:      Cadence Tempus 22.13-s095_1
#  OS:                Linux x86_64(Host ID rhcadence)
#  Generated on:      Tue Jun  3 21:35:37 2025
#  Design:            counter
#  Command:           report_timing -path_type full_clock -max_paths 100 > reports/timing_report_late.rpt
###############################################################
Path 1: MET (7.558 ns) Setup Check with Pin q_o_reg[2]/CN->D
               View: func_slow_max
              Group: clk
         Startpoint: (F) q_o_reg[0]/CN
              Clock: (R) clk
           Endpoint: (R) q_o_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=   10.000        0.000

              Setup:-    0.281
        Uncertainty:-    0.300
      Required Time:=    9.419
       Launch Clock:=    0.000
          Data Path:+    1.862
              Slack:=    7.558
     Timing Path:

#----------------------------------------------------------------------------
# Timing Point  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------
  clk_i         -      clk_i  R     (arrival)       1  0.000   0.000    0.000  
  g69/Y         -      A->Y   F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[0]/Q  -      CN->Q  F     DFFX0           3  0.000   0.832    0.832  
  g68__1617/Y   -      B->Y   R     NANDX0          3  0.147   0.313    1.145  
  g66/Y         -      A->Y   F     INVX0           1  0.293   0.123    1.268  
  g63__4319/Y   -      B->Y   R     NORX0           1  0.100   0.255    1.523  
  g60__6260/Y   -      B->Y   F     NORX0           1  0.264   0.102    1.624  
  g58__2398/Y   -      B->Y   R     NORX0           1  0.091   0.238    1.862  
  q_o_reg[2]/D  -      D      R     DFFX0           1  0.247   0.000    1.862  
#----------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i          -      clk_i  R     (arrival)       1  0.000   0.000   10.000  
  g69/Y          -      A->Y   F     INVX0           3  0.000   0.000   10.000  
  q_o_reg[2]/CN  -      CN     F     DFFX0           3  0.000   0.000   10.000  
#-----------------------------------------------------------------------------
Path 2: MET (7.771 ns) Setup Check with Pin q_o_reg[1]/CN->D
               View: func_slow_max
              Group: clk
         Startpoint: (F) q_o_reg[0]/CN
              Clock: (R) clk
           Endpoint: (R) q_o_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=   10.000        0.000

              Setup:-    0.282
        Uncertainty:-    0.300
      Required Time:=    9.418
       Launch Clock:=    0.000
          Data Path:+    1.646
              Slack:=    7.771
     Timing Path:

#----------------------------------------------------------------------------
# Timing Point  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------
  clk_i         -      clk_i  R     (arrival)       1  0.000   0.000    0.000  
  g69/Y         -      A->Y   F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[0]/Q  -      CN->Q  F     DFFX0           3  0.000   0.832    0.832  
  g68__1617/Y   -      B->Y   R     NANDX0          3  0.147   0.313    1.145  
  g64__8428/Y   -      A->Y   F     NANDX0          1  0.293   0.218    1.363  
  g59__5107/Y   -      B->Y   R     NORX0           1  0.191   0.284    1.646  
  q_o_reg[1]/D  -      D      R     DFFX0           1  0.253   0.000    1.646  
#----------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i          -      clk_i  R     (arrival)       1  0.000   0.000   10.000  
  g69/Y          -      A->Y   F     INVX0           3  0.000   0.000   10.000  
  q_o_reg[1]/CN  -      CN     F     DFFX0           3  0.000   0.000   10.000  
#-----------------------------------------------------------------------------
Path 3: MET (7.868 ns) Late Output Delay Assertion
               View: func_slow_max
              Group: clk
         Startpoint: (F) q_o_reg[0]/CN
              Clock: (R) clk
           Endpoint: (F) q_o[0]
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=   10.000        0.000

       Output Delay:-    1.000
        Uncertainty:-    0.300
      Required Time:=    8.700
       Launch Clock:=    0.000
          Data Path:+    0.832
              Slack:=    7.868

#-----------------------------------------------------------------------------
# Timing Point  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i         -      clk_i   R     (arrival)       1  0.000   0.000    0.000  
  g69/Y         -      A->Y    F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[0]/Q  -      CN->Q   F     DFFX0           3  0.000   0.832    0.832  
  q_o[0]        -      q_o[0]  F     -               3  0.147   0.000    0.832  
#-----------------------------------------------------------------------------
Path 4: MET (7.886 ns) Late Output Delay Assertion
               View: func_slow_max
              Group: clk
         Startpoint: (F) q_o_reg[2]/CN
              Clock: (R) clk
           Endpoint: (F) q_o[2]
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=   10.000        0.000

       Output Delay:-    1.000
        Uncertainty:-    0.300
      Required Time:=    8.700
       Launch Clock:=    0.000
          Data Path:+    0.814
              Slack:=    7.886

#-----------------------------------------------------------------------------
# Timing Point  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i         -      clk_i   R     (arrival)       1  0.000   0.000    0.000  
  g69/Y         -      A->Y    F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[2]/Q  -      CN->Q   F     DFFX0           2  0.000   0.814    0.814  
  q_o[2]        -      q_o[2]  F     -               2  0.134   0.000    0.814  
#-----------------------------------------------------------------------------
Path 5: MET (7.920 ns) Late Output Delay Assertion
               View: func_slow_max
              Group: clk
         Startpoint: (F) q_o_reg[1]/CN
              Clock: (R) clk
           Endpoint: (F) q_o[1]
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=   10.000        0.000

       Output Delay:-    1.000
        Uncertainty:-    0.300
      Required Time:=    8.700
       Launch Clock:=    0.000
          Data Path:+    0.780
              Slack:=    7.920

#-----------------------------------------------------------------------------
# Timing Point  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i         -      clk_i   R     (arrival)       1  0.000   0.000    0.000  
  g69/Y         -      A->Y    F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[1]/Q  -      CN->Q   F     DFFX0           2  0.000   0.780    0.780  
  q_o[1]        -      q_o[1]  F     -               2  0.109   0.000    0.780  
#-----------------------------------------------------------------------------
Path 6: MET (8.324 ns) Setup Check with Pin q_o_reg[0]/CN->D
               View: func_slow_max
              Group: clk
         Startpoint: (F) q_o_reg[0]/CN
              Clock: (R) clk
           Endpoint: (R) q_o_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+    0.000        0.000
        Net Latency:+    0.000 (I)    0.000 (I)
            Arrival:=   10.000        0.000

              Setup:-    0.281
        Uncertainty:-    0.300
      Required Time:=    9.419
       Launch Clock:=    0.000
          Data Path:+    1.095
              Slack:=    8.324
     Timing Path:

#----------------------------------------------------------------------------
# Timing Point  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                       (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------
  clk_i         -      clk_i  R     (arrival)       1  0.000   0.000    0.000  
  g69/Y         -      A->Y   F     INVX0           3  0.000   0.000    0.000  
  q_o_reg[0]/Q  -      CN->Q  F     DFFX0           3  0.000   0.832    0.832  
  g65__3680/Y   -      B->Y   R     NORX0           1  0.147   0.263    1.095  
  q_o_reg[0]/D  -      D      R     DFFX0           1  0.248   0.000    1.095  
#----------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------
# Timing Point   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                        (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------
  clk_i          -      clk_i  R     (arrival)       1  0.000   0.000   10.000  
  g69/Y          -      A->Y   F     INVX0           3  0.000   0.000   10.000  
  q_o_reg[0]/CN  -      CN     F     DFFX0           3  0.000   0.000   10.000  
#-----------------------------------------------------------------------------

