git clone --depth 1 --no-tags https://github.com/samatahkiran/multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774285715
git clone --depth 1 --no-tags https://github.com/johnathan-convertino-afrl/up_apb3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774893127
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-cpu-vexiiriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774781647
git clone --depth 1 --no-tags https://github.com/Captain-Rhino/Digital_Circuit_Course_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774966156
git clone --depth 1 --no-tags https://github.com/kamarajvlsi/Prime-Field-ECC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775280035
git clone --depth 1 --no-tags https://github.com/palomaarize/lab-i-eng-comp-ufba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776245083
git clone --depth 1 --no-tags https://github.com/jamesjhkim/BitSnake_Odyssey.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776239105
git clone --depth 1 --no-tags https://github.com/AUDIY/FPGA-CI-CD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776058663
git clone --depth 1 --no-tags https://github.com/martcoder/fpga_verilog_and_vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776954742
git clone --depth 1 --no-tags https://github.com/mehmedsproject/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776974314
git clone --depth 1 --no-tags https://github.com/harsh3002/Dual-flop-Synchronizer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776635827
git clone --depth 1 --no-tags https://github.com/arkM12r/arkM12r.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776623052
git clone --depth 1 --no-tags https://github.com/ZheChen-Bill/ASoC_fsic_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776609509
git clone --depth 1 --no-tags https://github.com/hrb-twek/xg_udp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776758081
git clone --depth 1 --no-tags https://github.com/snehaa011/hw_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776438011
git clone --depth 1 --no-tags https://github.com/Qyt0109/Verilog-Digital-Clock-with-Calendar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776921882
git clone --depth 1 --no-tags https://github.com/binh04032003/Project-I-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774932307
git clone --depth 1 --no-tags https://github.com/wjdwlgjs/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772945911
git clone --depth 1 --no-tags https://github.com/liyuan-chang/ASoC-fsic-sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772958017
git clone --depth 1 --no-tags https://github.com/gerikkub/usbFS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773537040
git clone --depth 1 --no-tags https://github.com/blackheartez/arm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774364075
git clone --depth 1 --no-tags https://github.com/DICyclee/HDL_Digital_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773988399
git clone --depth 1 --no-tags https://github.com/ayushkale1909/HDLBITS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775572822
git clone --depth 1 --no-tags https://github.com/cs900529/Flappy-Bird-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774901387
git clone --depth 1 --no-tags https://github.com/EatFruitWang/BASYS-3-2021.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775264512
git clone --depth 1 --no-tags https://github.com/mogahed22/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775230118
git clone --depth 1 --no-tags https://github.com/ChaitanyaSadhan/verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775448271
git clone --depth 1 --no-tags https://github.com/DavidOrozco05/Proyecto2_Alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776450369
git clone --depth 1 --no-tags https://github.com/charlesap/20k.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776557643
git clone --depth 1 --no-tags https://github.com/zargham746/RISC-V-7-STAGE-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776494863
git clone --depth 1 --no-tags https://github.com/samarthag06/Verilog-Winter-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776426841
git clone --depth 1 --no-tags https://github.com/1mather/axi_stream_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775970026
git clone --depth 1 --no-tags https://github.com/Lofrin/Infineon-Summer-School-2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776074765
git clone --depth 1 --no-tags https://github.com/kalin11/schema-lab-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775677428
git clone --depth 1 --no-tags https://github.com/sripavani25/Some-Verilog-Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776084198
git clone --depth 1 --no-tags https://github.com/ruei7916/ASoC-lab1_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776767417
git clone --depth 1 --no-tags https://github.com/stevenambrose/AG32VF407_PULSE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773573016
git clone --depth 1 --no-tags https://github.com/HalfW-dev/DD-20232-Group-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773216889
git clone --depth 1 --no-tags https://github.com/MohammadAbuShams/ENCS3310-Advanced-Digital-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776488596
git clone --depth 1 --no-tags https://github.com/JVollrath/tt06_jv_sigdel_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774994911
git clone --depth 1 --no-tags https://github.com/Lucaz97/tt06_RNG2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775167070
git clone --depth 1 --no-tags https://github.com/Santiago-Robledo/tt06-CDMA-2024.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776016854
git clone --depth 1 --no-tags https://github.com/XieTangent/Homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775382835
git clone --depth 1 --no-tags https://github.com/manuarias20/tp8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776107163
git clone --depth 1 --no-tags https://github.com/arizaga1/Latin_bomba.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774518419
git clone --depth 1 --no-tags https://github.com/jorgenkraghjakobsen/tt06-toi2s.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774883479
git clone --depth 1 --no-tags https://github.com/Scott-che/DIC_Image-Demosaicing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772912271
git clone --depth 1 --no-tags https://github.com/pianoholic0120/SCLD_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773087991
git clone --depth 1 --no-tags https://github.com/AditiKulkarni454/Morse_Code_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773348263
git clone --depth 1 --no-tags https://github.com/AniruthSuresh/Y-86-64-bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773497571
git clone --depth 1 --no-tags https://github.com/HAMZOO0/HDL-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/772946906
git clone --depth 1 --no-tags https://github.com/787533732/APB_SPI_Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773802674
git clone --depth 1 --no-tags https://github.com/gamxu/CPLD-maze-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773970262
git clone --depth 1 --no-tags https://github.com/sai-0922/OIPUF-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773987360
git clone --depth 1 --no-tags https://github.com/NikhilRout/FFT-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774726454
git clone --depth 1 --no-tags https://github.com/Asilvaj1234/asilva.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776244440
git clone --depth 1 --no-tags https://github.com/yh2der/DigitalLogicLearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773769171
git clone --depth 1 --no-tags https://github.com/DhananjayRao123/MIPS_Multicycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776132821
git clone --depth 1 --no-tags https://github.com/samueltannous174/RISC-processor-design-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776862490
git clone --depth 1 --no-tags https://github.com/JennyMarip/MIPS-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774893249
git clone --depth 1 --no-tags https://github.com/VijayN53/Full_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/775781010
git clone --depth 1 --no-tags https://github.com/jalakjk13/SIMD-Processor-using-OpenLane.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/774290851
git clone --depth 1 --no-tags https://github.com/jijihuny/2024-1-Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773676792
git clone --depth 1 --no-tags https://github.com/duyen2016/ASIC-Verification-Methodology.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776432878
git clone --depth 1 --no-tags https://github.com/SergeyMashkin/046880-wet02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773662414
git clone --depth 1 --no-tags https://github.com/fifteenhex/dgprtl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/776293238
git clone --depth 1 --no-tags https://github.com/panziping/LearnFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/773322323
git clone --depth 1 --no-tags https://github.com/tsalvo/openfpga-varvara.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782820356
git clone --depth 1 --no-tags https://github.com/obsidian-dot-dev/openFPGA-Gaplus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/781702365
git clone --depth 1 --no-tags https://github.com/ICscholar/Video-Stream-Scaler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778780685
git clone --depth 1 --no-tags https://github.com/robin1001/verilog_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778218061
git clone --depth 1 --no-tags https://github.com/adam-maj/tiny-gpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784425174
git clone --depth 1 --no-tags https://github.com/fayizferosh/advanced-pd-using-openlane-sky130.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778366155
git clone --depth 1 --no-tags https://github.com/Xinyang-ZHANG/window_slide.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780942695
git clone --depth 1 --no-tags https://github.com/p-ariza/tfg-2324.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/783793279
git clone --depth 1 --no-tags https://github.com/CPT-Dawn/DD-Alarm-Clock-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784165686
git clone --depth 1 --no-tags https://github.com/SeanWang0027/CPU-54.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778224632
git clone --depth 1 --no-tags https://github.com/Abhirecket/Square-Shape-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779227195
git clone --depth 1 --no-tags https://github.com/Svanidze1/Full-adder-code-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780467119
git clone --depth 1 --no-tags https://github.com/pavan-deretard/Rissy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/782118652
git clone --depth 1 --no-tags https://github.com/FPGAmaster-wyc/ov5640_HLR12-6SS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780765325
git clone --depth 1 --no-tags https://github.com/rejunity/tiny-asic-4bit-matrix-mul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/779836623
git clone --depth 1 --no-tags https://github.com/JHAO-YU-WEI/K-means_Clustering_Algorithm_Low-Power_optimization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/784845829
git clone --depth 1 --no-tags https://github.com/jenin144/a-Four-Way-Traffic-Light-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780099597
git clone --depth 1 --no-tags https://github.com/Junkotron/Flurp_Zx81.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/778435743
git clone --depth 1 --no-tags https://github.com/Abhirecket/Single_Cycle_Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/780360359
