
raspbian-preinstalled/runcon:     file format elf32-littlearm


Disassembly of section .init:

00010f34 <.init>:
   10f34:	push	{r3, lr}
   10f38:	bl	11958 <abort@plt+0x734>
   10f3c:	pop	{r3, pc}

Disassembly of section .plt:

00010f40 <calloc@plt-0x14>:
   10f40:	push	{lr}		; (str lr, [sp, #-4]!)
   10f44:	ldr	lr, [pc, #4]	; 10f50 <calloc@plt-0x4>
   10f48:	add	lr, pc, lr
   10f4c:	ldr	pc, [lr, #8]!
   10f50:	strheq	r5, [r1], -r0

00010f54 <calloc@plt>:
   10f54:	add	ip, pc, #0, 12
   10f58:	add	ip, ip, #86016	; 0x15000
   10f5c:	ldr	pc, [ip, #176]!	; 0xb0

00010f60 <fputs_unlocked@plt>:
   10f60:	add	ip, pc, #0, 12
   10f64:	add	ip, ip, #86016	; 0x15000
   10f68:	ldr	pc, [ip, #168]!	; 0xa8

00010f6c <raise@plt>:
   10f6c:	add	ip, pc, #0, 12
   10f70:	add	ip, ip, #86016	; 0x15000
   10f74:	ldr	pc, [ip, #160]!	; 0xa0

00010f78 <string_to_security_class@plt>:
   10f78:	add	ip, pc, #0, 12
   10f7c:	add	ip, ip, #86016	; 0x15000
   10f80:	ldr	pc, [ip, #152]!	; 0x98

00010f84 <is_selinux_enabled@plt>:
   10f84:	add	ip, pc, #0, 12
   10f88:	add	ip, ip, #86016	; 0x15000
   10f8c:	ldr	pc, [ip, #144]!	; 0x90

00010f90 <strcmp@plt>:
   10f90:	add	ip, pc, #0, 12
   10f94:	add	ip, ip, #86016	; 0x15000
   10f98:	ldr	pc, [ip, #136]!	; 0x88

00010f9c <fflush@plt>:
   10f9c:	add	ip, pc, #0, 12
   10fa0:	add	ip, ip, #86016	; 0x15000
   10fa4:	ldr	pc, [ip, #128]!	; 0x80

00010fa8 <free@plt>:
   10fa8:	add	ip, pc, #0, 12
   10fac:	add	ip, ip, #86016	; 0x15000
   10fb0:	ldr	pc, [ip, #120]!	; 0x78

00010fb4 <_exit@plt>:
   10fb4:	add	ip, pc, #0, 12
   10fb8:	add	ip, ip, #86016	; 0x15000
   10fbc:	ldr	pc, [ip, #112]!	; 0x70

00010fc0 <memcpy@plt>:
   10fc0:	add	ip, pc, #0, 12
   10fc4:	add	ip, ip, #86016	; 0x15000
   10fc8:	ldr	pc, [ip, #104]!	; 0x68

00010fcc <execvp@plt>:
   10fcc:	add	ip, pc, #0, 12
   10fd0:	add	ip, ip, #86016	; 0x15000
   10fd4:	ldr	pc, [ip, #96]!	; 0x60

00010fd8 <mbsinit@plt>:
   10fd8:	add	ip, pc, #0, 12
   10fdc:	add	ip, ip, #86016	; 0x15000
   10fe0:	ldr	pc, [ip, #88]!	; 0x58

00010fe4 <context_new@plt>:
   10fe4:	add	ip, pc, #0, 12
   10fe8:	add	ip, ip, #86016	; 0x15000
   10fec:	ldr	pc, [ip, #80]!	; 0x50

00010ff0 <memcmp@plt>:
   10ff0:	add	ip, pc, #0, 12
   10ff4:	add	ip, ip, #86016	; 0x15000
   10ff8:	ldr	pc, [ip, #72]!	; 0x48

00010ffc <context_role_set@plt>:
   10ffc:	add	ip, pc, #0, 12
   11000:	add	ip, ip, #86016	; 0x15000
   11004:	ldr	pc, [ip, #64]!	; 0x40

00011008 <dcgettext@plt>:
   11008:	add	ip, pc, #0, 12
   1100c:	add	ip, ip, #86016	; 0x15000
   11010:	ldr	pc, [ip, #56]!	; 0x38

00011014 <__stack_chk_fail@plt>:
   11014:	add	ip, pc, #0, 12
   11018:	add	ip, ip, #86016	; 0x15000
   1101c:	ldr	pc, [ip, #48]!	; 0x30

00011020 <context_type_set@plt>:
   11020:	add	ip, pc, #0, 12
   11024:	add	ip, ip, #86016	; 0x15000
   11028:	ldr	pc, [ip, #40]!	; 0x28

0001102c <realloc@plt>:
   1102c:	add	ip, pc, #0, 12
   11030:	add	ip, ip, #86016	; 0x15000
   11034:	ldr	pc, [ip, #32]!

00011038 <fgetfilecon@plt>:
   11038:	add	ip, pc, #0, 12
   1103c:	add	ip, ip, #86016	; 0x15000
   11040:	ldr	pc, [ip, #24]!

00011044 <textdomain@plt>:
   11044:	add	ip, pc, #0, 12
   11048:	add	ip, ip, #86016	; 0x15000
   1104c:	ldr	pc, [ip, #16]!

00011050 <iswprint@plt>:
   11050:	add	ip, pc, #0, 12
   11054:	add	ip, ip, #86016	; 0x15000
   11058:	ldr	pc, [ip, #8]!

0001105c <fwrite@plt>:
   1105c:	add	ip, pc, #0, 12
   11060:	add	ip, ip, #86016	; 0x15000
   11064:	ldr	pc, [ip, #0]!

00011068 <lseek64@plt>:
   11068:	add	ip, pc, #0, 12
   1106c:	add	ip, ip, #20, 20	; 0x14000
   11070:	ldr	pc, [ip, #4088]!	; 0xff8

00011074 <__ctype_get_mb_cur_max@plt>:
   11074:	add	ip, pc, #0, 12
   11078:	add	ip, ip, #20, 20	; 0x14000
   1107c:	ldr	pc, [ip, #4080]!	; 0xff0

00011080 <getcon@plt>:
   11080:	add	ip, pc, #0, 12
   11084:	add	ip, ip, #20, 20	; 0x14000
   11088:	ldr	pc, [ip, #4072]!	; 0xfe8

0001108c <__fpending@plt>:
   1108c:	add	ip, pc, #0, 12
   11090:	add	ip, ip, #20, 20	; 0x14000
   11094:	ldr	pc, [ip, #4064]!	; 0xfe0

00011098 <mbrtowc@plt>:
   11098:	add	ip, pc, #0, 12
   1109c:	add	ip, ip, #20, 20	; 0x14000
   110a0:	ldr	pc, [ip, #4056]!	; 0xfd8

000110a4 <error@plt>:
   110a4:	add	ip, pc, #0, 12
   110a8:	add	ip, ip, #20, 20	; 0x14000
   110ac:	ldr	pc, [ip, #4048]!	; 0xfd0

000110b0 <security_check_context@plt>:
   110b0:	add	ip, pc, #0, 12
   110b4:	add	ip, ip, #20, 20	; 0x14000
   110b8:	ldr	pc, [ip, #4040]!	; 0xfc8

000110bc <lgetfilecon@plt>:
   110bc:	add	ip, pc, #0, 12
   110c0:	add	ip, ip, #20, 20	; 0x14000
   110c4:	ldr	pc, [ip, #4032]!	; 0xfc0

000110c8 <malloc@plt>:
   110c8:	add	ip, pc, #0, 12
   110cc:	add	ip, ip, #20, 20	; 0x14000
   110d0:	ldr	pc, [ip, #4024]!	; 0xfb8

000110d4 <__libc_start_main@plt>:
   110d4:	add	ip, pc, #0, 12
   110d8:	add	ip, ip, #20, 20	; 0x14000
   110dc:	ldr	pc, [ip, #4016]!	; 0xfb0

000110e0 <__freading@plt>:
   110e0:	add	ip, pc, #0, 12
   110e4:	add	ip, ip, #20, 20	; 0x14000
   110e8:	ldr	pc, [ip, #4008]!	; 0xfa8

000110ec <__gmon_start__@plt>:
   110ec:	add	ip, pc, #0, 12
   110f0:	add	ip, ip, #20, 20	; 0x14000
   110f4:	ldr	pc, [ip, #4000]!	; 0xfa0

000110f8 <getopt_long@plt>:
   110f8:	add	ip, pc, #0, 12
   110fc:	add	ip, ip, #20, 20	; 0x14000
   11100:	ldr	pc, [ip, #3992]!	; 0xf98

00011104 <__ctype_b_loc@plt>:
   11104:	add	ip, pc, #0, 12
   11108:	add	ip, ip, #20, 20	; 0x14000
   1110c:	ldr	pc, [ip, #3984]!	; 0xf90

00011110 <exit@plt>:
   11110:	add	ip, pc, #0, 12
   11114:	add	ip, ip, #20, 20	; 0x14000
   11118:	ldr	pc, [ip, #3976]!	; 0xf88

0001111c <context_user_set@plt>:
   1111c:	add	ip, pc, #0, 12
   11120:	add	ip, ip, #20, 20	; 0x14000
   11124:	ldr	pc, [ip, #3968]!	; 0xf80

00011128 <getfilecon@plt>:
   11128:	add	ip, pc, #0, 12
   1112c:	add	ip, ip, #20, 20	; 0x14000
   11130:	ldr	pc, [ip, #3960]!	; 0xf78

00011134 <strlen@plt>:
   11134:	add	ip, pc, #0, 12
   11138:	add	ip, ip, #20, 20	; 0x14000
   1113c:	ldr	pc, [ip, #3952]!	; 0xf70

00011140 <__errno_location@plt>:
   11140:	add	ip, pc, #0, 12
   11144:	add	ip, ip, #20, 20	; 0x14000
   11148:	ldr	pc, [ip, #3944]!	; 0xf68

0001114c <__cxa_atexit@plt>:
   1114c:	add	ip, pc, #0, 12
   11150:	add	ip, ip, #20, 20	; 0x14000
   11154:	ldr	pc, [ip, #3936]!	; 0xf60

00011158 <memset@plt>:
   11158:	add	ip, pc, #0, 12
   1115c:	add	ip, ip, #20, 20	; 0x14000
   11160:	ldr	pc, [ip, #3928]!	; 0xf58

00011164 <__printf_chk@plt>:
   11164:	add	ip, pc, #0, 12
   11168:	add	ip, ip, #20, 20	; 0x14000
   1116c:	ldr	pc, [ip, #3920]!	; 0xf50

00011170 <fileno@plt>:
   11170:	add	ip, pc, #0, 12
   11174:	add	ip, ip, #20, 20	; 0x14000
   11178:	ldr	pc, [ip, #3912]!	; 0xf48

0001117c <__fprintf_chk@plt>:
   1117c:	add	ip, pc, #0, 12
   11180:	add	ip, ip, #20, 20	; 0x14000
   11184:	ldr	pc, [ip, #3904]!	; 0xf40

00011188 <fclose@plt>:
   11188:	add	ip, pc, #0, 12
   1118c:	add	ip, ip, #20, 20	; 0x14000
   11190:	ldr	pc, [ip, #3896]!	; 0xf38

00011194 <fseeko64@plt>:
   11194:	add	ip, pc, #0, 12
   11198:	add	ip, ip, #20, 20	; 0x14000
   1119c:	ldr	pc, [ip, #3888]!	; 0xf30

000111a0 <__overflow@plt>:
   111a0:	add	ip, pc, #0, 12
   111a4:	add	ip, ip, #20, 20	; 0x14000
   111a8:	ldr	pc, [ip, #3880]!	; 0xf28

000111ac <setlocale@plt>:
   111ac:	add	ip, pc, #0, 12
   111b0:	add	ip, ip, #20, 20	; 0x14000
   111b4:	ldr	pc, [ip, #3872]!	; 0xf20

000111b8 <strrchr@plt>:
   111b8:	add	ip, pc, #0, 12
   111bc:	add	ip, ip, #20, 20	; 0x14000
   111c0:	ldr	pc, [ip, #3864]!	; 0xf18

000111c4 <nl_langinfo@plt>:
   111c4:	add	ip, pc, #0, 12
   111c8:	add	ip, ip, #20, 20	; 0x14000
   111cc:	ldr	pc, [ip, #3856]!	; 0xf10

000111d0 <security_compute_create@plt>:
   111d0:	add	ip, pc, #0, 12
   111d4:	add	ip, ip, #20, 20	; 0x14000
   111d8:	ldr	pc, [ip, #3848]!	; 0xf08

000111dc <freecon@plt>:
   111dc:	add	ip, pc, #0, 12
   111e0:	add	ip, ip, #20, 20	; 0x14000
   111e4:	ldr	pc, [ip, #3840]!	; 0xf00

000111e8 <bindtextdomain@plt>:
   111e8:	add	ip, pc, #0, 12
   111ec:	add	ip, ip, #20, 20	; 0x14000
   111f0:	ldr	pc, [ip, #3832]!	; 0xef8

000111f4 <context_range_set@plt>:
   111f4:	add	ip, pc, #0, 12
   111f8:	add	ip, ip, #20, 20	; 0x14000
   111fc:	ldr	pc, [ip, #3824]!	; 0xef0

00011200 <setexeccon@plt>:
   11200:	add	ip, pc, #0, 12
   11204:	add	ip, ip, #20, 20	; 0x14000
   11208:	ldr	pc, [ip, #3816]!	; 0xee8

0001120c <context_str@plt>:
   1120c:	add	ip, pc, #0, 12
   11210:	add	ip, ip, #20, 20	; 0x14000
   11214:	ldr	pc, [ip, #3808]!	; 0xee0

00011218 <strncmp@plt>:
   11218:	add	ip, pc, #0, 12
   1121c:	add	ip, ip, #20, 20	; 0x14000
   11220:	ldr	pc, [ip, #3800]!	; 0xed8

00011224 <abort@plt>:
   11224:	add	ip, pc, #0, 12
   11228:	add	ip, ip, #20, 20	; 0x14000
   1122c:	ldr	pc, [ip, #3792]!	; 0xed0

Disassembly of section .text:

00011230 <.text>:
   11230:	ldr	r3, [pc, #1628]	; 11894 <abort@plt+0x670>
   11234:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11238:	sub	sp, sp, #52	; 0x34
   1123c:	ldr	r3, [r3]
   11240:	mov	r5, #0
   11244:	mov	r7, r0
   11248:	ldr	r0, [r1]
   1124c:	str	r3, [sp, #44]	; 0x2c
   11250:	mov	r6, r1
   11254:	str	r5, [sp, #28]
   11258:	str	r5, [sp, #32]
   1125c:	str	r5, [sp, #36]	; 0x24
   11260:	bl	11e20 <abort@plt+0xbfc>
   11264:	ldr	r1, [pc, #1580]	; 11898 <abort@plt+0x674>
   11268:	mov	r0, #6
   1126c:	bl	111ac <setlocale@plt>
   11270:	ldr	sl, [pc, #1572]	; 1189c <abort@plt+0x678>
   11274:	ldr	r1, [pc, #1572]	; 118a0 <abort@plt+0x67c>
   11278:	ldr	r0, [pc, #1572]	; 118a4 <abort@plt+0x680>
   1127c:	ldr	r9, [pc, #1572]	; 118a8 <abort@plt+0x684>
   11280:	ldr	fp, [pc, #1572]	; 118ac <abort@plt+0x688>
   11284:	bl	111e8 <bindtextdomain@plt>
   11288:	add	r8, sp, #40	; 0x28
   1128c:	ldr	r0, [pc, #1552]	; 118a4 <abort@plt+0x680>
   11290:	bl	11044 <textdomain@plt>
   11294:	ldr	r0, [pc, #1556]	; 118b0 <abort@plt+0x68c>
   11298:	bl	14ec8 <abort@plt+0x3ca4>
   1129c:	str	r5, [sp, #20]
   112a0:	str	r5, [sp, #12]
   112a4:	str	r5, [sp, #16]
   112a8:	str	r5, [sp, #8]
   112ac:	str	r8, [sp]
   112b0:	mov	r4, #0
   112b4:	mov	r3, sl
   112b8:	mov	r2, r9
   112bc:	mov	r1, r6
   112c0:	mov	r0, r7
   112c4:	str	r4, [sp, #40]	; 0x28
   112c8:	bl	110f8 <getopt_long@plt>
   112cc:	cmn	r0, #1
   112d0:	beq	113b0 <abort@plt+0x18c>
   112d4:	cmp	r0, #108	; 0x6c
   112d8:	beq	11368 <abort@plt+0x144>
   112dc:	ble	11308 <abort@plt+0xe4>
   112e0:	cmp	r0, #116	; 0x74
   112e4:	beq	11380 <abort@plt+0x15c>
   112e8:	cmp	r0, #117	; 0x75
   112ec:	bne	11320 <abort@plt+0xfc>
   112f0:	ldr	r3, [sp, #12]
   112f4:	cmp	r3, #0
   112f8:	bne	1168c <abort@plt+0x468>
   112fc:	ldr	r3, [fp]
   11300:	str	r3, [sp, #12]
   11304:	b	112ac <abort@plt+0x88>
   11308:	cmn	r0, #2
   1130c:	beq	11684 <abort@plt+0x460>
   11310:	cmp	r0, #99	; 0x63
   11314:	bne	11330 <abort@plt+0x10c>
   11318:	mov	r5, #1
   1131c:	b	112ac <abort@plt+0x88>
   11320:	cmp	r0, #114	; 0x72
   11324:	beq	11398 <abort@plt+0x174>
   11328:	mov	r0, #1
   1132c:	bl	11a0c <abort@plt+0x7e8>
   11330:	cmn	r0, #3
   11334:	bne	11328 <abort@plt+0x104>
   11338:	ldr	r1, [pc, #1396]	; 118b4 <abort@plt+0x690>
   1133c:	ldr	r3, [pc, #1396]	; 118b8 <abort@plt+0x694>
   11340:	ldr	r2, [pc, #1396]	; 118bc <abort@plt+0x698>
   11344:	str	r4, [sp, #4]
   11348:	ldr	r0, [r1]
   1134c:	ldr	r3, [r3]
   11350:	ldr	r1, [pc, #1384]	; 118c0 <abort@plt+0x69c>
   11354:	str	r2, [sp]
   11358:	ldr	r2, [pc, #1380]	; 118c4 <abort@plt+0x6a0>
   1135c:	bl	144f0 <abort@plt+0x32cc>
   11360:	mov	r0, r4
   11364:	bl	11110 <exit@plt>
   11368:	ldr	r3, [sp, #16]
   1136c:	cmp	r3, #0
   11370:	bne	116c4 <abort@plt+0x4a0>
   11374:	ldr	r3, [fp]
   11378:	str	r3, [sp, #16]
   1137c:	b	112ac <abort@plt+0x88>
   11380:	ldr	r3, [sp, #20]
   11384:	cmp	r3, #0
   11388:	bne	116ac <abort@plt+0x488>
   1138c:	ldr	r3, [fp]
   11390:	str	r3, [sp, #20]
   11394:	b	112ac <abort@plt+0x88>
   11398:	ldr	r3, [sp, #8]
   1139c:	cmp	r3, #0
   113a0:	bne	116b8 <abort@plt+0x494>
   113a4:	ldr	r3, [fp]
   113a8:	str	r3, [sp, #8]
   113ac:	b	112ac <abort@plt+0x88>
   113b0:	ldr	r8, [pc, #1296]	; 118c8 <abort@plt+0x6a4>
   113b4:	ldr	r3, [r8]
   113b8:	cmp	r3, r7
   113bc:	beq	11634 <abort@plt+0x410>
   113c0:	ldr	r2, [sp, #8]
   113c4:	ldr	r1, [sp, #12]
   113c8:	orrs	r9, r2, r1
   113cc:	beq	114b0 <abort@plt+0x28c>
   113d0:	mov	r9, r4
   113d4:	ldr	r3, [r8]
   113d8:	cmp	r3, r7
   113dc:	bge	11754 <abort@plt+0x530>
   113e0:	bl	10f84 <is_selinux_enabled@plt>
   113e4:	cmp	r0, #1
   113e8:	mov	sl, r0
   113ec:	bne	117b8 <abort@plt+0x594>
   113f0:	bl	11140 <__errno_location@plt>
   113f4:	cmp	r9, #0
   113f8:	mov	r7, r0
   113fc:	beq	11504 <abort@plt+0x2e0>
   11400:	mov	r0, r9
   11404:	bl	10fe4 <context_new@plt>
   11408:	subs	r4, r0, #0
   1140c:	beq	117e0 <abort@plt+0x5bc>
   11410:	mov	r0, r4
   11414:	bl	1120c <context_str@plt>
   11418:	bl	110b0 <security_check_context@plt>
   1141c:	cmp	r0, #0
   11420:	movlt	r2, #5
   11424:	ldrlt	r1, [pc, #1184]	; 118cc <abort@plt+0x6a8>
   11428:	blt	11788 <abort@plt+0x564>
   1142c:	mov	r0, r4
   11430:	bl	1120c <context_str@plt>
   11434:	bl	11200 <setexeccon@plt>
   11438:	cmp	r0, #0
   1143c:	bne	11780 <abort@plt+0x55c>
   11440:	ldr	r0, [sp, #28]
   11444:	cmp	r0, #0
   11448:	beq	11450 <abort@plt+0x22c>
   1144c:	bl	111dc <freecon@plt>
   11450:	ldr	r3, [r8]
   11454:	add	r1, r6, r3, lsl #2
   11458:	ldr	r0, [r6, r3, lsl #2]
   1145c:	bl	10fcc <execvp@plt>
   11460:	ldr	r3, [r8]
   11464:	ldr	r5, [r7]
   11468:	ldr	r0, [r6, r3, lsl #2]
   1146c:	cmp	r5, #2
   11470:	moveq	r4, #127	; 0x7f
   11474:	movne	r4, #126	; 0x7e
   11478:	bl	14084 <abort@plt+0x2e60>
   1147c:	mov	r1, r5
   11480:	ldr	r2, [pc, #1096]	; 118d0 <abort@plt+0x6ac>
   11484:	mov	r3, r0
   11488:	mov	r0, #0
   1148c:	bl	110a4 <error@plt>
   11490:	ldr	r3, [pc, #1020]	; 11894 <abort@plt+0x670>
   11494:	ldr	r2, [sp, #44]	; 0x2c
   11498:	mov	r0, r4
   1149c:	ldr	r3, [r3]
   114a0:	cmp	r2, r3
   114a4:	bne	1177c <abort@plt+0x558>
   114a8:	add	sp, sp, #52	; 0x34
   114ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   114b0:	ldr	r2, [sp, #16]
   114b4:	ldr	r1, [sp, #20]
   114b8:	orrs	r2, r2, r1
   114bc:	moveq	r4, r5
   114c0:	movne	r4, #1
   114c4:	cmp	r4, #0
   114c8:	bne	113d4 <abort@plt+0x1b0>
   114cc:	cmp	r3, r7
   114d0:	addlt	r2, r3, #1
   114d4:	strlt	r2, [r8]
   114d8:	ldrlt	r9, [r6, r3, lsl #2]
   114dc:	blt	113d4 <abort@plt+0x1b0>
   114e0:	mov	r2, #5
   114e4:	ldr	r1, [pc, #1000]	; 118d4 <abort@plt+0x6b0>
   114e8:	mov	r0, r4
   114ec:	bl	11008 <dcgettext@plt>
   114f0:	mov	r1, r4
   114f4:	mov	r2, r0
   114f8:	mov	r0, r4
   114fc:	bl	110a4 <error@plt>
   11500:	b	11328 <abort@plt+0x104>
   11504:	add	r0, sp, #28
   11508:	bl	11080 <getcon@plt>
   1150c:	cmp	r0, #0
   11510:	blt	11850 <abort@plt+0x62c>
   11514:	cmp	r5, #0
   11518:	beq	11574 <abort@plt+0x350>
   1151c:	ldr	r3, [r8]
   11520:	add	r1, sp, #32
   11524:	ldr	r0, [r6, r3, lsl #2]
   11528:	bl	148ec <abort@plt+0x36c8>
   1152c:	cmn	r0, #1
   11530:	beq	11824 <abort@plt+0x600>
   11534:	ldr	r0, [pc, #924]	; 118d8 <abort@plt+0x6b4>
   11538:	ldrd	r4, [sp, #28]
   1153c:	bl	10f78 <string_to_security_class@plt>
   11540:	add	r3, sp, #36	; 0x24
   11544:	mov	r1, r5
   11548:	mov	r2, r0
   1154c:	mov	r0, r4
   11550:	bl	111d0 <security_compute_create@plt>
   11554:	cmp	r0, #0
   11558:	bne	11810 <abort@plt+0x5ec>
   1155c:	ldr	r0, [sp, #32]
   11560:	bl	111dc <freecon@plt>
   11564:	ldr	r0, [sp, #28]
   11568:	bl	111dc <freecon@plt>
   1156c:	ldr	r3, [sp, #36]	; 0x24
   11570:	str	r3, [sp, #28]
   11574:	ldr	r0, [sp, #28]
   11578:	bl	10fe4 <context_new@plt>
   1157c:	subs	r4, r0, #0
   11580:	beq	11718 <abort@plt+0x4f4>
   11584:	ldr	r3, [sp, #12]
   11588:	cmp	r3, #0
   1158c:	beq	115a0 <abort@plt+0x37c>
   11590:	mov	r1, r3
   11594:	bl	1111c <context_user_set@plt>
   11598:	cmp	r0, #0
   1159c:	bne	11874 <abort@plt+0x650>
   115a0:	ldr	r3, [sp, #20]
   115a4:	cmp	r3, #0
   115a8:	beq	115c0 <abort@plt+0x39c>
   115ac:	mov	r1, r3
   115b0:	mov	r0, r4
   115b4:	bl	11020 <context_type_set@plt>
   115b8:	cmp	r0, #0
   115bc:	bne	11734 <abort@plt+0x510>
   115c0:	ldr	r3, [sp, #16]
   115c4:	cmp	r3, #0
   115c8:	beq	115e0 <abort@plt+0x3bc>
   115cc:	mov	r1, r3
   115d0:	mov	r0, r4
   115d4:	bl	111f4 <context_range_set@plt>
   115d8:	cmp	r0, #0
   115dc:	bne	116d0 <abort@plt+0x4ac>
   115e0:	ldr	r3, [sp, #8]
   115e4:	cmp	r3, #0
   115e8:	beq	11410 <abort@plt+0x1ec>
   115ec:	mov	r1, r3
   115f0:	mov	r0, r4
   115f4:	bl	10ffc <context_role_set@plt>
   115f8:	cmp	r0, #0
   115fc:	beq	11410 <abort@plt+0x1ec>
   11600:	mov	r2, #5
   11604:	ldr	r1, [pc, #720]	; 118dc <abort@plt+0x6b8>
   11608:	mov	r0, #0
   1160c:	ldr	r4, [r7]
   11610:	bl	11008 <dcgettext@plt>
   11614:	mov	r5, r0
   11618:	ldr	r0, [sp, #8]
   1161c:	bl	14084 <abort@plt+0x2e60>
   11620:	mov	r2, r5
   11624:	mov	r1, r4
   11628:	mov	r3, r0
   1162c:	mov	r0, #1
   11630:	bl	110a4 <error@plt>
   11634:	add	r0, sp, #28
   11638:	bl	11080 <getcon@plt>
   1163c:	cmp	r0, #0
   11640:	blt	116f0 <abort@plt+0x4cc>
   11644:	ldr	r5, [pc, #616]	; 118b4 <abort@plt+0x690>
   11648:	ldr	r0, [sp, #28]
   1164c:	ldr	r1, [r5]
   11650:	bl	10f60 <fputs_unlocked@plt>
   11654:	ldr	r0, [r5]
   11658:	ldr	r3, [r0, #20]
   1165c:	ldr	r2, [r0, #24]
   11660:	cmp	r2, r3
   11664:	addhi	r1, r3, #1
   11668:	movhi	r2, #10
   1166c:	strhi	r1, [r0, #20]
   11670:	strbhi	r2, [r3]
   11674:	bhi	11490 <abort@plt+0x26c>
   11678:	mov	r1, #10
   1167c:	bl	111a0 <__overflow@plt>
   11680:	b	11490 <abort@plt+0x26c>
   11684:	mov	r0, r4
   11688:	bl	11a0c <abort@plt+0x7e8>
   1168c:	ldr	r1, [pc, #588]	; 118e0 <abort@plt+0x6bc>
   11690:	mov	r2, #5
   11694:	mov	r0, r4
   11698:	bl	11008 <dcgettext@plt>
   1169c:	mov	r1, r4
   116a0:	mov	r2, r0
   116a4:	mov	r0, #1
   116a8:	bl	110a4 <error@plt>
   116ac:	mov	r2, #5
   116b0:	ldr	r1, [pc, #556]	; 118e4 <abort@plt+0x6c0>
   116b4:	b	11694 <abort@plt+0x470>
   116b8:	mov	r2, #5
   116bc:	ldr	r1, [pc, #548]	; 118e8 <abort@plt+0x6c4>
   116c0:	b	11694 <abort@plt+0x470>
   116c4:	mov	r2, #5
   116c8:	ldr	r1, [pc, #540]	; 118ec <abort@plt+0x6c8>
   116cc:	b	11694 <abort@plt+0x470>
   116d0:	mov	r2, #5
   116d4:	ldr	r1, [pc, #532]	; 118f0 <abort@plt+0x6cc>
   116d8:	mov	r0, #0
   116dc:	ldr	r4, [r7]
   116e0:	bl	11008 <dcgettext@plt>
   116e4:	mov	r5, r0
   116e8:	ldr	r0, [sp, #16]
   116ec:	b	1161c <abort@plt+0x3f8>
   116f0:	bl	11140 <__errno_location@plt>
   116f4:	mov	r2, #5
   116f8:	ldr	r1, [pc, #500]	; 118f4 <abort@plt+0x6d0>
   116fc:	ldr	r5, [r0]
   11700:	mov	r0, r4
   11704:	bl	11008 <dcgettext@plt>
   11708:	mov	r1, r5
   1170c:	mov	r2, r0
   11710:	mov	r0, #1
   11714:	bl	110a4 <error@plt>
   11718:	mov	r2, #5
   1171c:	ldr	r1, [pc, #468]	; 118f8 <abort@plt+0x6d4>
   11720:	ldr	r4, [r7]
   11724:	bl	11008 <dcgettext@plt>
   11728:	mov	r5, r0
   1172c:	ldr	r0, [sp, #28]
   11730:	b	1161c <abort@plt+0x3f8>
   11734:	mov	r2, #5
   11738:	ldr	r1, [pc, #444]	; 118fc <abort@plt+0x6d8>
   1173c:	mov	r0, #0
   11740:	ldr	r4, [r7]
   11744:	bl	11008 <dcgettext@plt>
   11748:	mov	r5, r0
   1174c:	ldr	r0, [sp, #20]
   11750:	b	1161c <abort@plt+0x3f8>
   11754:	mov	r2, #5
   11758:	ldr	r1, [pc, #416]	; 11900 <abort@plt+0x6dc>
   1175c:	mov	r0, #0
   11760:	bl	11008 <dcgettext@plt>
   11764:	mov	r1, #0
   11768:	mov	r2, r0
   1176c:	mov	r0, r1
   11770:	bl	110a4 <error@plt>
   11774:	mov	r0, #1
   11778:	bl	11a0c <abort@plt+0x7e8>
   1177c:	bl	11014 <__stack_chk_fail@plt>
   11780:	ldr	r1, [pc, #380]	; 11904 <abort@plt+0x6e0>
   11784:	mov	r2, #5
   11788:	mov	r0, #0
   1178c:	ldr	r5, [r7]
   11790:	bl	11008 <dcgettext@plt>
   11794:	mov	r6, r0
   11798:	mov	r0, r4
   1179c:	bl	1120c <context_str@plt>
   117a0:	bl	14084 <abort@plt+0x2e60>
   117a4:	mov	r2, r6
   117a8:	mov	r1, r5
   117ac:	mov	r3, r0
   117b0:	mov	r0, #1
   117b4:	bl	110a4 <error@plt>
   117b8:	mov	r2, #5
   117bc:	ldr	r1, [pc, #324]	; 11908 <abort@plt+0x6e4>
   117c0:	mov	r0, #0
   117c4:	bl	11008 <dcgettext@plt>
   117c8:	ldr	r3, [pc, #316]	; 1190c <abort@plt+0x6e8>
   117cc:	mov	r1, #0
   117d0:	ldr	r3, [r3]
   117d4:	mov	r2, r0
   117d8:	mov	r0, #1
   117dc:	bl	110a4 <error@plt>
   117e0:	mov	r2, #5
   117e4:	ldr	r1, [pc, #268]	; 118f8 <abort@plt+0x6d4>
   117e8:	ldr	r4, [r7]
   117ec:	bl	11008 <dcgettext@plt>
   117f0:	mov	r5, r0
   117f4:	mov	r0, r9
   117f8:	bl	14084 <abort@plt+0x2e60>
   117fc:	mov	r3, r0
   11800:	mov	r2, r5
   11804:	mov	r1, r4
   11808:	mov	r0, sl
   1180c:	bl	110a4 <error@plt>
   11810:	ldr	r4, [r7]
   11814:	mov	r0, r9
   11818:	mov	r2, #5
   1181c:	ldr	r1, [pc, #236]	; 11910 <abort@plt+0x6ec>
   11820:	b	11698 <abort@plt+0x474>
   11824:	mov	r0, r9
   11828:	mov	r2, #5
   1182c:	ldr	r1, [pc, #224]	; 11914 <abort@plt+0x6f0>
   11830:	ldr	r4, [r7]
   11834:	bl	11008 <dcgettext@plt>
   11838:	ldr	r3, [r8]
   1183c:	ldr	r1, [r6, r3, lsl #2]
   11840:	mov	r5, r0
   11844:	mov	r0, #4
   11848:	bl	13ddc <abort@plt+0x2bb8>
   1184c:	b	117fc <abort@plt+0x5d8>
   11850:	mov	r2, #5
   11854:	ldr	r1, [pc, #152]	; 118f4 <abort@plt+0x6d0>
   11858:	mov	r0, r9
   1185c:	ldr	r4, [r7]
   11860:	bl	11008 <dcgettext@plt>
   11864:	mov	r1, r4
   11868:	mov	r2, r0
   1186c:	mov	r0, sl
   11870:	bl	110a4 <error@plt>
   11874:	mov	r2, #5
   11878:	ldr	r1, [pc, #152]	; 11918 <abort@plt+0x6f4>
   1187c:	mov	r0, #0
   11880:	ldr	r4, [r7]
   11884:	bl	11008 <dcgettext@plt>
   11888:	mov	r5, r0
   1188c:	ldr	r0, [sp, #12]
   11890:	b	1161c <abort@plt+0x3f8>
   11894:	andeq	r5, r2, r0, lsl #30
   11898:	andeq	r5, r1, r8, asr sl
   1189c:	andeq	r4, r1, r4, lsr #30
   118a0:	andeq	r5, r1, r0, ror r3
   118a4:	andeq	r5, r1, r4, asr #5
   118a8:	andeq	r5, r1, r4, lsl #7
   118ac:	andeq	r6, r2, r0, ror r1
   118b0:	andeq	r1, r1, r8, asr #26
   118b4:	andeq	r6, r2, ip, ror #2
   118b8:	andeq	r6, r2, ip, lsl #2
   118bc:	ldrdeq	r5, [r1], -r8
   118c0:	andeq	r4, r1, r4, lsr #31
   118c4:	andeq	r5, r1, r0, asr #5
   118c8:	andeq	r6, r2, r0, ror #2
   118cc:	andeq	r5, r1, r0, ror #10
   118d0:	andeq	r5, r1, ip, asr r5
   118d4:	andeq	r5, r1, r8, lsl #8
   118d8:	andeq	r5, r1, r8, asr #9
   118dc:	andeq	r5, r1, r4, asr #10
   118e0:			; <UNDEFINED> instruction: 0x000153b0
   118e4:	andeq	r5, r1, r0, lsr #7
   118e8:	muleq	r1, r0, r3
   118ec:	andeq	r5, r1, r0, asr #7
   118f0:	andeq	r5, r1, r8, lsr #10
   118f4:	andeq	r5, r1, r8, ror #7
   118f8:	andeq	r5, r1, r8, ror r4
   118fc:	andeq	r5, r1, ip, lsl #10
   11900:	andeq	r5, r1, r8, lsr r4
   11904:	andeq	r5, r1, r4, ror r5
   11908:	andeq	r5, r1, r0, asr r4
   1190c:	andeq	r6, r2, r0, lsl #3
   11910:	ldrdeq	r5, [r1], -r0
   11914:	andeq	r5, r1, r0, lsr #9
   11918:	strdeq	r5, [r1], -r0
   1191c:	mov	fp, #0
   11920:	mov	lr, #0
   11924:	pop	{r1}		; (ldr r1, [sp], #4)
   11928:	mov	r2, sp
   1192c:	push	{r2}		; (str r2, [sp, #-4]!)
   11930:	push	{r0}		; (str r0, [sp, #-4]!)
   11934:	ldr	ip, [pc, #16]	; 1194c <abort@plt+0x728>
   11938:	push	{ip}		; (str ip, [sp, #-4]!)
   1193c:	ldr	r0, [pc, #12]	; 11950 <abort@plt+0x72c>
   11940:	ldr	r3, [pc, #12]	; 11954 <abort@plt+0x730>
   11944:	bl	110d4 <__libc_start_main@plt>
   11948:	bl	11224 <abort@plt>
   1194c:	andeq	r4, r1, r4, asr #29
   11950:	andeq	r1, r1, r0, lsr r2
   11954:	andeq	r4, r1, r4, ror #28
   11958:	ldr	r3, [pc, #20]	; 11974 <abort@plt+0x750>
   1195c:	ldr	r2, [pc, #20]	; 11978 <abort@plt+0x754>
   11960:	add	r3, pc, r3
   11964:	ldr	r2, [r3, r2]
   11968:	cmp	r2, #0
   1196c:	bxeq	lr
   11970:	b	110ec <__gmon_start__@plt>
   11974:	muleq	r1, r8, r6
   11978:	andeq	r0, r0, r0, lsl #2
   1197c:	ldr	r0, [pc, #24]	; 1199c <abort@plt+0x778>
   11980:	ldr	r3, [pc, #24]	; 119a0 <abort@plt+0x77c>
   11984:	cmp	r3, r0
   11988:	bxeq	lr
   1198c:	ldr	r3, [pc, #16]	; 119a4 <abort@plt+0x780>
   11990:	cmp	r3, #0
   11994:	bxeq	lr
   11998:	bx	r3
   1199c:	andeq	r6, r2, r4, asr r1
   119a0:	andeq	r6, r2, r4, asr r1
   119a4:	andeq	r0, r0, r0
   119a8:	ldr	r0, [pc, #36]	; 119d4 <abort@plt+0x7b0>
   119ac:	ldr	r1, [pc, #36]	; 119d8 <abort@plt+0x7b4>
   119b0:	sub	r1, r1, r0
   119b4:	asr	r1, r1, #2
   119b8:	add	r1, r1, r1, lsr #31
   119bc:	asrs	r1, r1, #1
   119c0:	bxeq	lr
   119c4:	ldr	r3, [pc, #16]	; 119dc <abort@plt+0x7b8>
   119c8:	cmp	r3, #0
   119cc:	bxeq	lr
   119d0:	bx	r3
   119d4:	andeq	r6, r2, r4, asr r1
   119d8:	andeq	r6, r2, r4, asr r1
   119dc:	andeq	r0, r0, r0
   119e0:	push	{r4, lr}
   119e4:	ldr	r4, [pc, #24]	; 11a04 <abort@plt+0x7e0>
   119e8:	ldrb	r3, [r4]
   119ec:	cmp	r3, #0
   119f0:	popne	{r4, pc}
   119f4:	bl	1197c <abort@plt+0x758>
   119f8:	mov	r3, #1
   119fc:	strb	r3, [r4]
   11a00:	pop	{r4, pc}
   11a04:	andeq	r6, r2, r4, ror r1
   11a08:	b	119a8 <abort@plt+0x784>
   11a0c:	ldr	r3, [pc, #700]	; 11cd0 <abort@plt+0xaac>
   11a10:	push	{r7, lr}
   11a14:	sub	sp, sp, #64	; 0x40
   11a18:	ldr	r3, [r3]
   11a1c:	subs	r4, r0, #0
   11a20:	str	r3, [sp, #60]	; 0x3c
   11a24:	beq	11a60 <abort@plt+0x83c>
   11a28:	ldr	r3, [pc, #676]	; 11cd4 <abort@plt+0xab0>
   11a2c:	mov	r2, #5
   11a30:	ldr	r1, [pc, #672]	; 11cd8 <abort@plt+0xab4>
   11a34:	mov	r0, #0
   11a38:	ldr	r5, [r3]
   11a3c:	bl	11008 <dcgettext@plt>
   11a40:	ldr	r3, [pc, #660]	; 11cdc <abort@plt+0xab8>
   11a44:	mov	r1, #1
   11a48:	ldr	r3, [r3]
   11a4c:	mov	r2, r0
   11a50:	mov	r0, r5
   11a54:	bl	1117c <__fprintf_chk@plt>
   11a58:	mov	r0, r4
   11a5c:	bl	11110 <exit@plt>
   11a60:	mov	r2, #5
   11a64:	ldr	r1, [pc, #628]	; 11ce0 <abort@plt+0xabc>
   11a68:	bl	11008 <dcgettext@plt>
   11a6c:	ldr	r3, [pc, #616]	; 11cdc <abort@plt+0xab8>
   11a70:	ldr	r5, [pc, #620]	; 11ce4 <abort@plt+0xac0>
   11a74:	ldr	r3, [r3]
   11a78:	mov	r2, r3
   11a7c:	mov	r1, r0
   11a80:	mov	r0, #1
   11a84:	bl	11164 <__printf_chk@plt>
   11a88:	mov	r2, #5
   11a8c:	ldr	r1, [pc, #596]	; 11ce8 <abort@plt+0xac4>
   11a90:	mov	r0, r4
   11a94:	bl	11008 <dcgettext@plt>
   11a98:	ldr	r1, [r5]
   11a9c:	bl	10f60 <fputs_unlocked@plt>
   11aa0:	mov	r2, #5
   11aa4:	ldr	r1, [pc, #576]	; 11cec <abort@plt+0xac8>
   11aa8:	mov	r0, r4
   11aac:	bl	11008 <dcgettext@plt>
   11ab0:	ldr	r1, [r5]
   11ab4:	bl	10f60 <fputs_unlocked@plt>
   11ab8:	mov	r2, #5
   11abc:	ldr	r1, [pc, #556]	; 11cf0 <abort@plt+0xacc>
   11ac0:	mov	r0, r4
   11ac4:	bl	11008 <dcgettext@plt>
   11ac8:	ldr	r1, [r5]
   11acc:	bl	10f60 <fputs_unlocked@plt>
   11ad0:	mov	r2, #5
   11ad4:	ldr	r1, [pc, #536]	; 11cf4 <abort@plt+0xad0>
   11ad8:	mov	r0, r4
   11adc:	bl	11008 <dcgettext@plt>
   11ae0:	ldr	r1, [r5]
   11ae4:	bl	10f60 <fputs_unlocked@plt>
   11ae8:	mov	r2, #5
   11aec:	ldr	r1, [pc, #516]	; 11cf8 <abort@plt+0xad4>
   11af0:	mov	r0, r4
   11af4:	bl	11008 <dcgettext@plt>
   11af8:	ldr	r1, [r5]
   11afc:	bl	10f60 <fputs_unlocked@plt>
   11b00:	ldr	lr, [pc, #500]	; 11cfc <abort@plt+0xad8>
   11b04:	add	ip, sp, #4
   11b08:	ldm	lr!, {r0, r1, r2, r3}
   11b0c:	stmia	ip!, {r0, r1, r2, r3}
   11b10:	ldm	lr!, {r0, r1, r2, r3}
   11b14:	ldr	r6, [sp, #4]
   11b18:	stmia	ip!, {r0, r1, r2, r3}
   11b1c:	cmp	r6, #0
   11b20:	ldm	lr!, {r0, r1, r2, r3}
   11b24:	addeq	r5, sp, #4
   11b28:	stmia	ip!, {r0, r1, r2, r3}
   11b2c:	ldm	lr, {r0, r1}
   11b30:	stm	ip, {r0, r1}
   11b34:	beq	11b64 <abort@plt+0x940>
   11b38:	ldr	r7, [pc, #448]	; 11d00 <abort@plt+0xadc>
   11b3c:	add	r5, sp, #4
   11b40:	b	11b50 <abort@plt+0x92c>
   11b44:	ldr	r6, [r5, #8]!
   11b48:	cmp	r6, #0
   11b4c:	beq	11b64 <abort@plt+0x940>
   11b50:	mov	r1, r6
   11b54:	mov	r0, r7
   11b58:	bl	10f90 <strcmp@plt>
   11b5c:	cmp	r0, #0
   11b60:	bne	11b44 <abort@plt+0x920>
   11b64:	ldr	r5, [r5, #4]
   11b68:	mov	r2, #5
   11b6c:	cmp	r5, #0
   11b70:	ldr	r1, [pc, #396]	; 11d04 <abort@plt+0xae0>
   11b74:	beq	11c1c <abort@plt+0x9f8>
   11b78:	mov	r0, #0
   11b7c:	bl	11008 <dcgettext@plt>
   11b80:	ldr	r3, [pc, #384]	; 11d08 <abort@plt+0xae4>
   11b84:	ldr	r2, [pc, #384]	; 11d0c <abort@plt+0xae8>
   11b88:	mov	r1, r0
   11b8c:	mov	r0, #1
   11b90:	bl	11164 <__printf_chk@plt>
   11b94:	mov	r1, #0
   11b98:	mov	r0, #5
   11b9c:	bl	111ac <setlocale@plt>
   11ba0:	cmp	r0, #0
   11ba4:	ldreq	r6, [pc, #340]	; 11d00 <abort@plt+0xadc>
   11ba8:	beq	11bc4 <abort@plt+0x9a0>
   11bac:	mov	r2, #3
   11bb0:	ldr	r1, [pc, #344]	; 11d10 <abort@plt+0xaec>
   11bb4:	bl	11218 <strncmp@plt>
   11bb8:	ldr	r6, [pc, #320]	; 11d00 <abort@plt+0xadc>
   11bbc:	cmp	r0, #0
   11bc0:	bne	11cac <abort@plt+0xa88>
   11bc4:	mov	r2, #5
   11bc8:	ldr	r1, [pc, #324]	; 11d14 <abort@plt+0xaf0>
   11bcc:	mov	r0, #0
   11bd0:	bl	11008 <dcgettext@plt>
   11bd4:	ldr	r3, [pc, #292]	; 11d00 <abort@plt+0xadc>
   11bd8:	ldr	r2, [pc, #296]	; 11d08 <abort@plt+0xae4>
   11bdc:	mov	r1, r0
   11be0:	mov	r0, #1
   11be4:	bl	11164 <__printf_chk@plt>
   11be8:	mov	r2, #5
   11bec:	ldr	r1, [pc, #292]	; 11d18 <abort@plt+0xaf4>
   11bf0:	mov	r0, #0
   11bf4:	bl	11008 <dcgettext@plt>
   11bf8:	ldr	r2, [pc, #284]	; 11d1c <abort@plt+0xaf8>
   11bfc:	cmp	r5, r6
   11c00:	ldr	r3, [pc, #280]	; 11d20 <abort@plt+0xafc>
   11c04:	movne	r3, r2
   11c08:	mov	r1, r0
   11c0c:	mov	r2, r5
   11c10:	mov	r0, #1
   11c14:	bl	11164 <__printf_chk@plt>
   11c18:	b	11a58 <abort@plt+0x834>
   11c1c:	mov	r0, r5
   11c20:	bl	11008 <dcgettext@plt>
   11c24:	ldr	r3, [pc, #220]	; 11d08 <abort@plt+0xae4>
   11c28:	ldr	r2, [pc, #220]	; 11d0c <abort@plt+0xae8>
   11c2c:	mov	r1, r0
   11c30:	mov	r0, #1
   11c34:	bl	11164 <__printf_chk@plt>
   11c38:	mov	r1, r5
   11c3c:	mov	r0, #5
   11c40:	bl	111ac <setlocale@plt>
   11c44:	cmp	r0, #0
   11c48:	beq	11c60 <abort@plt+0xa3c>
   11c4c:	mov	r2, #3
   11c50:	ldr	r1, [pc, #184]	; 11d10 <abort@plt+0xaec>
   11c54:	bl	11218 <strncmp@plt>
   11c58:	cmp	r0, #0
   11c5c:	bne	11ca4 <abort@plt+0xa80>
   11c60:	mov	r2, #5
   11c64:	ldr	r1, [pc, #168]	; 11d14 <abort@plt+0xaf0>
   11c68:	mov	r0, #0
   11c6c:	bl	11008 <dcgettext@plt>
   11c70:	ldr	r3, [pc, #136]	; 11d00 <abort@plt+0xadc>
   11c74:	ldr	r2, [pc, #140]	; 11d08 <abort@plt+0xae4>
   11c78:	mov	r5, r3
   11c7c:	mov	r1, r0
   11c80:	mov	r0, #1
   11c84:	bl	11164 <__printf_chk@plt>
   11c88:	ldr	r1, [pc, #136]	; 11d18 <abort@plt+0xaf4>
   11c8c:	mov	r2, #5
   11c90:	mov	r0, #0
   11c94:	bl	11008 <dcgettext@plt>
   11c98:	ldr	r3, [pc, #128]	; 11d20 <abort@plt+0xafc>
   11c9c:	mov	r1, r0
   11ca0:	b	11c0c <abort@plt+0x9e8>
   11ca4:	ldr	r6, [pc, #84]	; 11d00 <abort@plt+0xadc>
   11ca8:	mov	r5, r6
   11cac:	mov	r2, #5
   11cb0:	ldr	r1, [pc, #108]	; 11d24 <abort@plt+0xb00>
   11cb4:	mov	r0, #0
   11cb8:	bl	11008 <dcgettext@plt>
   11cbc:	ldr	r2, [pc, #60]	; 11d00 <abort@plt+0xadc>
   11cc0:	mov	r1, r0
   11cc4:	mov	r0, #1
   11cc8:	bl	11164 <__printf_chk@plt>
   11ccc:	b	11bc4 <abort@plt+0x9a0>
   11cd0:	andeq	r5, r2, r0, lsl #30
   11cd4:	andeq	r6, r2, r8, ror #2
   11cd8:	andeq	r4, r1, ip, lsr #31
   11cdc:	andeq	r6, r2, r0, lsl #3
   11ce0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   11ce4:	andeq	r6, r2, ip, ror #2
   11ce8:	andeq	r5, r1, r0, asr #32
   11cec:	andeq	r5, r1, r0, asr #1
   11cf0:	andeq	r5, r1, ip, lsl #2
   11cf4:	andeq	r5, r1, r8, lsl r2
   11cf8:	andeq	r5, r1, r8, asr #4
   11cfc:	andeq	r4, r1, ip, ror #29
   11d00:	andeq	r4, r1, r4, lsr #31
   11d04:	andeq	r5, r1, r0, lsl #5
   11d08:	muleq	r1, r8, r2
   11d0c:	andeq	r5, r1, r0, asr #5
   11d10:	ldrdeq	r5, [r1], -r0
   11d14:	andeq	r5, r1, ip, lsl r3
   11d18:	andeq	r5, r1, ip, lsr r3
   11d1c:	andeq	r5, r1, r8, asr sl
   11d20:	andeq	r5, r1, r0, lsr #11
   11d24:	ldrdeq	r5, [r1], -r4
   11d28:	ldr	r3, [pc, #4]	; 11d34 <abort@plt+0xb10>
   11d2c:	str	r0, [r3]
   11d30:	bx	lr
   11d34:	andeq	r6, r2, r8, ror r1
   11d38:	ldr	r3, [pc, #4]	; 11d44 <abort@plt+0xb20>
   11d3c:	strb	r0, [r3, #4]
   11d40:	bx	lr
   11d44:	andeq	r6, r2, r8, ror r1
   11d48:	ldr	r3, [pc, #180]	; 11e04 <abort@plt+0xbe0>
   11d4c:	push	{r4, r5, r6, lr}
   11d50:	sub	sp, sp, #8
   11d54:	ldr	r0, [r3]
   11d58:	bl	149b4 <abort@plt+0x3790>
   11d5c:	cmp	r0, #0
   11d60:	beq	11d88 <abort@plt+0xb64>
   11d64:	bl	11140 <__errno_location@plt>
   11d68:	ldr	r5, [pc, #152]	; 11e08 <abort@plt+0xbe4>
   11d6c:	ldrb	r3, [r5, #4]
   11d70:	cmp	r3, #0
   11d74:	mov	r4, r0
   11d78:	beq	11da4 <abort@plt+0xb80>
   11d7c:	ldr	r3, [r0]
   11d80:	cmp	r3, #32
   11d84:	bne	11da4 <abort@plt+0xb80>
   11d88:	ldr	r3, [pc, #124]	; 11e0c <abort@plt+0xbe8>
   11d8c:	ldr	r0, [r3]
   11d90:	bl	149b4 <abort@plt+0x3790>
   11d94:	cmp	r0, #0
   11d98:	bne	11de4 <abort@plt+0xbc0>
   11d9c:	add	sp, sp, #8
   11da0:	pop	{r4, r5, r6, pc}
   11da4:	mov	r2, #5
   11da8:	ldr	r1, [pc, #96]	; 11e10 <abort@plt+0xbec>
   11dac:	mov	r0, #0
   11db0:	bl	11008 <dcgettext@plt>
   11db4:	mov	r6, r0
   11db8:	ldr	r0, [r5]
   11dbc:	cmp	r0, #0
   11dc0:	beq	11df0 <abort@plt+0xbcc>
   11dc4:	ldr	r4, [r4]
   11dc8:	bl	13ea4 <abort@plt+0x2c80>
   11dcc:	mov	r1, r4
   11dd0:	str	r6, [sp]
   11dd4:	ldr	r2, [pc, #56]	; 11e14 <abort@plt+0xbf0>
   11dd8:	mov	r3, r0
   11ddc:	mov	r0, #0
   11de0:	bl	110a4 <error@plt>
   11de4:	ldr	r3, [pc, #44]	; 11e18 <abort@plt+0xbf4>
   11de8:	ldr	r0, [r3]
   11dec:	bl	10fb4 <_exit@plt>
   11df0:	mov	r3, r6
   11df4:	ldr	r1, [r4]
   11df8:	ldr	r2, [pc, #28]	; 11e1c <abort@plt+0xbf8>
   11dfc:	bl	110a4 <error@plt>
   11e00:	b	11de4 <abort@plt+0xbc0>
   11e04:	andeq	r6, r2, ip, ror #2
   11e08:	andeq	r6, r2, r8, ror r1
   11e0c:	andeq	r6, r2, r8, ror #2
   11e10:	andeq	r5, r1, r4, asr #12
   11e14:	andeq	r5, r1, r0, asr r6
   11e18:	andeq	r6, r2, r0, lsl r1
   11e1c:	andeq	r5, r1, ip, asr r5
   11e20:	push	{r4, r5, r6, lr}
   11e24:	subs	r4, r0, #0
   11e28:	beq	11e9c <abort@plt+0xc78>
   11e2c:	mov	r1, #47	; 0x2f
   11e30:	bl	111b8 <strrchr@plt>
   11e34:	subs	r5, r0, #0
   11e38:	beq	11e88 <abort@plt+0xc64>
   11e3c:	add	r6, r5, #1
   11e40:	sub	r3, r6, r4
   11e44:	cmp	r3, #6
   11e48:	ble	11e88 <abort@plt+0xc64>
   11e4c:	mov	r2, #7
   11e50:	ldr	r1, [pc, #96]	; 11eb8 <abort@plt+0xc94>
   11e54:	sub	r0, r5, #6
   11e58:	bl	11218 <strncmp@plt>
   11e5c:	cmp	r0, #0
   11e60:	bne	11e88 <abort@plt+0xc64>
   11e64:	mov	r2, #3
   11e68:	ldr	r1, [pc, #76]	; 11ebc <abort@plt+0xc98>
   11e6c:	mov	r0, r6
   11e70:	bl	11218 <strncmp@plt>
   11e74:	cmp	r0, #0
   11e78:	movne	r4, r6
   11e7c:	ldreq	r3, [pc, #60]	; 11ec0 <abort@plt+0xc9c>
   11e80:	addeq	r4, r5, #4
   11e84:	streq	r4, [r3]
   11e88:	ldr	r2, [pc, #52]	; 11ec4 <abort@plt+0xca0>
   11e8c:	ldr	r3, [pc, #52]	; 11ec8 <abort@plt+0xca4>
   11e90:	str	r4, [r2]
   11e94:	str	r4, [r3]
   11e98:	pop	{r4, r5, r6, pc}
   11e9c:	ldr	r3, [pc, #40]	; 11ecc <abort@plt+0xca8>
   11ea0:	mov	r2, #55	; 0x37
   11ea4:	mov	r1, #1
   11ea8:	ldr	r3, [r3]
   11eac:	ldr	r0, [pc, #28]	; 11ed0 <abort@plt+0xcac>
   11eb0:	bl	1105c <fwrite@plt>
   11eb4:	bl	11224 <abort@plt>
   11eb8:	muleq	r1, r0, r6
   11ebc:	muleq	r1, r8, r6
   11ec0:	andeq	r6, r2, r8, asr r1
   11ec4:	andeq	r6, r2, r0, lsl #3
   11ec8:	andeq	r6, r2, ip, asr r1
   11ecc:	andeq	r6, r2, r8, ror #2
   11ed0:	andeq	r5, r1, r8, asr r6
   11ed4:	push	{r4, lr}
   11ed8:	mov	r2, #48	; 0x30
   11edc:	mov	r4, r1
   11ee0:	mov	r1, #0
   11ee4:	bl	11158 <memset@plt>
   11ee8:	cmp	r4, #10
   11eec:	beq	11ef8 <abort@plt+0xcd4>
   11ef0:	str	r4, [r0]
   11ef4:	pop	{r4, pc}
   11ef8:	bl	11224 <abort@plt>
   11efc:	push	{r4, r5, r6, lr}
   11f00:	mov	r2, #5
   11f04:	mov	r5, r0
   11f08:	mov	r6, r1
   11f0c:	mov	r1, r0
   11f10:	mov	r0, #0
   11f14:	bl	11008 <dcgettext@plt>
   11f18:	cmp	r5, r0
   11f1c:	mov	r4, r0
   11f20:	beq	11f2c <abort@plt+0xd08>
   11f24:	mov	r0, r4
   11f28:	pop	{r4, r5, r6, pc}
   11f2c:	bl	14a74 <abort@plt+0x3850>
   11f30:	ldrb	r3, [r0]
   11f34:	bic	r3, r3, #32
   11f38:	cmp	r3, #85	; 0x55
   11f3c:	bne	11f9c <abort@plt+0xd78>
   11f40:	ldrb	r3, [r0, #1]
   11f44:	bic	r3, r3, #32
   11f48:	cmp	r3, #84	; 0x54
   11f4c:	bne	12014 <abort@plt+0xdf0>
   11f50:	ldrb	r3, [r0, #2]
   11f54:	bic	r3, r3, #32
   11f58:	cmp	r3, #70	; 0x46
   11f5c:	bne	12014 <abort@plt+0xdf0>
   11f60:	ldrb	r3, [r0, #3]
   11f64:	cmp	r3, #45	; 0x2d
   11f68:	bne	12014 <abort@plt+0xdf0>
   11f6c:	ldrb	r3, [r0, #4]
   11f70:	cmp	r3, #56	; 0x38
   11f74:	bne	12014 <abort@plt+0xdf0>
   11f78:	ldrb	r3, [r0, #5]
   11f7c:	cmp	r3, #0
   11f80:	bne	12014 <abort@plt+0xdf0>
   11f84:	ldrb	r2, [r4]
   11f88:	ldr	r3, [pc, #156]	; 1202c <abort@plt+0xe08>
   11f8c:	ldr	r4, [pc, #156]	; 12030 <abort@plt+0xe0c>
   11f90:	cmp	r2, #96	; 0x60
   11f94:	movne	r4, r3
   11f98:	b	11f24 <abort@plt+0xd00>
   11f9c:	cmp	r3, #71	; 0x47
   11fa0:	bne	12014 <abort@plt+0xdf0>
   11fa4:	ldrb	r3, [r0, #1]
   11fa8:	bic	r3, r3, #32
   11fac:	cmp	r3, #66	; 0x42
   11fb0:	bne	12014 <abort@plt+0xdf0>
   11fb4:	ldrb	r3, [r0, #2]
   11fb8:	cmp	r3, #49	; 0x31
   11fbc:	bne	12014 <abort@plt+0xdf0>
   11fc0:	ldrb	r3, [r0, #3]
   11fc4:	cmp	r3, #56	; 0x38
   11fc8:	bne	12014 <abort@plt+0xdf0>
   11fcc:	ldrb	r3, [r0, #4]
   11fd0:	cmp	r3, #48	; 0x30
   11fd4:	bne	12014 <abort@plt+0xdf0>
   11fd8:	ldrb	r3, [r0, #5]
   11fdc:	cmp	r3, #51	; 0x33
   11fe0:	bne	12014 <abort@plt+0xdf0>
   11fe4:	ldrb	r3, [r0, #6]
   11fe8:	cmp	r3, #48	; 0x30
   11fec:	bne	12014 <abort@plt+0xdf0>
   11ff0:	ldrb	r3, [r0, #7]
   11ff4:	cmp	r3, #0
   11ff8:	bne	12014 <abort@plt+0xdf0>
   11ffc:	ldrb	r2, [r4]
   12000:	ldr	r3, [pc, #44]	; 12034 <abort@plt+0xe10>
   12004:	ldr	r4, [pc, #44]	; 12038 <abort@plt+0xe14>
   12008:	cmp	r2, #96	; 0x60
   1200c:	movne	r4, r3
   12010:	b	11f24 <abort@plt+0xd00>
   12014:	ldr	r3, [pc, #32]	; 1203c <abort@plt+0xe18>
   12018:	ldr	r4, [pc, #32]	; 12040 <abort@plt+0xe1c>
   1201c:	cmp	r6, #9
   12020:	movne	r4, r3
   12024:	mov	r0, r4
   12028:	pop	{r4, r5, r6, pc}
   1202c:	strdeq	r5, [r1], -r4
   12030:	andeq	r5, r1, r0, lsl #14
   12034:	strdeq	r5, [r1], -r8
   12038:	strdeq	r5, [r1], -ip
   1203c:	andeq	r5, r1, r4, lsl #14
   12040:	strdeq	r5, [r1], -r0
   12044:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12048:	sub	sp, sp, #124	; 0x7c
   1204c:	ldr	ip, [pc, #3576]	; 12e4c <abort@plt+0x1c28>
   12050:	str	r3, [sp, #24]
   12054:	ldr	r3, [sp, #168]	; 0xa8
   12058:	ldr	ip, [ip]
   1205c:	str	r3, [sp, #56]	; 0x38
   12060:	ldr	r3, [sp, #172]	; 0xac
   12064:	ldr	r8, [sp, #160]	; 0xa0
   12068:	str	r3, [sp, #80]	; 0x50
   1206c:	ldr	r3, [sp, #176]	; 0xb0
   12070:	mov	fp, r0
   12074:	str	r3, [sp, #76]	; 0x4c
   12078:	mov	sl, r1
   1207c:	str	r2, [sp, #36]	; 0x24
   12080:	str	ip, [sp, #116]	; 0x74
   12084:	bl	11074 <__ctype_get_mb_cur_max@plt>
   12088:	ldr	r3, [sp, #164]	; 0xa4
   1208c:	ands	r4, r3, #2
   12090:	movne	r3, #1
   12094:	moveq	r3, #0
   12098:	str	r3, [sp, #32]
   1209c:	str	r0, [sp, #64]	; 0x40
   120a0:	cmp	r8, #10
   120a4:	ldrls	pc, [pc, r8, lsl #2]
   120a8:	b	13858 <abort@plt+0x2634>
   120ac:	andeq	r2, r1, r0, lsr #9
   120b0:	andeq	r2, r1, r8, lsr r5
   120b4:	andeq	r2, r1, r8, lsr fp
   120b8:	andeq	r2, r1, r8, asr r5
   120bc:	andeq	r2, r1, ip, lsl #8
   120c0:	andeq	r2, r1, r4, asr r4
   120c4:	ldrdeq	r2, [r1], -r0
   120c8:	andeq	r2, r1, r8, lsl #10
   120cc:	ldrdeq	r2, [r1], -r8
   120d0:	ldrdeq	r2, [r1], -r8
   120d4:	ldrdeq	r2, [r1], -r8
   120d8:	cmp	r8, #10
   120dc:	beq	12100 <abort@plt+0xedc>
   120e0:	mov	r1, r8
   120e4:	ldr	r0, [pc, #3428]	; 12e50 <abort@plt+0x1c2c>
   120e8:	bl	11efc <abort@plt+0xcd8>
   120ec:	mov	r1, r8
   120f0:	str	r0, [sp, #80]	; 0x50
   120f4:	ldr	r0, [pc, #3420]	; 12e58 <abort@plt+0x1c34>
   120f8:	bl	11efc <abort@plt+0xcd8>
   120fc:	str	r0, [sp, #76]	; 0x4c
   12100:	cmp	r4, #0
   12104:	movne	r4, #0
   12108:	beq	13518 <abort@plt+0x22f4>
   1210c:	ldr	r7, [sp, #76]	; 0x4c
   12110:	mov	r5, #0
   12114:	mov	r6, #1
   12118:	mov	r0, r7
   1211c:	str	r6, [sp, #40]	; 0x28
   12120:	str	r5, [sp, #68]	; 0x44
   12124:	bl	11134 <strlen@plt>
   12128:	str	r6, [sp, #28]
   1212c:	str	r5, [sp, #44]	; 0x2c
   12130:	str	r5, [sp, #72]	; 0x48
   12134:	str	r7, [sp, #60]	; 0x3c
   12138:	str	r0, [sp, #52]	; 0x34
   1213c:	str	r8, [sp, #160]	; 0xa0
   12140:	mov	r8, fp
   12144:	ldr	fp, [sp, #160]	; 0xa0
   12148:	mov	r9, #0
   1214c:	ldr	r3, [sp, #24]
   12150:	cmn	r3, #1
   12154:	beq	126bc <abort@plt+0x1498>
   12158:	ldr	r3, [sp, #24]
   1215c:	subs	r6, r3, r9
   12160:	movne	r6, #1
   12164:	cmp	r6, #0
   12168:	beq	126d4 <abort@plt+0x14b0>
   1216c:	ldr	r7, [sp, #28]
   12170:	ldr	r0, [sp, #36]	; 0x24
   12174:	cmp	fp, #2
   12178:	moveq	r7, #0
   1217c:	andne	r7, r7, #1
   12180:	add	r3, r0, r9
   12184:	cmp	r7, #0
   12188:	str	r3, [sp, #48]	; 0x30
   1218c:	beq	12b78 <abort@plt+0x1954>
   12190:	ldr	r2, [sp, #52]	; 0x34
   12194:	cmp	r2, #0
   12198:	beq	12e5c <abort@plt+0x1c38>
   1219c:	ldr	r1, [sp, #24]
   121a0:	cmp	r2, #1
   121a4:	mov	r3, r2
   121a8:	movls	r3, #0
   121ac:	movhi	r3, #1
   121b0:	cmn	r1, #1
   121b4:	movne	r3, #0
   121b8:	cmp	r3, #0
   121bc:	add	r5, r9, r2
   121c0:	beq	121cc <abort@plt+0xfa8>
   121c4:	bl	11134 <strlen@plt>
   121c8:	str	r0, [sp, #24]
   121cc:	ldr	r3, [sp, #24]
   121d0:	cmp	r5, r3
   121d4:	bhi	12e5c <abort@plt+0x1c38>
   121d8:	ldr	r2, [sp, #52]	; 0x34
   121dc:	ldr	r1, [sp, #60]	; 0x3c
   121e0:	ldr	r0, [sp, #48]	; 0x30
   121e4:	bl	10ff0 <memcmp@plt>
   121e8:	cmp	r0, #0
   121ec:	bne	12e5c <abort@plt+0x1c38>
   121f0:	ldr	r3, [sp, #32]
   121f4:	cmp	r3, #0
   121f8:	bne	13718 <abort@plt+0x24f4>
   121fc:	ldr	r3, [sp, #48]	; 0x30
   12200:	ldrb	r5, [r3]
   12204:	cmp	r5, #126	; 0x7e
   12208:	ldrls	pc, [pc, r5, lsl #2]
   1220c:	b	12adc <abort@plt+0x18b8>
   12210:	andeq	r2, r1, r8, asr #19
   12214:	ldrdeq	r2, [r1], -ip
   12218:	ldrdeq	r2, [r1], -ip
   1221c:	ldrdeq	r2, [r1], -ip
   12220:	ldrdeq	r2, [r1], -ip
   12224:	ldrdeq	r2, [r1], -ip
   12228:	ldrdeq	r2, [r1], -ip
   1222c:	muleq	r1, r4, sl
   12230:	andeq	r2, r1, r4, lsl #21
   12234:	andeq	r2, r1, r4, lsl #19
   12238:	andeq	r2, r1, ip, asr #18
   1223c:	andeq	r2, r1, r4, lsr #19
   12240:	andeq	r2, r1, ip, lsl #19
   12244:			; <UNDEFINED> instruction: 0x000128bc
   12248:	ldrdeq	r2, [r1], -ip
   1224c:	ldrdeq	r2, [r1], -ip
   12250:	ldrdeq	r2, [r1], -ip
   12254:	ldrdeq	r2, [r1], -ip
   12258:	ldrdeq	r2, [r1], -ip
   1225c:	ldrdeq	r2, [r1], -ip
   12260:	ldrdeq	r2, [r1], -ip
   12264:	ldrdeq	r2, [r1], -ip
   12268:	ldrdeq	r2, [r1], -ip
   1226c:	ldrdeq	r2, [r1], -ip
   12270:	ldrdeq	r2, [r1], -ip
   12274:	ldrdeq	r2, [r1], -ip
   12278:	ldrdeq	r2, [r1], -ip
   1227c:	ldrdeq	r2, [r1], -ip
   12280:	ldrdeq	r2, [r1], -ip
   12284:	ldrdeq	r2, [r1], -ip
   12288:	ldrdeq	r2, [r1], -ip
   1228c:	ldrdeq	r2, [r1], -ip
   12290:	muleq	r1, ip, sl
   12294:			; <UNDEFINED> instruction: 0x000129b0
   12298:			; <UNDEFINED> instruction: 0x000129b0
   1229c:			; <UNDEFINED> instruction: 0x00012ab4
   122a0:			; <UNDEFINED> instruction: 0x000129b0
   122a4:	ldrdeq	r2, [r1], -r0
   122a8:			; <UNDEFINED> instruction: 0x000129b0
   122ac:	strdeq	r2, [r1], -r0
   122b0:			; <UNDEFINED> instruction: 0x000129b0
   122b4:			; <UNDEFINED> instruction: 0x000129b0
   122b8:			; <UNDEFINED> instruction: 0x000129b0
   122bc:	ldrdeq	r2, [r1], -r0
   122c0:	ldrdeq	r2, [r1], -r0
   122c4:	ldrdeq	r2, [r1], -r0
   122c8:	ldrdeq	r2, [r1], -r0
   122cc:	ldrdeq	r2, [r1], -r0
   122d0:	ldrdeq	r2, [r1], -r0
   122d4:	ldrdeq	r2, [r1], -r0
   122d8:	ldrdeq	r2, [r1], -r0
   122dc:	ldrdeq	r2, [r1], -r0
   122e0:	ldrdeq	r2, [r1], -r0
   122e4:	ldrdeq	r2, [r1], -r0
   122e8:	ldrdeq	r2, [r1], -r0
   122ec:	ldrdeq	r2, [r1], -r0
   122f0:	ldrdeq	r2, [r1], -r0
   122f4:	ldrdeq	r2, [r1], -r0
   122f8:	ldrdeq	r2, [r1], -r0
   122fc:			; <UNDEFINED> instruction: 0x000129b0
   12300:			; <UNDEFINED> instruction: 0x000129b0
   12304:			; <UNDEFINED> instruction: 0x000129b0
   12308:			; <UNDEFINED> instruction: 0x000129b0
   1230c:	andeq	r2, r1, r4, asr #15
   12310:	ldrdeq	r2, [r1], -ip
   12314:	ldrdeq	r2, [r1], -r0
   12318:	ldrdeq	r2, [r1], -r0
   1231c:	ldrdeq	r2, [r1], -r0
   12320:	ldrdeq	r2, [r1], -r0
   12324:	ldrdeq	r2, [r1], -r0
   12328:	ldrdeq	r2, [r1], -r0
   1232c:	ldrdeq	r2, [r1], -r0
   12330:	ldrdeq	r2, [r1], -r0
   12334:	ldrdeq	r2, [r1], -r0
   12338:	ldrdeq	r2, [r1], -r0
   1233c:	ldrdeq	r2, [r1], -r0
   12340:	ldrdeq	r2, [r1], -r0
   12344:	ldrdeq	r2, [r1], -r0
   12348:	ldrdeq	r2, [r1], -r0
   1234c:	ldrdeq	r2, [r1], -r0
   12350:	ldrdeq	r2, [r1], -r0
   12354:	ldrdeq	r2, [r1], -r0
   12358:	ldrdeq	r2, [r1], -r0
   1235c:	ldrdeq	r2, [r1], -r0
   12360:	ldrdeq	r2, [r1], -r0
   12364:	ldrdeq	r2, [r1], -r0
   12368:	ldrdeq	r2, [r1], -r0
   1236c:	ldrdeq	r2, [r1], -r0
   12370:	ldrdeq	r2, [r1], -r0
   12374:	ldrdeq	r2, [r1], -r0
   12378:	ldrdeq	r2, [r1], -r0
   1237c:			; <UNDEFINED> instruction: 0x000129b0
   12380:	andeq	r2, r1, ip, ror r7
   12384:	ldrdeq	r2, [r1], -r0
   12388:			; <UNDEFINED> instruction: 0x000129b0
   1238c:	ldrdeq	r2, [r1], -r0
   12390:			; <UNDEFINED> instruction: 0x000129b0
   12394:	ldrdeq	r2, [r1], -r0
   12398:	ldrdeq	r2, [r1], -r0
   1239c:	ldrdeq	r2, [r1], -r0
   123a0:	ldrdeq	r2, [r1], -r0
   123a4:	ldrdeq	r2, [r1], -r0
   123a8:	ldrdeq	r2, [r1], -r0
   123ac:	ldrdeq	r2, [r1], -r0
   123b0:	ldrdeq	r2, [r1], -r0
   123b4:	ldrdeq	r2, [r1], -r0
   123b8:	ldrdeq	r2, [r1], -r0
   123bc:	ldrdeq	r2, [r1], -r0
   123c0:	ldrdeq	r2, [r1], -r0
   123c4:	ldrdeq	r2, [r1], -r0
   123c8:	ldrdeq	r2, [r1], -r0
   123cc:	ldrdeq	r2, [r1], -r0
   123d0:	ldrdeq	r2, [r1], -r0
   123d4:	ldrdeq	r2, [r1], -r0
   123d8:	ldrdeq	r2, [r1], -r0
   123dc:	ldrdeq	r2, [r1], -r0
   123e0:	ldrdeq	r2, [r1], -r0
   123e4:	ldrdeq	r2, [r1], -r0
   123e8:	ldrdeq	r2, [r1], -r0
   123ec:	ldrdeq	r2, [r1], -r0
   123f0:	ldrdeq	r2, [r1], -r0
   123f4:	ldrdeq	r2, [r1], -r0
   123f8:	ldrdeq	r2, [r1], -r0
   123fc:	muleq	r1, r4, r5
   12400:			; <UNDEFINED> instruction: 0x000129b0
   12404:	muleq	r1, r4, r5
   12408:			; <UNDEFINED> instruction: 0x00012ab4
   1240c:	cmp	r4, #0
   12410:	moveq	r3, #1
   12414:	streq	r3, [sp, #28]
   12418:	beq	12b44 <abort@plt+0x1920>
   1241c:	mov	r3, #0
   12420:	mov	r4, r3
   12424:	mov	r2, #1
   12428:	str	r2, [sp, #40]	; 0x28
   1242c:	str	r3, [sp, #68]	; 0x44
   12430:	str	r2, [sp, #32]
   12434:	str	r2, [sp, #52]	; 0x34
   12438:	ldr	r3, [pc, #2584]	; 12e58 <abort@plt+0x1c34>
   1243c:	str	r4, [sp, #44]	; 0x2c
   12440:	str	r4, [sp, #72]	; 0x48
   12444:	str	r4, [sp, #28]
   12448:	str	r3, [sp, #60]	; 0x3c
   1244c:	mov	r8, #2
   12450:	b	1213c <abort@plt+0xf18>
   12454:	cmp	r4, #0
   12458:	bne	136e4 <abort@plt+0x24c0>
   1245c:	cmp	sl, #0
   12460:	beq	134a4 <abort@plt+0x2280>
   12464:	mov	r3, #34	; 0x22
   12468:	strb	r3, [fp]
   1246c:	ldr	r3, [pc, #2528]	; 12e54 <abort@plt+0x1c30>
   12470:	mov	r1, r4
   12474:	mov	r2, #1
   12478:	str	r4, [sp, #68]	; 0x44
   1247c:	str	r2, [sp, #40]	; 0x28
   12480:	mov	r4, r2
   12484:	str	r1, [sp, #44]	; 0x2c
   12488:	str	r1, [sp, #72]	; 0x48
   1248c:	str	r1, [sp, #32]
   12490:	str	r2, [sp, #28]
   12494:	str	r2, [sp, #52]	; 0x34
   12498:	str	r3, [sp, #60]	; 0x3c
   1249c:	b	1213c <abort@plt+0xf18>
   124a0:	mov	r3, #0
   124a4:	str	r3, [sp, #68]	; 0x44
   124a8:	str	r3, [sp, #44]	; 0x2c
   124ac:	str	r3, [sp, #32]
   124b0:	str	r3, [sp, #28]
   124b4:	str	r3, [sp, #60]	; 0x3c
   124b8:	mov	r3, #1
   124bc:	str	r8, [sp, #72]	; 0x48
   124c0:	str	r8, [sp, #52]	; 0x34
   124c4:	mov	r4, r8
   124c8:	str	r3, [sp, #40]	; 0x28
   124cc:	b	1213c <abort@plt+0xf18>
   124d0:	mov	r3, #1
   124d4:	str	r3, [sp, #40]	; 0x28
   124d8:	str	r3, [sp, #32]
   124dc:	str	r3, [sp, #28]
   124e0:	str	r3, [sp, #52]	; 0x34
   124e4:	ldr	r3, [pc, #2408]	; 12e54 <abort@plt+0x1c30>
   124e8:	mov	r2, #0
   124ec:	mov	r4, r2
   124f0:	str	r2, [sp, #68]	; 0x44
   124f4:	str	r2, [sp, #44]	; 0x2c
   124f8:	str	r2, [sp, #72]	; 0x48
   124fc:	str	r3, [sp, #60]	; 0x3c
   12500:	mov	r8, #5
   12504:	b	1213c <abort@plt+0xf18>
   12508:	mov	r3, #0
   1250c:	mov	r2, #1
   12510:	str	r2, [sp, #40]	; 0x28
   12514:	mov	r4, r3
   12518:	str	r3, [sp, #68]	; 0x44
   1251c:	str	r2, [sp, #28]
   12520:	str	r3, [sp, #44]	; 0x2c
   12524:	str	r3, [sp, #72]	; 0x48
   12528:	str	r3, [sp, #32]
   1252c:	str	r3, [sp, #52]	; 0x34
   12530:	str	r3, [sp, #60]	; 0x3c
   12534:	b	1213c <abort@plt+0xf18>
   12538:	mov	r2, #1
   1253c:	mov	r3, #0
   12540:	str	r2, [sp, #40]	; 0x28
   12544:	mov	r4, r3
   12548:	str	r3, [sp, #68]	; 0x44
   1254c:	str	r8, [sp, #52]	; 0x34
   12550:	str	r2, [sp, #32]
   12554:	b	12438 <abort@plt+0x1214>
   12558:	mov	r3, #1
   1255c:	str	r3, [sp, #40]	; 0x28
   12560:	str	r3, [sp, #32]
   12564:	str	r3, [sp, #28]
   12568:	str	r3, [sp, #52]	; 0x34
   1256c:	ldr	r3, [pc, #2276]	; 12e58 <abort@plt+0x1c34>
   12570:	mov	r2, #0
   12574:	mov	r4, r2
   12578:	str	r2, [sp, #68]	; 0x44
   1257c:	str	r2, [sp, #44]	; 0x2c
   12580:	str	r2, [sp, #72]	; 0x48
   12584:	str	r3, [sp, #60]	; 0x3c
   12588:	mov	r8, #2
   1258c:	b	1213c <abort@plt+0xf18>
   12590:	mov	r7, #0
   12594:	ldr	r3, [sp, #24]
   12598:	cmn	r3, #1
   1259c:	beq	130d8 <abort@plt+0x1eb4>
   125a0:	ldr	r3, [sp, #24]
   125a4:	subs	r3, r3, #1
   125a8:	movne	r3, #1
   125ac:	cmp	r3, #0
   125b0:	sub	r2, fp, #2
   125b4:	clz	r2, r2
   125b8:	lsr	r2, r2, #5
   125bc:	bne	127b8 <abort@plt+0x1594>
   125c0:	cmp	r9, #0
   125c4:	bne	127b8 <abort@plt+0x1594>
   125c8:	ldr	r3, [sp, #32]
   125cc:	tst	r3, r2
   125d0:	bne	128d8 <abort@plt+0x16b4>
   125d4:	ldr	r3, [sp, #28]
   125d8:	eor	r3, r3, #1
   125dc:	orr	r3, r2, r3
   125e0:	ldr	r2, [sp, #32]
   125e4:	eor	r3, r3, #1
   125e8:	orrs	r3, r2, r3
   125ec:	beq	1261c <abort@plt+0x13f8>
   125f0:	mov	r3, #0
   125f4:	ldr	r1, [sp, #56]	; 0x38
   125f8:	cmp	r1, #0
   125fc:	beq	1261c <abort@plt+0x13f8>
   12600:	lsr	r2, r5, #5
   12604:	and	r0, r5, #31
   12608:	uxtb	r2, r2
   1260c:	ldr	r1, [r1, r2, lsl #2]
   12610:	lsr	r2, r1, r0
   12614:	tst	r2, #1
   12618:	bne	12624 <abort@plt+0x1400>
   1261c:	cmp	r7, #0
   12620:	beq	12874 <abort@plt+0x1650>
   12624:	sub	r2, fp, #2
   12628:	clz	r2, r2
   1262c:	lsr	r2, r2, #5
   12630:	ldr	r3, [sp, #32]
   12634:	cmp	r3, #0
   12638:	bne	12964 <abort@plt+0x1740>
   1263c:	ldr	r3, [sp, #44]	; 0x2c
   12640:	eor	r3, r3, #1
   12644:	ands	r3, r2, r3
   12648:	beq	12680 <abort@plt+0x145c>
   1264c:	cmp	sl, r4
   12650:	movhi	r2, #39	; 0x27
   12654:	strbhi	r2, [r8, r4]
   12658:	add	r2, r4, #1
   1265c:	cmp	r2, sl
   12660:	movcc	r1, #36	; 0x24
   12664:	strbcc	r1, [r8, r2]
   12668:	add	r2, r4, #2
   1266c:	cmp	r2, sl
   12670:	add	r4, r4, #3
   12674:	movcc	r1, #39	; 0x27
   12678:	strbcc	r1, [r8, r2]
   1267c:	str	r3, [sp, #44]	; 0x2c
   12680:	cmp	r4, sl
   12684:	movcc	r3, #92	; 0x5c
   12688:	strbcc	r3, [r8, r4]
   1268c:	add	r9, r9, #1
   12690:	add	r4, r4, #1
   12694:	cmp	r4, sl
   12698:	ldr	r3, [sp, #40]	; 0x28
   1269c:	strbcc	r5, [r8, r4]
   126a0:	cmp	r6, #0
   126a4:	moveq	r3, #0
   126a8:	str	r3, [sp, #40]	; 0x28
   126ac:	ldr	r3, [sp, #24]
   126b0:	add	r4, r4, #1
   126b4:	cmn	r3, #1
   126b8:	bne	12158 <abort@plt+0xf34>
   126bc:	ldr	r3, [sp, #36]	; 0x24
   126c0:	ldrb	r6, [r3, r9]
   126c4:	adds	r6, r6, #0
   126c8:	movne	r6, #1
   126cc:	cmp	r6, #0
   126d0:	bne	1216c <abort@plt+0xf48>
   126d4:	str	fp, [sp, #160]	; 0xa0
   126d8:	mov	fp, r8
   126dc:	ldr	r8, [sp, #160]	; 0xa0
   126e0:	ldr	r1, [sp, #32]
   126e4:	cmp	r4, #0
   126e8:	sub	r2, r8, #2
   126ec:	clz	r2, r2
   126f0:	lsr	r2, r2, #5
   126f4:	andeq	r3, r2, r1
   126f8:	movne	r3, #0
   126fc:	cmp	r3, #0
   12700:	bne	137ec <abort@plt+0x25c8>
   12704:	eor	r3, r1, #1
   12708:	ands	r2, r2, r3
   1270c:	beq	13728 <abort@plt+0x2504>
   12710:	ldr	r3, [sp, #68]	; 0x44
   12714:	cmp	r3, #0
   12718:	beq	1372c <abort@plt+0x2508>
   1271c:	ldr	r3, [sp, #40]	; 0x28
   12720:	cmp	r3, #0
   12724:	bne	137a8 <abort@plt+0x2584>
   12728:	ldr	r3, [sp, #72]	; 0x48
   1272c:	adds	r3, r3, #0
   12730:	movne	r3, #1
   12734:	cmp	sl, #0
   12738:	movne	r3, #0
   1273c:	cmp	r3, #0
   12740:	ldreq	r2, [sp, #68]	; 0x44
   12744:	beq	1372c <abort@plt+0x2508>
   12748:	ldr	sl, [sp, #72]	; 0x48
   1274c:	str	r3, [sp, #68]	; 0x44
   12750:	ldr	r3, [pc, #1792]	; 12e58 <abort@plt+0x1c34>
   12754:	mov	r2, #39	; 0x27
   12758:	mov	r4, #1
   1275c:	str	r3, [sp, #60]	; 0x3c
   12760:	mov	r3, #0
   12764:	strb	r2, [fp]
   12768:	str	r4, [sp, #52]	; 0x34
   1276c:	mov	r8, #2
   12770:	str	r3, [sp, #32]
   12774:	b	1213c <abort@plt+0xf18>
   12778:	mov	r7, #0
   1277c:	cmp	fp, #2
   12780:	beq	130b8 <abort@plt+0x1e94>
   12784:	ldr	r3, [sp, #52]	; 0x34
   12788:	ldr	r2, [sp, #28]
   1278c:	ldr	r1, [sp, #32]
   12790:	cmp	r3, #0
   12794:	andne	r2, r2, r1
   12798:	moveq	r2, #0
   1279c:	cmp	r2, #0
   127a0:	moveq	r5, #92	; 0x5c
   127a4:	moveq	r3, r5
   127a8:	bne	130c4 <abort@plt+0x1ea0>
   127ac:	ldr	r1, [sp, #28]
   127b0:	cmp	r1, #0
   127b4:	bne	13834 <abort@plt+0x2610>
   127b8:	mov	r6, #0
   127bc:	b	125d4 <abort@plt+0x13b0>
   127c0:	mov	r7, #0
   127c4:	cmp	fp, #2
   127c8:	beq	13128 <abort@plt+0x1f04>
   127cc:	cmp	fp, #5
   127d0:	beq	130ec <abort@plt+0x1ec8>
   127d4:	sub	r2, fp, #2
   127d8:	mov	r6, #0
   127dc:	clz	r2, r2
   127e0:	mov	r5, #63	; 0x3f
   127e4:	lsr	r2, r2, #5
   127e8:	b	125d4 <abort@plt+0x13b0>
   127ec:	mov	r7, #0
   127f0:	cmp	fp, #2
   127f4:	strne	r6, [sp, #68]	; 0x44
   127f8:	movne	r2, #0
   127fc:	movne	r5, #39	; 0x27
   12800:	bne	125d4 <abort@plt+0x13b0>
   12804:	ldr	r3, [sp, #32]
   12808:	cmp	r3, #0
   1280c:	bne	13508 <abort@plt+0x22e4>
   12810:	cmp	sl, #0
   12814:	ldr	r3, [sp, #72]	; 0x48
   12818:	clz	r3, r3
   1281c:	lsr	r3, r3, #5
   12820:	moveq	r3, #0
   12824:	cmp	r3, #0
   12828:	bne	1343c <abort@plt+0x2218>
   1282c:	cmp	sl, r4
   12830:	movhi	r3, #39	; 0x27
   12834:	strbhi	r3, [r8, r4]
   12838:	add	r3, r4, #1
   1283c:	cmp	sl, r3
   12840:	movhi	r2, #92	; 0x5c
   12844:	strbhi	r2, [r8, r3]
   12848:	add	r3, r4, #2
   1284c:	cmp	sl, r3
   12850:	movhi	r2, #39	; 0x27
   12854:	strbhi	r2, [r8, r3]
   12858:	mov	r3, #0
   1285c:	cmp	r7, #0
   12860:	add	r4, r4, #3
   12864:	str	r3, [sp, #44]	; 0x2c
   12868:	str	r6, [sp, #68]	; 0x44
   1286c:	mov	r5, #39	; 0x27
   12870:	bne	12624 <abort@plt+0x1400>
   12874:	ldr	r2, [sp, #44]	; 0x2c
   12878:	eor	r3, r3, #1
   1287c:	and	r3, r3, r2
   12880:	add	r9, r9, #1
   12884:	uxtb	r3, r3
   12888:	cmp	r3, #0
   1288c:	beq	12694 <abort@plt+0x1470>
   12890:	cmp	sl, r4
   12894:	movhi	r3, #39	; 0x27
   12898:	strbhi	r3, [r8, r4]
   1289c:	add	r3, r4, #1
   128a0:	cmp	sl, r3
   128a4:	movhi	r2, #39	; 0x27
   128a8:	strbhi	r2, [r8, r3]
   128ac:	mov	r3, #0
   128b0:	add	r4, r4, #2
   128b4:	str	r3, [sp, #44]	; 0x2c
   128b8:	b	12694 <abort@plt+0x1470>
   128bc:	mov	r3, #114	; 0x72
   128c0:	ldr	r1, [sp, #32]
   128c4:	sub	r2, fp, #2
   128c8:	clz	r2, r2
   128cc:	lsr	r2, r2, #5
   128d0:	tst	r2, r1
   128d4:	beq	127ac <abort@plt+0x1588>
   128d8:	mov	fp, r8
   128dc:	mov	r8, #2
   128e0:	ldr	r3, [sp, #28]
   128e4:	cmp	r3, #0
   128e8:	movne	r8, #4
   128ec:	ldr	r3, [sp, #164]	; 0xa4
   128f0:	mov	ip, #0
   128f4:	bic	r3, r3, #2
   128f8:	str	r3, [sp, #4]
   128fc:	ldr	r3, [sp, #76]	; 0x4c
   12900:	str	r8, [sp]
   12904:	str	r3, [sp, #16]
   12908:	ldr	r3, [sp, #80]	; 0x50
   1290c:	ldr	r2, [sp, #36]	; 0x24
   12910:	str	r3, [sp, #12]
   12914:	mov	r1, sl
   12918:	ldr	r3, [sp, #24]
   1291c:	mov	r0, fp
   12920:	str	ip, [sp, #8]
   12924:	bl	12044 <abort@plt+0xe20>
   12928:	mov	r4, r0
   1292c:	ldr	r3, [pc, #1304]	; 12e4c <abort@plt+0x1c28>
   12930:	ldr	r2, [sp, #116]	; 0x74
   12934:	mov	r0, r4
   12938:	ldr	r3, [r3]
   1293c:	cmp	r2, r3
   12940:	bne	13830 <abort@plt+0x260c>
   12944:	add	sp, sp, #124	; 0x7c
   12948:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1294c:	mov	r5, #110	; 0x6e
   12950:	ldr	r3, [sp, #32]
   12954:	mov	r2, #0
   12958:	cmp	r3, #0
   1295c:	mov	r6, r2
   12960:	beq	1263c <abort@plt+0x1418>
   12964:	str	fp, [sp, #160]	; 0xa0
   12968:	mov	fp, r8
   1296c:	ldr	r8, [sp, #160]	; 0xa0
   12970:	mov	r3, r2
   12974:	ldr	r2, [sp, #28]
   12978:	and	r2, r2, r3
   1297c:	str	r2, [sp, #28]
   12980:	b	128e0 <abort@plt+0x16bc>
   12984:	mov	r5, #116	; 0x74
   12988:	b	12950 <abort@plt+0x172c>
   1298c:	mov	r5, #102	; 0x66
   12990:	ldr	r3, [sp, #32]
   12994:	cmp	r3, #0
   12998:	bne	13544 <abort@plt+0x2320>
   1299c:	mov	r6, #0
   129a0:	b	12680 <abort@plt+0x145c>
   129a4:	mov	r5, #118	; 0x76
   129a8:	b	12990 <abort@plt+0x176c>
   129ac:	mov	r7, #0
   129b0:	mov	r6, #0
   129b4:	b	125f0 <abort@plt+0x13cc>
   129b8:	ldr	r3, [sp, #32]
   129bc:	cmp	r3, #0
   129c0:	bne	13788 <abort@plt+0x2564>
   129c4:	mov	r7, r3
   129c8:	ldr	r3, [sp, #44]	; 0x2c
   129cc:	sub	r2, fp, #2
   129d0:	eor	r3, r3, #1
   129d4:	clz	r2, r2
   129d8:	lsr	r2, r2, #5
   129dc:	ands	r3, r2, r3
   129e0:	beq	13428 <abort@plt+0x2204>
   129e4:	cmp	sl, r4
   129e8:	movhi	r1, #39	; 0x27
   129ec:	strbhi	r1, [r8, r4]
   129f0:	add	r1, r4, #1
   129f4:	cmp	sl, r1
   129f8:	movhi	r0, #36	; 0x24
   129fc:	strbhi	r0, [r8, r1]
   12a00:	add	r1, r4, #2
   12a04:	cmp	sl, r1
   12a08:	movhi	r0, #39	; 0x27
   12a0c:	strbhi	r0, [r8, r1]
   12a10:	add	r1, r4, #3
   12a14:	cmp	sl, r1
   12a18:	bls	13488 <abort@plt+0x2264>
   12a1c:	mov	r4, r1
   12a20:	mov	r1, #92	; 0x5c
   12a24:	strb	r1, [r8, r4]
   12a28:	mov	r1, r4
   12a2c:	str	r3, [sp, #44]	; 0x2c
   12a30:	cmp	fp, #2
   12a34:	add	r4, r4, #1
   12a38:	beq	134d0 <abort@plt+0x22ac>
   12a3c:	ldr	r0, [sp, #24]
   12a40:	add	r3, r9, #1
   12a44:	cmp	r3, r0
   12a48:	bcs	12a60 <abort@plt+0x183c>
   12a4c:	ldr	r0, [sp, #36]	; 0x24
   12a50:	ldrb	r3, [r0, r3]
   12a54:	sub	r3, r3, #48	; 0x30
   12a58:	cmp	r3, #9
   12a5c:	bls	134e0 <abort@plt+0x22bc>
   12a60:	mov	r5, #48	; 0x30
   12a64:	ldr	r3, [sp, #28]
   12a68:	eor	r3, r3, #1
   12a6c:	orrs	r2, r2, r3
   12a70:	mov	r3, r6
   12a74:	moveq	r6, r2
   12a78:	beq	125f4 <abort@plt+0x13d0>
   12a7c:	mov	r6, #0
   12a80:	b	1261c <abort@plt+0x13f8>
   12a84:	mov	r2, #0
   12a88:	mov	r6, r2
   12a8c:	mov	r5, #98	; 0x62
   12a90:	b	1263c <abort@plt+0x1418>
   12a94:	mov	r5, #97	; 0x61
   12a98:	b	1299c <abort@plt+0x1778>
   12a9c:	mov	r3, r7
   12aa0:	mov	r6, r7
   12aa4:	mov	r2, #0
   12aa8:	mov	r7, r3
   12aac:	mov	r5, #32
   12ab0:	b	125d4 <abort@plt+0x13b0>
   12ab4:	cmp	r9, #0
   12ab8:	mov	r3, r7
   12abc:	bne	13084 <abort@plt+0x1e60>
   12ac0:	mov	r6, r7
   12ac4:	mov	r2, r9
   12ac8:	mov	r7, r3
   12acc:	b	125d4 <abort@plt+0x13b0>
   12ad0:	mov	r6, r7
   12ad4:	b	125f0 <abort@plt+0x13cc>
   12ad8:	mov	r7, #0
   12adc:	ldr	r3, [sp, #64]	; 0x40
   12ae0:	cmp	r3, #1
   12ae4:	bne	13140 <abort@plt+0x1f1c>
   12ae8:	bl	11104 <__ctype_b_loc@plt>
   12aec:	ldr	r2, [sp, #64]	; 0x40
   12af0:	sxth	r3, r5
   12af4:	mov	ip, r2
   12af8:	lsl	r3, r3, #1
   12afc:	ldr	r2, [r0]
   12b00:	ldrh	r3, [r2, r3]
   12b04:	and	r3, r3, #16384	; 0x4000
   12b08:	cmp	r3, #0
   12b0c:	ldr	r3, [sp, #28]
   12b10:	movne	r6, #1
   12b14:	moveq	r6, #0
   12b18:	movne	r2, #0
   12b1c:	andeq	r2, r3, #1
   12b20:	cmp	r2, #0
   12b24:	bne	13450 <abort@plt+0x222c>
   12b28:	sub	r2, fp, #2
   12b2c:	clz	r2, r2
   12b30:	lsr	r2, r2, #5
   12b34:	b	125d4 <abort@plt+0x13b0>
   12b38:	cmp	r4, #0
   12b3c:	bne	137fc <abort@plt+0x25d8>
   12b40:	str	r4, [sp, #28]
   12b44:	cmp	sl, #0
   12b48:	bne	13840 <abort@plt+0x261c>
   12b4c:	ldr	r3, [pc, #772]	; 12e58 <abort@plt+0x1c34>
   12b50:	mov	r4, #1
   12b54:	str	r4, [sp, #40]	; 0x28
   12b58:	str	r3, [sp, #60]	; 0x3c
   12b5c:	str	r4, [sp, #52]	; 0x34
   12b60:	str	sl, [sp, #72]	; 0x48
   12b64:	str	sl, [sp, #68]	; 0x44
   12b68:	str	sl, [sp, #44]	; 0x2c
   12b6c:	str	sl, [sp, #32]
   12b70:	mov	r8, #2
   12b74:	b	1213c <abort@plt+0xf18>
   12b78:	ldr	r3, [sp, #36]	; 0x24
   12b7c:	ldrb	r5, [r3, r9]
   12b80:	cmp	r5, #126	; 0x7e
   12b84:	ldrls	pc, [pc, r5, lsl #2]
   12b88:	b	12adc <abort@plt+0x18b8>
   12b8c:	andeq	r2, r1, r0, asr #27
   12b90:	ldrdeq	r2, [r1], -ip
   12b94:	ldrdeq	r2, [r1], -ip
   12b98:	ldrdeq	r2, [r1], -ip
   12b9c:	ldrdeq	r2, [r1], -ip
   12ba0:	ldrdeq	r2, [r1], -ip
   12ba4:	ldrdeq	r2, [r1], -ip
   12ba8:	andeq	r2, r1, ip, lsr #27
   12bac:	muleq	r1, r8, sp
   12bb0:	muleq	r1, r0, sp
   12bb4:	andeq	r2, r1, r8, lsl #27
   12bb8:	andeq	r2, r1, r8, lsr lr
   12bbc:	andeq	r2, r1, r4, lsr #28
   12bc0:			; <UNDEFINED> instruction: 0x000128bc
   12bc4:	ldrdeq	r2, [r1], -ip
   12bc8:	ldrdeq	r2, [r1], -ip
   12bcc:	ldrdeq	r2, [r1], -ip
   12bd0:	ldrdeq	r2, [r1], -ip
   12bd4:	ldrdeq	r2, [r1], -ip
   12bd8:	ldrdeq	r2, [r1], -ip
   12bdc:	ldrdeq	r2, [r1], -ip
   12be0:	ldrdeq	r2, [r1], -ip
   12be4:	ldrdeq	r2, [r1], -ip
   12be8:	ldrdeq	r2, [r1], -ip
   12bec:	ldrdeq	r2, [r1], -ip
   12bf0:	ldrdeq	r2, [r1], -ip
   12bf4:	ldrdeq	r2, [r1], -ip
   12bf8:	ldrdeq	r2, [r1], -ip
   12bfc:	ldrdeq	r2, [r1], -ip
   12c00:	ldrdeq	r2, [r1], -ip
   12c04:	ldrdeq	r2, [r1], -ip
   12c08:	ldrdeq	r2, [r1], -ip
   12c0c:	andeq	r2, r1, r4, lsl lr
   12c10:	andeq	r2, r1, r0, lsl #28
   12c14:	andeq	r2, r1, r0, lsl #28
   12c18:	strdeq	r2, [r1], -r0
   12c1c:	andeq	r2, r1, r0, lsl #28
   12c20:	andeq	r2, r1, r8, lsr #22
   12c24:	andeq	r2, r1, r0, lsl #28
   12c28:	strdeq	r2, [r1], -r0
   12c2c:	andeq	r2, r1, r0, lsl #28
   12c30:	andeq	r2, r1, r0, lsl #28
   12c34:	andeq	r2, r1, r0, lsl #28
   12c38:	andeq	r2, r1, r8, lsr #22
   12c3c:	andeq	r2, r1, r8, lsr #22
   12c40:	andeq	r2, r1, r8, lsr #22
   12c44:	andeq	r2, r1, r8, lsr #22
   12c48:	andeq	r2, r1, r8, lsr #22
   12c4c:	andeq	r2, r1, r8, lsr #22
   12c50:	andeq	r2, r1, r8, lsr #22
   12c54:	andeq	r2, r1, r8, lsr #22
   12c58:	andeq	r2, r1, r8, lsr #22
   12c5c:	andeq	r2, r1, r8, lsr #22
   12c60:	andeq	r2, r1, r8, lsr #22
   12c64:	andeq	r2, r1, r8, lsr #22
   12c68:	andeq	r2, r1, r8, lsr #22
   12c6c:	andeq	r2, r1, r8, lsr #22
   12c70:	andeq	r2, r1, r8, lsr #22
   12c74:	andeq	r2, r1, r8, lsr #22
   12c78:	andeq	r2, r1, r0, lsl #28
   12c7c:	andeq	r2, r1, r0, lsl #28
   12c80:	andeq	r2, r1, r0, lsl #28
   12c84:	andeq	r2, r1, r0, lsl #28
   12c88:	andeq	r2, r1, r4, asr #15
   12c8c:	ldrdeq	r2, [r1], -ip
   12c90:	andeq	r2, r1, r8, lsr #22
   12c94:	andeq	r2, r1, r8, lsr #22
   12c98:	andeq	r2, r1, r8, lsr #22
   12c9c:	andeq	r2, r1, r8, lsr #22
   12ca0:	andeq	r2, r1, r8, lsr #22
   12ca4:	andeq	r2, r1, r8, lsr #22
   12ca8:	andeq	r2, r1, r8, lsr #22
   12cac:	andeq	r2, r1, r8, lsr #22
   12cb0:	andeq	r2, r1, r8, lsr #22
   12cb4:	andeq	r2, r1, r8, lsr #22
   12cb8:	andeq	r2, r1, r8, lsr #22
   12cbc:	andeq	r2, r1, r8, lsr #22
   12cc0:	andeq	r2, r1, r8, lsr #22
   12cc4:	andeq	r2, r1, r8, lsr #22
   12cc8:	andeq	r2, r1, r8, lsr #22
   12ccc:	andeq	r2, r1, r8, lsr #22
   12cd0:	andeq	r2, r1, r8, lsr #22
   12cd4:	andeq	r2, r1, r8, lsr #22
   12cd8:	andeq	r2, r1, r8, lsr #22
   12cdc:	andeq	r2, r1, r8, lsr #22
   12ce0:	andeq	r2, r1, r8, lsr #22
   12ce4:	andeq	r2, r1, r8, lsr #22
   12ce8:	andeq	r2, r1, r8, lsr #22
   12cec:	andeq	r2, r1, r8, lsr #22
   12cf0:	andeq	r2, r1, r8, lsr #22
   12cf4:	andeq	r2, r1, r8, lsr #22
   12cf8:	andeq	r2, r1, r0, lsl #28
   12cfc:	andeq	r2, r1, ip, ror r7
   12d00:	andeq	r2, r1, r8, lsr #22
   12d04:	andeq	r2, r1, r0, lsl #28
   12d08:	andeq	r2, r1, r8, lsr #22
   12d0c:	andeq	r2, r1, r0, lsl #28
   12d10:	andeq	r2, r1, r8, lsr #22
   12d14:	andeq	r2, r1, r8, lsr #22
   12d18:	andeq	r2, r1, r8, lsr #22
   12d1c:	andeq	r2, r1, r8, lsr #22
   12d20:	andeq	r2, r1, r8, lsr #22
   12d24:	andeq	r2, r1, r8, lsr #22
   12d28:	andeq	r2, r1, r8, lsr #22
   12d2c:	andeq	r2, r1, r8, lsr #22
   12d30:	andeq	r2, r1, r8, lsr #22
   12d34:	andeq	r2, r1, r8, lsr #22
   12d38:	andeq	r2, r1, r8, lsr #22
   12d3c:	andeq	r2, r1, r8, lsr #22
   12d40:	andeq	r2, r1, r8, lsr #22
   12d44:	andeq	r2, r1, r8, lsr #22
   12d48:	andeq	r2, r1, r8, lsr #22
   12d4c:	andeq	r2, r1, r8, lsr #22
   12d50:	andeq	r2, r1, r8, lsr #22
   12d54:	andeq	r2, r1, r8, lsr #22
   12d58:	andeq	r2, r1, r8, lsr #22
   12d5c:	andeq	r2, r1, r8, lsr #22
   12d60:	andeq	r2, r1, r8, lsr #22
   12d64:	andeq	r2, r1, r8, lsr #22
   12d68:	andeq	r2, r1, r8, lsr #22
   12d6c:	andeq	r2, r1, r8, lsr #22
   12d70:	andeq	r2, r1, r8, lsr #22
   12d74:	andeq	r2, r1, r8, lsr #22
   12d78:	muleq	r1, r4, r5
   12d7c:	andeq	r2, r1, r0, lsl #28
   12d80:	muleq	r1, r4, r5
   12d84:	strdeq	r2, [r1], -r0
   12d88:	mov	r3, #110	; 0x6e
   12d8c:	b	128c0 <abort@plt+0x169c>
   12d90:	mov	r3, #116	; 0x74
   12d94:	b	128c0 <abort@plt+0x169c>
   12d98:	sub	r2, fp, #2
   12d9c:	mov	r3, #98	; 0x62
   12da0:	clz	r2, r2
   12da4:	lsr	r2, r2, #5
   12da8:	b	127ac <abort@plt+0x1588>
   12dac:	sub	r2, fp, #2
   12db0:	mov	r3, #97	; 0x61
   12db4:	clz	r2, r2
   12db8:	lsr	r2, r2, #5
   12dbc:	b	127ac <abort@plt+0x1588>
   12dc0:	ldr	r3, [sp, #28]
   12dc4:	cmp	r3, #0
   12dc8:	bne	129b8 <abort@plt+0x1794>
   12dcc:	ldr	r3, [sp, #164]	; 0xa4
   12dd0:	tst	r3, #1
   12dd4:	bne	13448 <abort@plt+0x2224>
   12dd8:	ldr	r6, [sp, #28]
   12ddc:	sub	r2, fp, #2
   12de0:	mov	r7, r6
   12de4:	clz	r2, r2
   12de8:	lsr	r2, r2, #5
   12dec:	b	125d4 <abort@plt+0x13b0>
   12df0:	sub	r2, fp, #2
   12df4:	clz	r2, r2
   12df8:	lsr	r2, r2, #5
   12dfc:	b	125c0 <abort@plt+0x139c>
   12e00:	sub	r2, fp, #2
   12e04:	mov	r6, #0
   12e08:	clz	r2, r2
   12e0c:	lsr	r2, r2, #5
   12e10:	b	125c8 <abort@plt+0x13a4>
   12e14:	sub	r2, fp, #2
   12e18:	clz	r2, r2
   12e1c:	lsr	r2, r2, #5
   12e20:	b	125c8 <abort@plt+0x13a4>
   12e24:	sub	r2, fp, #2
   12e28:	mov	r3, #102	; 0x66
   12e2c:	clz	r2, r2
   12e30:	lsr	r2, r2, #5
   12e34:	b	127ac <abort@plt+0x1588>
   12e38:	sub	r2, fp, #2
   12e3c:	mov	r3, #118	; 0x76
   12e40:	clz	r2, r2
   12e44:	lsr	r2, r2, #5
   12e48:	b	127ac <abort@plt+0x1588>
   12e4c:	andeq	r5, r2, r0, lsl #30
   12e50:	andeq	r5, r1, r8, lsl #14
   12e54:	strdeq	r5, [r1], -r0
   12e58:	andeq	r5, r1, r4, lsl #14
   12e5c:	ldr	r3, [sp, #48]	; 0x30
   12e60:	ldrb	r5, [r3]
   12e64:	cmp	r5, #126	; 0x7e
   12e68:	ldrls	pc, [pc, r5, lsl #2]
   12e6c:	b	12ad8 <abort@plt+0x18b4>
   12e70:			; <UNDEFINED> instruction: 0x000129b8
   12e74:	ldrdeq	r2, [r1], -r8
   12e78:	ldrdeq	r2, [r1], -r8
   12e7c:	ldrdeq	r2, [r1], -r8
   12e80:	ldrdeq	r2, [r1], -r8
   12e84:	ldrdeq	r2, [r1], -r8
   12e88:	ldrdeq	r2, [r1], -r8
   12e8c:	strheq	r3, [r1], -r0
   12e90:	andeq	r3, r1, r8, lsr #1
   12e94:	andeq	r2, r1, r4, lsl #19
   12e98:	andeq	r2, r1, ip, asr #18
   12e9c:	andeq	r2, r1, r4, lsr #19
   12ea0:	andeq	r2, r1, ip, lsl #19
   12ea4:	muleq	r1, ip, r0
   12ea8:	ldrdeq	r2, [r1], -r8
   12eac:	ldrdeq	r2, [r1], -r8
   12eb0:	ldrdeq	r2, [r1], -r8
   12eb4:	ldrdeq	r2, [r1], -r8
   12eb8:	ldrdeq	r2, [r1], -r8
   12ebc:	ldrdeq	r2, [r1], -r8
   12ec0:	ldrdeq	r2, [r1], -r8
   12ec4:	ldrdeq	r2, [r1], -r8
   12ec8:	ldrdeq	r2, [r1], -r8
   12ecc:	ldrdeq	r2, [r1], -r8
   12ed0:	ldrdeq	r2, [r1], -r8
   12ed4:	ldrdeq	r2, [r1], -r8
   12ed8:	ldrdeq	r2, [r1], -r8
   12edc:	ldrdeq	r2, [r1], -r8
   12ee0:	ldrdeq	r2, [r1], -r8
   12ee4:	ldrdeq	r2, [r1], -r8
   12ee8:	ldrdeq	r2, [r1], -r8
   12eec:	ldrdeq	r2, [r1], -r8
   12ef0:	muleq	r1, r4, r0
   12ef4:	andeq	r2, r1, ip, lsr #19
   12ef8:	andeq	r2, r1, ip, lsr #19
   12efc:	andeq	r3, r1, r8, ror r0
   12f00:	andeq	r2, r1, ip, lsr #19
   12f04:	andeq	r3, r1, ip, rrx
   12f08:	andeq	r2, r1, ip, lsr #19
   12f0c:	andeq	r2, r1, ip, ror #15
   12f10:	andeq	r2, r1, ip, lsr #19
   12f14:	andeq	r2, r1, ip, lsr #19
   12f18:	andeq	r2, r1, ip, lsr #19
   12f1c:	andeq	r3, r1, ip, rrx
   12f20:	andeq	r3, r1, ip, rrx
   12f24:	andeq	r3, r1, ip, rrx
   12f28:	andeq	r3, r1, ip, rrx
   12f2c:	andeq	r3, r1, ip, rrx
   12f30:	andeq	r3, r1, ip, rrx
   12f34:	andeq	r3, r1, ip, rrx
   12f38:	andeq	r3, r1, ip, rrx
   12f3c:	andeq	r3, r1, ip, rrx
   12f40:	andeq	r3, r1, ip, rrx
   12f44:	andeq	r3, r1, ip, rrx
   12f48:	andeq	r3, r1, ip, rrx
   12f4c:	andeq	r3, r1, ip, rrx
   12f50:	andeq	r3, r1, ip, rrx
   12f54:	andeq	r3, r1, ip, rrx
   12f58:	andeq	r3, r1, ip, rrx
   12f5c:	andeq	r2, r1, ip, lsr #19
   12f60:	andeq	r2, r1, ip, lsr #19
   12f64:	andeq	r2, r1, ip, lsr #19
   12f68:	andeq	r2, r1, ip, lsr #19
   12f6c:	andeq	r2, r1, r0, asr #15
   12f70:	ldrdeq	r2, [r1], -r8
   12f74:	andeq	r3, r1, ip, rrx
   12f78:	andeq	r3, r1, ip, rrx
   12f7c:	andeq	r3, r1, ip, rrx
   12f80:	andeq	r3, r1, ip, rrx
   12f84:	andeq	r3, r1, ip, rrx
   12f88:	andeq	r3, r1, ip, rrx
   12f8c:	andeq	r3, r1, ip, rrx
   12f90:	andeq	r3, r1, ip, rrx
   12f94:	andeq	r3, r1, ip, rrx
   12f98:	andeq	r3, r1, ip, rrx
   12f9c:	andeq	r3, r1, ip, rrx
   12fa0:	andeq	r3, r1, ip, rrx
   12fa4:	andeq	r3, r1, ip, rrx
   12fa8:	andeq	r3, r1, ip, rrx
   12fac:	andeq	r3, r1, ip, rrx
   12fb0:	andeq	r3, r1, ip, rrx
   12fb4:	andeq	r3, r1, ip, rrx
   12fb8:	andeq	r3, r1, ip, rrx
   12fbc:	andeq	r3, r1, ip, rrx
   12fc0:	andeq	r3, r1, ip, rrx
   12fc4:	andeq	r3, r1, ip, rrx
   12fc8:	andeq	r3, r1, ip, rrx
   12fcc:	andeq	r3, r1, ip, rrx
   12fd0:	andeq	r3, r1, ip, rrx
   12fd4:	andeq	r3, r1, ip, rrx
   12fd8:	andeq	r3, r1, ip, rrx
   12fdc:	andeq	r2, r1, ip, lsr #19
   12fe0:	andeq	r2, r1, r8, ror r7
   12fe4:	andeq	r3, r1, ip, rrx
   12fe8:	andeq	r2, r1, ip, lsr #19
   12fec:	andeq	r3, r1, ip, rrx
   12ff0:	andeq	r2, r1, ip, lsr #19
   12ff4:	andeq	r3, r1, ip, rrx
   12ff8:	andeq	r3, r1, ip, rrx
   12ffc:	andeq	r3, r1, ip, rrx
   13000:	andeq	r3, r1, ip, rrx
   13004:	andeq	r3, r1, ip, rrx
   13008:	andeq	r3, r1, ip, rrx
   1300c:	andeq	r3, r1, ip, rrx
   13010:	andeq	r3, r1, ip, rrx
   13014:	andeq	r3, r1, ip, rrx
   13018:	andeq	r3, r1, ip, rrx
   1301c:	andeq	r3, r1, ip, rrx
   13020:	andeq	r3, r1, ip, rrx
   13024:	andeq	r3, r1, ip, rrx
   13028:	andeq	r3, r1, ip, rrx
   1302c:	andeq	r3, r1, ip, rrx
   13030:	andeq	r3, r1, ip, rrx
   13034:	andeq	r3, r1, ip, rrx
   13038:	andeq	r3, r1, ip, rrx
   1303c:	andeq	r3, r1, ip, rrx
   13040:	andeq	r3, r1, ip, rrx
   13044:	andeq	r3, r1, ip, rrx
   13048:	andeq	r3, r1, ip, rrx
   1304c:	andeq	r3, r1, ip, rrx
   13050:	andeq	r3, r1, ip, rrx
   13054:	andeq	r3, r1, ip, rrx
   13058:	andeq	r3, r1, ip, rrx
   1305c:	muleq	r1, r0, r5
   13060:	andeq	r2, r1, ip, lsr #19
   13064:	muleq	r1, r0, r5
   13068:	andeq	r3, r1, r8, ror r0
   1306c:	mov	r6, r7
   13070:	mov	r7, #0
   13074:	b	125f0 <abort@plt+0x13cc>
   13078:	cmp	r9, #0
   1307c:	mov	r3, #0
   13080:	beq	12ac0 <abort@plt+0x189c>
   13084:	mov	r6, #0
   13088:	mov	r7, r3
   1308c:	mov	r3, r6
   13090:	b	125f4 <abort@plt+0x13d0>
   13094:	mov	r3, #0
   13098:	b	12aa0 <abort@plt+0x187c>
   1309c:	mov	r7, #0
   130a0:	mov	r3, #114	; 0x72
   130a4:	b	128c0 <abort@plt+0x169c>
   130a8:	mov	r5, #98	; 0x62
   130ac:	b	12950 <abort@plt+0x172c>
   130b0:	mov	r5, #97	; 0x61
   130b4:	b	12990 <abort@plt+0x176c>
   130b8:	ldr	r3, [sp, #32]
   130bc:	cmp	r3, #0
   130c0:	bne	13508 <abort@plt+0x22e4>
   130c4:	add	r9, r9, #1
   130c8:	ldr	r3, [sp, #44]	; 0x2c
   130cc:	mov	r6, #0
   130d0:	mov	r5, #92	; 0x5c
   130d4:	b	12888 <abort@plt+0x1664>
   130d8:	ldr	r3, [sp, #36]	; 0x24
   130dc:	ldrb	r3, [r3, #1]
   130e0:	adds	r3, r3, #0
   130e4:	movne	r3, #1
   130e8:	b	125ac <abort@plt+0x1388>
   130ec:	ldr	r3, [sp, #164]	; 0xa4
   130f0:	ands	r3, r3, #4
   130f4:	beq	13118 <abort@plt+0x1ef4>
   130f8:	ldr	r2, [sp, #24]
   130fc:	add	r3, r9, #2
   13100:	cmp	r3, r2
   13104:	bcs	13118 <abort@plt+0x1ef4>
   13108:	ldr	r2, [sp, #48]	; 0x30
   1310c:	ldrb	r5, [r2, #1]
   13110:	cmp	r5, #63	; 0x3f
   13114:	beq	1357c <abort@plt+0x2358>
   13118:	mov	r2, #0
   1311c:	mov	r6, r2
   13120:	mov	r5, #63	; 0x3f
   13124:	b	125d4 <abort@plt+0x13b0>
   13128:	ldr	r3, [sp, #32]
   1312c:	cmp	r3, #0
   13130:	bne	13508 <abort@plt+0x22e4>
   13134:	mov	r6, r3
   13138:	mov	r5, #63	; 0x3f
   1313c:	b	1261c <abort@plt+0x13f8>
   13140:	ldr	r3, [sp, #24]
   13144:	cmn	r3, #1
   13148:	mov	r3, #0
   1314c:	str	r3, [sp, #108]	; 0x6c
   13150:	str	r3, [sp, #112]	; 0x70
   13154:	bne	13164 <abort@plt+0x1f40>
   13158:	ldr	r0, [sp, #36]	; 0x24
   1315c:	bl	11134 <strlen@plt>
   13160:	str	r0, [sp, #24]
   13164:	mov	r3, #0
   13168:	str	sl, [sp, #88]	; 0x58
   1316c:	ldr	sl, [sp, #36]	; 0x24
   13170:	str	r5, [sp, #92]	; 0x5c
   13174:	mov	r5, r3
   13178:	str	r7, [sp, #96]	; 0x60
   1317c:	str	r4, [sp, #100]	; 0x64
   13180:	str	r8, [sp, #84]	; 0x54
   13184:	ldr	r3, [sp, #24]
   13188:	add	r4, r9, r5
   1318c:	add	r7, sl, r4
   13190:	sub	r2, r3, r4
   13194:	mov	r1, r7
   13198:	add	r3, sp, #108	; 0x6c
   1319c:	add	r0, sp, #104	; 0x68
   131a0:	bl	14934 <abort@plt+0x3710>
   131a4:	subs	r8, r0, #0
   131a8:	beq	131f8 <abort@plt+0x1fd4>
   131ac:	cmn	r8, #1
   131b0:	beq	13558 <abort@plt+0x2334>
   131b4:	cmn	r8, #2
   131b8:	beq	13678 <abort@plt+0x2454>
   131bc:	ldr	r3, [sp, #32]
   131c0:	cmp	fp, #2
   131c4:	movne	r3, #0
   131c8:	andeq	r3, r3, #1
   131cc:	cmp	r3, #0
   131d0:	bne	13358 <abort@plt+0x2134>
   131d4:	ldr	r0, [sp, #104]	; 0x68
   131d8:	bl	11050 <iswprint@plt>
   131dc:	add	r5, r5, r8
   131e0:	cmp	r0, #0
   131e4:	add	r0, sp, #108	; 0x6c
   131e8:	moveq	r6, #0
   131ec:	bl	10fd8 <mbsinit@plt>
   131f0:	cmp	r0, #0
   131f4:	beq	13184 <abort@plt+0x1f60>
   131f8:	ldr	r3, [sp, #28]
   131fc:	mov	ip, r5
   13200:	eor	r2, r6, #1
   13204:	ldr	r5, [sp, #92]	; 0x5c
   13208:	ldr	r7, [sp, #96]	; 0x60
   1320c:	ldr	r4, [sp, #100]	; 0x64
   13210:	ldr	r8, [sp, #84]	; 0x54
   13214:	ldr	sl, [sp, #88]	; 0x58
   13218:	and	r2, r2, r3
   1321c:	cmp	ip, #1
   13220:	bls	12b20 <abort@plt+0x18fc>
   13224:	add	r1, ip, r9
   13228:	ldr	lr, [sp, #48]	; 0x30
   1322c:	mov	r0, #0
   13230:	str	r6, [sp, #48]	; 0x30
   13234:	mov	ip, #39	; 0x27
   13238:	ldr	r6, [sp, #44]	; 0x2c
   1323c:	b	132f4 <abort@plt+0x20d0>
   13240:	ldr	r0, [sp, #32]
   13244:	sub	r3, fp, #2
   13248:	cmp	r0, #0
   1324c:	clz	r3, r3
   13250:	lsr	r3, r3, #5
   13254:	bne	1345c <abort@plt+0x2238>
   13258:	eor	r0, r6, #1
   1325c:	ands	r3, r3, r0
   13260:	beq	13290 <abort@plt+0x206c>
   13264:	add	r0, r4, #1
   13268:	cmp	sl, r4
   1326c:	strbhi	ip, [r8, r4]
   13270:	cmp	sl, r0
   13274:	movhi	r6, #36	; 0x24
   13278:	strbhi	r6, [r8, r0]
   1327c:	add	r0, r4, #2
   13280:	mov	r6, r3
   13284:	add	r4, r4, #3
   13288:	cmp	sl, r0
   1328c:	strbhi	ip, [r8, r0]
   13290:	cmp	sl, r4
   13294:	movhi	r3, #92	; 0x5c
   13298:	strbhi	r3, [r8, r4]
   1329c:	add	r3, r4, #1
   132a0:	cmp	sl, r3
   132a4:	lsrhi	r0, r5, #6
   132a8:	addhi	r0, r0, #48	; 0x30
   132ac:	strbhi	r0, [r8, r3]
   132b0:	add	r0, r4, #2
   132b4:	cmp	sl, r0
   132b8:	lsrhi	r3, r5, #3
   132bc:	andhi	r3, r3, #7
   132c0:	addhi	r3, r3, #48	; 0x30
   132c4:	add	r9, r9, #1
   132c8:	strbhi	r3, [r8, r0]
   132cc:	and	r5, r5, #7
   132d0:	cmp	r9, r1
   132d4:	add	r5, r5, #48	; 0x30
   132d8:	add	r4, r4, #3
   132dc:	bcs	1347c <abort@plt+0x2258>
   132e0:	mov	r0, r2
   132e4:	cmp	sl, r4
   132e8:	strbhi	r5, [r8, r4]
   132ec:	ldrb	r5, [lr, #1]!
   132f0:	add	r4, r4, #1
   132f4:	cmp	r2, #0
   132f8:	bne	13240 <abort@plt+0x201c>
   132fc:	eor	r3, r0, #1
   13300:	and	r3, r3, r6
   13304:	cmp	r7, #0
   13308:	uxtb	r3, r3
   1330c:	beq	13320 <abort@plt+0x20fc>
   13310:	cmp	sl, r4
   13314:	movhi	r7, #92	; 0x5c
   13318:	strbhi	r7, [r8, r4]
   1331c:	add	r4, r4, #1
   13320:	add	r9, r9, #1
   13324:	cmp	r9, r1
   13328:	bcs	13470 <abort@plt+0x224c>
   1332c:	cmp	r3, #0
   13330:	beq	1349c <abort@plt+0x2278>
   13334:	cmp	sl, r4
   13338:	add	r3, r4, #1
   1333c:	strbhi	ip, [r8, r4]
   13340:	mov	r7, #0
   13344:	cmp	sl, r3
   13348:	strbhi	ip, [r8, r3]
   1334c:	add	r4, r4, #2
   13350:	mov	r6, r7
   13354:	b	132e4 <abort@plt+0x20c0>
   13358:	cmp	r8, #1
   1335c:	beq	131d4 <abort@plt+0x1fb0>
   13360:	add	r1, r4, #1
   13364:	add	r3, sl, r8
   13368:	add	r1, sl, r1
   1336c:	add	r4, r3, r4
   13370:	ldrb	r3, [r1], #1
   13374:	sub	r3, r3, #91	; 0x5b
   13378:	cmp	r3, #33	; 0x21
   1337c:	ldrls	pc, [pc, r3, lsl #2]
   13380:	b	1340c <abort@plt+0x21e8>
   13384:	andeq	r3, r1, r8, lsl r4
   13388:	andeq	r3, r1, r8, lsl r4
   1338c:	andeq	r3, r1, ip, lsl #8
   13390:	andeq	r3, r1, r8, lsl r4
   13394:	andeq	r3, r1, ip, lsl #8
   13398:	andeq	r3, r1, r8, lsl r4
   1339c:	andeq	r3, r1, ip, lsl #8
   133a0:	andeq	r3, r1, ip, lsl #8
   133a4:	andeq	r3, r1, ip, lsl #8
   133a8:	andeq	r3, r1, ip, lsl #8
   133ac:	andeq	r3, r1, ip, lsl #8
   133b0:	andeq	r3, r1, ip, lsl #8
   133b4:	andeq	r3, r1, ip, lsl #8
   133b8:	andeq	r3, r1, ip, lsl #8
   133bc:	andeq	r3, r1, ip, lsl #8
   133c0:	andeq	r3, r1, ip, lsl #8
   133c4:	andeq	r3, r1, ip, lsl #8
   133c8:	andeq	r3, r1, ip, lsl #8
   133cc:	andeq	r3, r1, ip, lsl #8
   133d0:	andeq	r3, r1, ip, lsl #8
   133d4:	andeq	r3, r1, ip, lsl #8
   133d8:	andeq	r3, r1, ip, lsl #8
   133dc:	andeq	r3, r1, ip, lsl #8
   133e0:	andeq	r3, r1, ip, lsl #8
   133e4:	andeq	r3, r1, ip, lsl #8
   133e8:	andeq	r3, r1, ip, lsl #8
   133ec:	andeq	r3, r1, ip, lsl #8
   133f0:	andeq	r3, r1, ip, lsl #8
   133f4:	andeq	r3, r1, ip, lsl #8
   133f8:	andeq	r3, r1, ip, lsl #8
   133fc:	andeq	r3, r1, ip, lsl #8
   13400:	andeq	r3, r1, ip, lsl #8
   13404:	andeq	r3, r1, ip, lsl #8
   13408:	andeq	r3, r1, r8, lsl r4
   1340c:	cmp	r4, r1
   13410:	bne	13370 <abort@plt+0x214c>
   13414:	b	131d4 <abort@plt+0x1fb0>
   13418:	ldr	fp, [sp, #84]	; 0x54
   1341c:	ldr	sl, [sp, #88]	; 0x58
   13420:	mov	r8, #2
   13424:	b	128e0 <abort@plt+0x16bc>
   13428:	cmp	sl, r4
   1342c:	movls	r1, r4
   13430:	bls	12a30 <abort@plt+0x180c>
   13434:	ldr	r3, [sp, #44]	; 0x2c
   13438:	b	12a20 <abort@plt+0x17fc>
   1343c:	str	sl, [sp, #72]	; 0x48
   13440:	ldr	sl, [sp, #32]
   13444:	b	12858 <abort@plt+0x1634>
   13448:	add	r9, r9, #1
   1344c:	b	1214c <abort@plt+0xf28>
   13450:	ldr	r2, [sp, #28]
   13454:	mov	r6, #0
   13458:	b	13224 <abort@plt+0x2000>
   1345c:	str	fp, [sp, #160]	; 0xa0
   13460:	str	r3, [sp, #28]
   13464:	mov	fp, r8
   13468:	ldr	r8, [sp, #160]	; 0xa0
   1346c:	b	128e0 <abort@plt+0x16bc>
   13470:	str	r6, [sp, #44]	; 0x2c
   13474:	ldr	r6, [sp, #48]	; 0x30
   13478:	b	12888 <abort@plt+0x1664>
   1347c:	str	r6, [sp, #44]	; 0x2c
   13480:	ldr	r6, [sp, #48]	; 0x30
   13484:	b	12694 <abort@plt+0x1470>
   13488:	add	r4, r4, #4
   1348c:	str	r3, [sp, #44]	; 0x2c
   13490:	mov	r6, #0
   13494:	mov	r5, #48	; 0x30
   13498:	b	1261c <abort@plt+0x13f8>
   1349c:	mov	r7, r3
   134a0:	b	132e4 <abort@plt+0x20c0>
   134a4:	ldr	r3, [pc, #-1624]	; 12e54 <abort@plt+0x1c30>
   134a8:	mov	r4, #1
   134ac:	str	r4, [sp, #40]	; 0x28
   134b0:	str	r4, [sp, #28]
   134b4:	str	r4, [sp, #52]	; 0x34
   134b8:	str	sl, [sp, #72]	; 0x48
   134bc:	str	sl, [sp, #68]	; 0x44
   134c0:	str	sl, [sp, #44]	; 0x2c
   134c4:	str	sl, [sp, #32]
   134c8:	str	r3, [sp, #60]	; 0x3c
   134cc:	b	1213c <abort@plt+0xf18>
   134d0:	mov	r3, r6
   134d4:	mov	r5, #48	; 0x30
   134d8:	mov	r6, #0
   134dc:	b	1261c <abort@plt+0x13f8>
   134e0:	cmp	sl, r4
   134e4:	movhi	r3, #48	; 0x30
   134e8:	strbhi	r3, [r8, r4]
   134ec:	add	r3, r1, #2
   134f0:	cmp	sl, r3
   134f4:	movhi	r0, #48	; 0x30
   134f8:	strbhi	r0, [r8, r3]
   134fc:	add	r4, r1, #3
   13500:	mov	r5, #48	; 0x30
   13504:	b	12a64 <abort@plt+0x1840>
   13508:	str	fp, [sp, #160]	; 0xa0
   1350c:	mov	fp, r8
   13510:	ldr	r8, [sp, #160]	; 0xa0
   13514:	b	128e0 <abort@plt+0x16bc>
   13518:	ldr	r2, [sp, #80]	; 0x50
   1351c:	ldrb	r3, [r2]
   13520:	cmp	r3, #0
   13524:	beq	1210c <abort@plt+0xee8>
   13528:	cmp	sl, r4
   1352c:	strbhi	r3, [fp, r4]
   13530:	ldrb	r3, [r2, #1]!
   13534:	add	r4, r4, #1
   13538:	cmp	r3, #0
   1353c:	bne	13528 <abort@plt+0x2304>
   13540:	b	1210c <abort@plt+0xee8>
   13544:	str	fp, [sp, #160]	; 0xa0
   13548:	mov	r3, #0
   1354c:	mov	fp, r8
   13550:	ldr	r8, [sp, #160]	; 0xa0
   13554:	b	12974 <abort@plt+0x1750>
   13558:	mov	ip, r5
   1355c:	ldr	r7, [sp, #96]	; 0x60
   13560:	ldr	r5, [sp, #92]	; 0x5c
   13564:	ldr	r4, [sp, #100]	; 0x64
   13568:	ldr	r8, [sp, #84]	; 0x54
   1356c:	ldr	sl, [sp, #88]	; 0x58
   13570:	ldr	r2, [sp, #28]
   13574:	mov	r6, #0
   13578:	b	1321c <abort@plt+0x1ff8>
   1357c:	ldr	r2, [sp, #36]	; 0x24
   13580:	ldrb	r1, [r2, r3]
   13584:	sub	r2, r1, #33	; 0x21
   13588:	cmp	r2, #29
   1358c:	ldrls	pc, [pc, r2, lsl #2]
   13590:	b	1366c <abort@plt+0x2448>
   13594:	andeq	r3, r1, ip, lsl #12
   13598:	andeq	r3, r1, ip, ror #12
   1359c:	andeq	r3, r1, ip, ror #12
   135a0:	andeq	r3, r1, ip, ror #12
   135a4:	andeq	r3, r1, ip, ror #12
   135a8:	andeq	r3, r1, ip, ror #12
   135ac:	andeq	r3, r1, ip, lsl #12
   135b0:	andeq	r3, r1, ip, lsl #12
   135b4:	andeq	r3, r1, ip, lsl #12
   135b8:	andeq	r3, r1, ip, ror #12
   135bc:	andeq	r3, r1, ip, ror #12
   135c0:	andeq	r3, r1, ip, ror #12
   135c4:	andeq	r3, r1, ip, lsl #12
   135c8:	andeq	r3, r1, ip, ror #12
   135cc:	andeq	r3, r1, ip, lsl #12
   135d0:	andeq	r3, r1, ip, ror #12
   135d4:	andeq	r3, r1, ip, ror #12
   135d8:	andeq	r3, r1, ip, ror #12
   135dc:	andeq	r3, r1, ip, ror #12
   135e0:	andeq	r3, r1, ip, ror #12
   135e4:	andeq	r3, r1, ip, ror #12
   135e8:	andeq	r3, r1, ip, ror #12
   135ec:	andeq	r3, r1, ip, ror #12
   135f0:	andeq	r3, r1, ip, ror #12
   135f4:	andeq	r3, r1, ip, ror #12
   135f8:	andeq	r3, r1, ip, ror #12
   135fc:	andeq	r3, r1, ip, ror #12
   13600:	andeq	r3, r1, ip, lsl #12
   13604:	andeq	r3, r1, ip, lsl #12
   13608:	andeq	r3, r1, ip, lsl #12
   1360c:	ldr	r2, [sp, #32]
   13610:	cmp	r2, #0
   13614:	bne	13718 <abort@plt+0x24f4>
   13618:	cmp	sl, r4
   1361c:	movhi	r2, #63	; 0x3f
   13620:	strbhi	r2, [r8, r4]
   13624:	add	r2, r4, #1
   13628:	cmp	sl, r2
   1362c:	movhi	r0, #34	; 0x22
   13630:	strbhi	r0, [r8, r2]
   13634:	add	r2, r4, #2
   13638:	cmp	sl, r2
   1363c:	movhi	r0, #34	; 0x22
   13640:	strbhi	r0, [r8, r2]
   13644:	add	r2, r4, #3
   13648:	cmp	sl, r2
   1364c:	movhi	r0, #63	; 0x3f
   13650:	strbhi	r0, [r8, r2]
   13654:	mov	r2, #0
   13658:	add	r4, r4, #4
   1365c:	mov	r5, r1
   13660:	mov	r9, r3
   13664:	mov	r6, r2
   13668:	b	12a64 <abort@plt+0x1840>
   1366c:	mov	r2, #0
   13670:	mov	r6, r2
   13674:	b	125d4 <abort@plt+0x13b0>
   13678:	ldr	r0, [sp, #24]
   1367c:	mov	r1, r4
   13680:	cmp	r1, r0
   13684:	mov	r2, r7
   13688:	mov	r3, r5
   1368c:	mov	ip, r5
   13690:	ldr	r7, [sp, #96]	; 0x60
   13694:	ldr	r5, [sp, #92]	; 0x5c
   13698:	ldr	r4, [sp, #100]	; 0x64
   1369c:	ldr	r8, [sp, #84]	; 0x54
   136a0:	ldr	sl, [sp, #88]	; 0x58
   136a4:	bcs	136d8 <abort@plt+0x24b4>
   136a8:	ldrb	r6, [r2]
   136ac:	cmp	r6, #0
   136b0:	bne	136c4 <abort@plt+0x24a0>
   136b4:	b	137f4 <abort@plt+0x25d0>
   136b8:	ldrb	r6, [r2, #1]!
   136bc:	cmp	r6, #0
   136c0:	beq	1377c <abort@plt+0x2558>
   136c4:	add	r3, r3, #1
   136c8:	add	r1, r9, r3
   136cc:	cmp	r1, r0
   136d0:	bcc	136b8 <abort@plt+0x2494>
   136d4:	mov	ip, r3
   136d8:	ldr	r2, [sp, #28]
   136dc:	mov	r6, #0
   136e0:	b	1321c <abort@plt+0x1ff8>
   136e4:	mov	r3, #1
   136e8:	str	r3, [sp, #40]	; 0x28
   136ec:	str	r3, [sp, #32]
   136f0:	str	r3, [sp, #28]
   136f4:	str	r3, [sp, #52]	; 0x34
   136f8:	ldr	r3, [pc, #-2220]	; 12e54 <abort@plt+0x1c30>
   136fc:	mov	r2, #0
   13700:	str	r2, [sp, #68]	; 0x44
   13704:	str	r2, [sp, #44]	; 0x2c
   13708:	str	r2, [sp, #72]	; 0x48
   1370c:	mov	r4, r2
   13710:	str	r3, [sp, #60]	; 0x3c
   13714:	b	1213c <abort@plt+0xf18>
   13718:	str	fp, [sp, #160]	; 0xa0
   1371c:	mov	fp, r8
   13720:	ldr	r8, [sp, #160]	; 0xa0
   13724:	b	128ec <abort@plt+0x16c8>
   13728:	mov	r2, r3
   1372c:	ldr	r3, [sp, #60]	; 0x3c
   13730:	cmp	r3, #0
   13734:	moveq	r2, #0
   13738:	andne	r2, r2, #1
   1373c:	cmp	r2, #0
   13740:	beq	1376c <abort@plt+0x2548>
   13744:	mov	r2, r3
   13748:	ldrb	r3, [r3]
   1374c:	cmp	r3, #0
   13750:	beq	1376c <abort@plt+0x2548>
   13754:	cmp	sl, r4
   13758:	strbhi	r3, [fp, r4]
   1375c:	ldrb	r3, [r2, #1]!
   13760:	add	r4, r4, #1
   13764:	cmp	r3, #0
   13768:	bne	13754 <abort@plt+0x2530>
   1376c:	cmp	sl, r4
   13770:	movhi	r3, #0
   13774:	strbhi	r3, [fp, r4]
   13778:	b	1292c <abort@plt+0x1708>
   1377c:	mov	ip, r3
   13780:	ldr	r2, [sp, #28]
   13784:	b	1321c <abort@plt+0x1ff8>
   13788:	str	fp, [sp, #160]	; 0xa0
   1378c:	mov	fp, r8
   13790:	ldr	r8, [sp, #160]	; 0xa0
   13794:	sub	r3, r8, #2
   13798:	clz	r3, r3
   1379c:	lsr	r3, r3, #5
   137a0:	str	r3, [sp, #28]
   137a4:	b	128e0 <abort@plt+0x16bc>
   137a8:	ldr	r3, [sp, #76]	; 0x4c
   137ac:	mov	ip, #5
   137b0:	str	r3, [sp, #16]
   137b4:	ldr	r3, [sp, #80]	; 0x50
   137b8:	ldr	r2, [sp, #36]	; 0x24
   137bc:	str	r3, [sp, #12]
   137c0:	ldr	r3, [sp, #56]	; 0x38
   137c4:	ldr	r1, [sp, #72]	; 0x48
   137c8:	str	r3, [sp, #8]
   137cc:	ldr	r3, [sp, #164]	; 0xa4
   137d0:	mov	r0, fp
   137d4:	str	r3, [sp, #4]
   137d8:	str	ip, [sp]
   137dc:	ldr	r3, [sp, #24]
   137e0:	bl	12044 <abort@plt+0xe20>
   137e4:	mov	r4, r0
   137e8:	b	1292c <abort@plt+0x1708>
   137ec:	mov	r8, #2
   137f0:	b	128e0 <abort@plt+0x16bc>
   137f4:	ldr	r2, [sp, #28]
   137f8:	b	1321c <abort@plt+0x1ff8>
   137fc:	mov	r3, #0
   13800:	str	r3, [sp, #68]	; 0x44
   13804:	str	r3, [sp, #44]	; 0x2c
   13808:	str	r3, [sp, #72]	; 0x48
   1380c:	str	r3, [sp, #28]
   13810:	mov	r4, r3
   13814:	ldr	r3, [pc, #-2500]	; 12e58 <abort@plt+0x1c34>
   13818:	mov	r2, #1
   1381c:	str	r2, [sp, #40]	; 0x28
   13820:	str	r2, [sp, #32]
   13824:	str	r2, [sp, #52]	; 0x34
   13828:	str	r3, [sp, #60]	; 0x3c
   1382c:	b	1213c <abort@plt+0xf18>
   13830:	bl	11014 <__stack_chk_fail@plt>
   13834:	mov	r5, r3
   13838:	mov	r6, #0
   1383c:	b	12630 <abort@plt+0x140c>
   13840:	mov	r3, #0
   13844:	mov	r2, #1
   13848:	str	r3, [sp, #44]	; 0x2c
   1384c:	str	r3, [sp, #72]	; 0x48
   13850:	str	r2, [sp, #40]	; 0x28
   13854:	b	1274c <abort@plt+0x1528>
   13858:	bl	11224 <abort@plt>
   1385c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13860:	sub	sp, sp, #44	; 0x2c
   13864:	mov	r6, r0
   13868:	mov	r4, r3
   1386c:	mov	sl, r1
   13870:	mov	fp, r2
   13874:	bl	11140 <__errno_location@plt>
   13878:	ldr	r7, [pc, #364]	; 139ec <abort@plt+0x27c8>
   1387c:	cmp	r6, #0
   13880:	ldr	r5, [r7]
   13884:	ldr	r3, [r0]
   13888:	str	r3, [sp, #24]
   1388c:	blt	139e8 <abort@plt+0x27c4>
   13890:	ldr	r3, [r7, #4]
   13894:	mov	r8, r0
   13898:	cmp	r3, r6
   1389c:	bgt	138e8 <abort@plt+0x26c4>
   138a0:	cmn	r6, #-268435454	; 0xf0000002
   138a4:	bgt	139e4 <abort@plt+0x27c0>
   138a8:	add	r9, r6, #1
   138ac:	add	r3, r7, #8
   138b0:	cmp	r5, r3
   138b4:	lsl	r1, r9, #3
   138b8:	beq	139c4 <abort@plt+0x27a0>
   138bc:	mov	r0, r5
   138c0:	bl	14650 <abort@plt+0x342c>
   138c4:	mov	r5, r0
   138c8:	str	r0, [r7]
   138cc:	ldr	r0, [r7, #4]
   138d0:	mov	r1, #0
   138d4:	sub	r2, r9, r0
   138d8:	add	r0, r5, r0, lsl #3
   138dc:	lsl	r2, r2, #3
   138e0:	bl	11158 <memset@plt>
   138e4:	str	r9, [r7, #4]
   138e8:	add	r3, r5, r6, lsl #3
   138ec:	ldr	r1, [r4, #4]
   138f0:	ldr	r7, [r3, #4]
   138f4:	ldr	r9, [r5, r6, lsl #3]
   138f8:	ldr	r2, [r4, #40]	; 0x28
   138fc:	ldr	ip, [r4, #44]	; 0x2c
   13900:	str	r3, [sp, #28]
   13904:	ldr	r3, [r4]
   13908:	orr	r1, r1, #1
   1390c:	add	lr, r4, #8
   13910:	str	r1, [sp, #36]	; 0x24
   13914:	str	r1, [sp, #4]
   13918:	str	r2, [sp, #12]
   1391c:	str	r3, [sp]
   13920:	mov	r0, r7
   13924:	mov	r1, r9
   13928:	str	ip, [sp, #16]
   1392c:	str	lr, [sp, #8]
   13930:	mov	r3, fp
   13934:	mov	r2, sl
   13938:	str	lr, [sp, #32]
   1393c:	bl	12044 <abort@plt+0xe20>
   13940:	cmp	r9, r0
   13944:	bhi	139b0 <abort@plt+0x278c>
   13948:	ldr	r3, [pc, #160]	; 139f0 <abort@plt+0x27cc>
   1394c:	add	r9, r0, #1
   13950:	cmp	r7, r3
   13954:	str	r9, [r5, r6, lsl #3]
   13958:	beq	13964 <abort@plt+0x2740>
   1395c:	mov	r0, r7
   13960:	bl	10fa8 <free@plt>
   13964:	mov	r0, r9
   13968:	bl	145f4 <abort@plt+0x33d0>
   1396c:	ldr	lr, [sp, #28]
   13970:	ldr	ip, [r4, #44]	; 0x2c
   13974:	ldr	r5, [r4, #40]	; 0x28
   13978:	mov	r3, fp
   1397c:	mov	r2, sl
   13980:	mov	r1, r9
   13984:	str	r0, [lr, #4]
   13988:	ldr	lr, [r4]
   1398c:	ldr	r4, [sp, #32]
   13990:	str	ip, [sp, #16]
   13994:	str	r4, [sp, #8]
   13998:	ldr	r4, [sp, #36]	; 0x24
   1399c:	str	r5, [sp, #12]
   139a0:	str	r4, [sp, #4]
   139a4:	str	lr, [sp]
   139a8:	mov	r7, r0
   139ac:	bl	12044 <abort@plt+0xe20>
   139b0:	ldr	r3, [sp, #24]
   139b4:	mov	r0, r7
   139b8:	str	r3, [r8]
   139bc:	add	sp, sp, #44	; 0x2c
   139c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   139c4:	mov	r0, #0
   139c8:	bl	14650 <abort@plt+0x342c>
   139cc:	ldr	r3, [pc, #32]	; 139f4 <abort@plt+0x27d0>
   139d0:	mov	r5, r0
   139d4:	ldm	r3, {r0, r1}
   139d8:	str	r5, [r7]
   139dc:	stm	r5, {r0, r1}
   139e0:	b	138cc <abort@plt+0x26a8>
   139e4:	bl	1483c <abort@plt+0x3618>
   139e8:	bl	11224 <abort@plt>
   139ec:	andeq	r6, r2, r4, lsl r1
   139f0:	andeq	r6, r2, r4, lsl #3
   139f4:	andeq	r6, r2, ip, lsl r1
   139f8:	push	{r4, r5, r6, lr}
   139fc:	mov	r5, r0
   13a00:	bl	11140 <__errno_location@plt>
   13a04:	cmp	r5, #0
   13a08:	mov	r1, #48	; 0x30
   13a0c:	mov	r4, r0
   13a10:	ldr	r0, [pc, #16]	; 13a28 <abort@plt+0x2804>
   13a14:	ldr	r6, [r4]
   13a18:	movne	r0, r5
   13a1c:	bl	147fc <abort@plt+0x35d8>
   13a20:	str	r6, [r4]
   13a24:	pop	{r4, r5, r6, pc}
   13a28:	andeq	r6, r2, r4, lsl #5
   13a2c:	ldr	r3, [pc, #12]	; 13a40 <abort@plt+0x281c>
   13a30:	cmp	r0, #0
   13a34:	moveq	r0, r3
   13a38:	ldr	r0, [r0]
   13a3c:	bx	lr
   13a40:	andeq	r6, r2, r4, lsl #5
   13a44:	ldr	r3, [pc, #12]	; 13a58 <abort@plt+0x2834>
   13a48:	cmp	r0, #0
   13a4c:	moveq	r0, r3
   13a50:	str	r1, [r0]
   13a54:	bx	lr
   13a58:	andeq	r6, r2, r4, lsl #5
   13a5c:	ldr	r3, [pc, #52]	; 13a98 <abort@plt+0x2874>
   13a60:	cmp	r0, #0
   13a64:	moveq	r0, r3
   13a68:	add	r3, r0, #8
   13a6c:	push	{lr}		; (str lr, [sp, #-4]!)
   13a70:	lsr	lr, r1, #5
   13a74:	and	r1, r1, #31
   13a78:	ldr	ip, [r3, lr, lsl #2]
   13a7c:	lsr	r0, ip, r1
   13a80:	eor	r2, r2, r0
   13a84:	and	r2, r2, #1
   13a88:	and	r0, r0, #1
   13a8c:	eor	r1, ip, r2, lsl r1
   13a90:	str	r1, [r3, lr, lsl #2]
   13a94:	pop	{pc}		; (ldr pc, [sp], #4)
   13a98:	andeq	r6, r2, r4, lsl #5
   13a9c:	ldr	r3, [pc, #16]	; 13ab4 <abort@plt+0x2890>
   13aa0:	cmp	r0, #0
   13aa4:	movne	r3, r0
   13aa8:	ldr	r0, [r3, #4]
   13aac:	str	r1, [r3, #4]
   13ab0:	bx	lr
   13ab4:	andeq	r6, r2, r4, lsl #5
   13ab8:	ldr	r3, [pc, #44]	; 13aec <abort@plt+0x28c8>
   13abc:	cmp	r0, #0
   13ac0:	moveq	r0, r3
   13ac4:	mov	ip, #10
   13ac8:	cmp	r2, #0
   13acc:	cmpne	r1, #0
   13ad0:	str	ip, [r0]
   13ad4:	beq	13ae4 <abort@plt+0x28c0>
   13ad8:	str	r1, [r0, #40]	; 0x28
   13adc:	str	r2, [r0, #44]	; 0x2c
   13ae0:	bx	lr
   13ae4:	push	{r4, lr}
   13ae8:	bl	11224 <abort@plt>
   13aec:	andeq	r6, r2, r4, lsl #5
   13af0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13af4:	sub	sp, sp, #24
   13af8:	ldr	ip, [pc, #108]	; 13b6c <abort@plt+0x2948>
   13afc:	ldr	r4, [sp, #56]	; 0x38
   13b00:	mov	r9, r2
   13b04:	cmp	r4, #0
   13b08:	moveq	r4, ip
   13b0c:	mov	sl, r3
   13b10:	mov	r7, r0
   13b14:	mov	r8, r1
   13b18:	bl	11140 <__errno_location@plt>
   13b1c:	ldr	r3, [r4, #44]	; 0x2c
   13b20:	mov	r1, r8
   13b24:	ldr	r6, [r0]
   13b28:	str	r3, [sp, #16]
   13b2c:	ldr	r2, [r4, #40]	; 0x28
   13b30:	add	r3, r4, #8
   13b34:	str	r3, [sp, #8]
   13b38:	str	r2, [sp, #12]
   13b3c:	ldr	r2, [r4, #4]
   13b40:	mov	r5, r0
   13b44:	str	r2, [sp, #4]
   13b48:	ldr	ip, [r4]
   13b4c:	mov	r3, sl
   13b50:	mov	r2, r9
   13b54:	mov	r0, r7
   13b58:	str	ip, [sp]
   13b5c:	bl	12044 <abort@plt+0xe20>
   13b60:	str	r6, [r5]
   13b64:	add	sp, sp, #24
   13b68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13b6c:	andeq	r6, r2, r4, lsl #5
   13b70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13b74:	cmp	r3, #0
   13b78:	sub	sp, sp, #44	; 0x2c
   13b7c:	ldr	r4, [pc, #192]	; 13c44 <abort@plt+0x2a20>
   13b80:	mov	r6, r2
   13b84:	movne	r4, r3
   13b88:	mov	r9, r1
   13b8c:	mov	r8, r0
   13b90:	bl	11140 <__errno_location@plt>
   13b94:	ldr	r3, [r4, #44]	; 0x2c
   13b98:	ldr	r5, [r4, #4]
   13b9c:	add	sl, r4, #8
   13ba0:	cmp	r6, #0
   13ba4:	orreq	r5, r5, #1
   13ba8:	mov	r1, #0
   13bac:	ldr	r2, [r0]
   13bb0:	str	r3, [sp, #16]
   13bb4:	ldr	r3, [r4, #40]	; 0x28
   13bb8:	stmib	sp, {r5, sl}
   13bbc:	str	r3, [sp, #12]
   13bc0:	ldr	r3, [r4]
   13bc4:	mov	r7, r0
   13bc8:	str	r2, [sp, #28]
   13bcc:	str	r3, [sp]
   13bd0:	mov	r2, r8
   13bd4:	mov	r3, r9
   13bd8:	mov	r0, r1
   13bdc:	bl	12044 <abort@plt+0xe20>
   13be0:	add	r1, r0, #1
   13be4:	mov	fp, r0
   13be8:	mov	r0, r1
   13bec:	str	r1, [sp, #36]	; 0x24
   13bf0:	bl	145f4 <abort@plt+0x33d0>
   13bf4:	ldr	r3, [r4, #44]	; 0x2c
   13bf8:	mov	r2, r8
   13bfc:	str	r3, [sp, #16]
   13c00:	ldr	r3, [r4, #40]	; 0x28
   13c04:	str	r5, [sp, #4]
   13c08:	str	r3, [sp, #12]
   13c0c:	str	sl, [sp, #8]
   13c10:	ldr	ip, [r4]
   13c14:	ldr	r1, [sp, #36]	; 0x24
   13c18:	mov	r3, r9
   13c1c:	str	ip, [sp]
   13c20:	str	r0, [sp, #32]
   13c24:	bl	12044 <abort@plt+0xe20>
   13c28:	ldr	r2, [sp, #28]
   13c2c:	cmp	r6, #0
   13c30:	str	r2, [r7]
   13c34:	ldr	r0, [sp, #32]
   13c38:	strne	fp, [r6]
   13c3c:	add	sp, sp, #44	; 0x2c
   13c40:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13c44:	andeq	r6, r2, r4, lsl #5
   13c48:	mov	r3, r2
   13c4c:	mov	r2, #0
   13c50:	b	13b70 <abort@plt+0x294c>
   13c54:	push	{r4, r5, r6, r7, r8, lr}
   13c58:	ldr	r6, [pc, #112]	; 13cd0 <abort@plt+0x2aac>
   13c5c:	ldr	r3, [r6, #4]
   13c60:	ldr	r7, [r6]
   13c64:	cmp	r3, #1
   13c68:	ble	13c8c <abort@plt+0x2a68>
   13c6c:	sub	r5, r7, #8
   13c70:	add	r5, r5, r3, lsl #3
   13c74:	mov	r4, r7
   13c78:	ldr	r0, [r4, #12]
   13c7c:	add	r4, r4, #8
   13c80:	bl	10fa8 <free@plt>
   13c84:	cmp	r4, r5
   13c88:	bne	13c78 <abort@plt+0x2a54>
   13c8c:	ldr	r0, [r7, #4]
   13c90:	ldr	r4, [pc, #60]	; 13cd4 <abort@plt+0x2ab0>
   13c94:	cmp	r0, r4
   13c98:	beq	13cac <abort@plt+0x2a88>
   13c9c:	bl	10fa8 <free@plt>
   13ca0:	mov	r3, #256	; 0x100
   13ca4:	str	r4, [r6, #12]
   13ca8:	str	r3, [r6, #8]
   13cac:	ldr	r4, [pc, #36]	; 13cd8 <abort@plt+0x2ab4>
   13cb0:	cmp	r7, r4
   13cb4:	beq	13cc4 <abort@plt+0x2aa0>
   13cb8:	mov	r0, r7
   13cbc:	bl	10fa8 <free@plt>
   13cc0:	str	r4, [r6]
   13cc4:	mov	r3, #1
   13cc8:	str	r3, [r6, #4]
   13ccc:	pop	{r4, r5, r6, r7, r8, pc}
   13cd0:	andeq	r6, r2, r4, lsl r1
   13cd4:	andeq	r6, r2, r4, lsl #3
   13cd8:	andeq	r6, r2, ip, lsl r1
   13cdc:	ldr	r3, [pc, #4]	; 13ce8 <abort@plt+0x2ac4>
   13ce0:	mvn	r2, #0
   13ce4:	b	1385c <abort@plt+0x2638>
   13ce8:	andeq	r6, r2, r4, lsl #5
   13cec:	ldr	r3, [pc]	; 13cf4 <abort@plt+0x2ad0>
   13cf0:	b	1385c <abort@plt+0x2638>
   13cf4:	andeq	r6, r2, r4, lsl #5
   13cf8:	mov	r1, r0
   13cfc:	ldr	r3, [pc, #8]	; 13d0c <abort@plt+0x2ae8>
   13d00:	mvn	r2, #0
   13d04:	mov	r0, #0
   13d08:	b	1385c <abort@plt+0x2638>
   13d0c:	andeq	r6, r2, r4, lsl #5
   13d10:	mov	r2, r1
   13d14:	ldr	r3, [pc, #8]	; 13d24 <abort@plt+0x2b00>
   13d18:	mov	r1, r0
   13d1c:	mov	r0, #0
   13d20:	b	1385c <abort@plt+0x2638>
   13d24:	andeq	r6, r2, r4, lsl #5
   13d28:	push	{r4, r5, r6, lr}
   13d2c:	sub	sp, sp, #56	; 0x38
   13d30:	ldr	r4, [pc, #68]	; 13d7c <abort@plt+0x2b58>
   13d34:	mov	r6, r2
   13d38:	mov	r5, r0
   13d3c:	ldr	r3, [r4]
   13d40:	add	r0, sp, #4
   13d44:	str	r3, [sp, #52]	; 0x34
   13d48:	bl	11ed4 <abort@plt+0xcb0>
   13d4c:	add	r3, sp, #4
   13d50:	mvn	r2, #0
   13d54:	mov	r1, r6
   13d58:	mov	r0, r5
   13d5c:	bl	1385c <abort@plt+0x2638>
   13d60:	ldr	r2, [sp, #52]	; 0x34
   13d64:	ldr	r3, [r4]
   13d68:	cmp	r2, r3
   13d6c:	bne	13d78 <abort@plt+0x2b54>
   13d70:	add	sp, sp, #56	; 0x38
   13d74:	pop	{r4, r5, r6, pc}
   13d78:	bl	11014 <__stack_chk_fail@plt>
   13d7c:	andeq	r5, r2, r0, lsl #30
   13d80:	push	{r4, r5, r6, r7, lr}
   13d84:	sub	sp, sp, #60	; 0x3c
   13d88:	ldr	r4, [pc, #72]	; 13dd8 <abort@plt+0x2bb4>
   13d8c:	mov	r6, r2
   13d90:	mov	r7, r3
   13d94:	ldr	ip, [r4]
   13d98:	mov	r5, r0
   13d9c:	add	r0, sp, #4
   13da0:	str	ip, [sp, #52]	; 0x34
   13da4:	bl	11ed4 <abort@plt+0xcb0>
   13da8:	add	r3, sp, #4
   13dac:	mov	r2, r7
   13db0:	mov	r1, r6
   13db4:	mov	r0, r5
   13db8:	bl	1385c <abort@plt+0x2638>
   13dbc:	ldr	r2, [sp, #52]	; 0x34
   13dc0:	ldr	r3, [r4]
   13dc4:	cmp	r2, r3
   13dc8:	bne	13dd4 <abort@plt+0x2bb0>
   13dcc:	add	sp, sp, #60	; 0x3c
   13dd0:	pop	{r4, r5, r6, r7, pc}
   13dd4:	bl	11014 <__stack_chk_fail@plt>
   13dd8:	andeq	r5, r2, r0, lsl #30
   13ddc:	mov	r2, r1
   13de0:	mov	r1, r0
   13de4:	mov	r0, #0
   13de8:	b	13d28 <abort@plt+0x2b04>
   13dec:	mov	r3, r2
   13df0:	mov	r2, r1
   13df4:	mov	r1, r0
   13df8:	mov	r0, #0
   13dfc:	b	13d80 <abort@plt+0x2b5c>
   13e00:	push	{r4, r5, r6, r7, r8, r9, lr}
   13e04:	mov	r4, r2
   13e08:	ldr	lr, [pc, #128]	; 13e90 <abort@plt+0x2c6c>
   13e0c:	mov	r8, r0
   13e10:	mov	r9, r1
   13e14:	ldm	lr!, {r0, r1, r2, r3}
   13e18:	sub	sp, sp, #60	; 0x3c
   13e1c:	add	ip, sp, #4
   13e20:	lsr	r6, r4, #5
   13e24:	stmia	ip!, {r0, r1, r2, r3}
   13e28:	add	r7, sp, #12
   13e2c:	ldm	lr!, {r0, r1, r2, r3}
   13e30:	and	r4, r4, #31
   13e34:	ldr	r5, [pc, #88]	; 13e94 <abort@plt+0x2c70>
   13e38:	stmia	ip!, {r0, r1, r2, r3}
   13e3c:	ldm	lr, {r0, r1, r2, r3}
   13e40:	stm	ip, {r0, r1, r2, r3}
   13e44:	mov	r2, r9
   13e48:	ldr	r3, [r7, r6, lsl #2]
   13e4c:	ldr	ip, [r5]
   13e50:	mov	r1, r8
   13e54:	mvn	r0, r3, lsr r4
   13e58:	and	r0, r0, #1
   13e5c:	str	ip, [sp, #52]	; 0x34
   13e60:	eor	r4, r3, r0, lsl r4
   13e64:	add	r3, sp, #4
   13e68:	mov	r0, #0
   13e6c:	str	r4, [r7, r6, lsl #2]
   13e70:	bl	1385c <abort@plt+0x2638>
   13e74:	ldr	r2, [sp, #52]	; 0x34
   13e78:	ldr	r3, [r5]
   13e7c:	cmp	r2, r3
   13e80:	bne	13e8c <abort@plt+0x2c68>
   13e84:	add	sp, sp, #60	; 0x3c
   13e88:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13e8c:	bl	11014 <__stack_chk_fail@plt>
   13e90:	andeq	r6, r2, r4, lsl #5
   13e94:	andeq	r5, r2, r0, lsl #30
   13e98:	mov	r2, r1
   13e9c:	mvn	r1, #0
   13ea0:	b	13e00 <abort@plt+0x2bdc>
   13ea4:	mov	r2, #58	; 0x3a
   13ea8:	mvn	r1, #0
   13eac:	b	13e00 <abort@plt+0x2bdc>
   13eb0:	mov	r2, #58	; 0x3a
   13eb4:	b	13e00 <abort@plt+0x2bdc>
   13eb8:	push	{r4, r5, r6, r7, r8, lr}
   13ebc:	sub	sp, sp, #104	; 0x68
   13ec0:	ldr	r5, [pc, #120]	; 13f40 <abort@plt+0x2d1c>
   13ec4:	mov	r6, r0
   13ec8:	mov	r0, sp
   13ecc:	ldr	r3, [r5]
   13ed0:	mov	r7, r2
   13ed4:	str	r3, [sp, #100]	; 0x64
   13ed8:	bl	11ed4 <abort@plt+0xcb0>
   13edc:	mov	ip, sp
   13ee0:	add	lr, sp, #52	; 0x34
   13ee4:	ldm	ip!, {r0, r1, r2, r3}
   13ee8:	stmia	lr!, {r0, r1, r2, r3}
   13eec:	ldm	ip!, {r0, r1, r2, r3}
   13ef0:	ldr	r8, [sp, #64]	; 0x40
   13ef4:	stmia	lr!, {r0, r1, r2, r3}
   13ef8:	mvn	r4, r8
   13efc:	ldm	ip, {r0, r1, r2, r3}
   13f00:	and	ip, r4, #67108864	; 0x4000000
   13f04:	eor	ip, ip, r8
   13f08:	str	ip, [sp, #64]	; 0x40
   13f0c:	stm	lr, {r0, r1, r2, r3}
   13f10:	add	r3, sp, #52	; 0x34
   13f14:	mvn	r2, #0
   13f18:	mov	r1, r7
   13f1c:	mov	r0, r6
   13f20:	bl	1385c <abort@plt+0x2638>
   13f24:	ldr	r2, [sp, #100]	; 0x64
   13f28:	ldr	r3, [r5]
   13f2c:	cmp	r2, r3
   13f30:	bne	13f3c <abort@plt+0x2d18>
   13f34:	add	sp, sp, #104	; 0x68
   13f38:	pop	{r4, r5, r6, r7, r8, pc}
   13f3c:	bl	11014 <__stack_chk_fail@plt>
   13f40:	andeq	r5, r2, r0, lsl #30
   13f44:	push	{r4, r5, r6, r7, r8, r9, lr}
   13f48:	mov	r6, r1
   13f4c:	ldr	lr, [pc, #132]	; 13fd8 <abort@plt+0x2db4>
   13f50:	mov	r5, r2
   13f54:	mov	r8, r0
   13f58:	mov	r9, r3
   13f5c:	ldm	lr!, {r0, r1, r2, r3}
   13f60:	sub	sp, sp, #60	; 0x3c
   13f64:	add	ip, sp, #4
   13f68:	ldr	r4, [pc, #108]	; 13fdc <abort@plt+0x2db8>
   13f6c:	stmia	ip!, {r0, r1, r2, r3}
   13f70:	mov	r7, #10
   13f74:	ldm	lr!, {r0, r1, r2, r3}
   13f78:	cmp	r5, #0
   13f7c:	cmpne	r6, #0
   13f80:	str	r7, [sp, #4]
   13f84:	stmia	ip!, {r0, r1, r2, r3}
   13f88:	ldm	lr, {r0, r1, r2, r3}
   13f8c:	ldr	lr, [r4]
   13f90:	stm	ip, {r0, r1, r2, r3}
   13f94:	str	lr, [sp, #52]	; 0x34
   13f98:	beq	13fd4 <abort@plt+0x2db0>
   13f9c:	add	r3, sp, #4
   13fa0:	ldr	r2, [sp, #88]	; 0x58
   13fa4:	mov	r1, r9
   13fa8:	mov	r0, r8
   13fac:	str	r6, [sp, #44]	; 0x2c
   13fb0:	str	r5, [sp, #48]	; 0x30
   13fb4:	bl	1385c <abort@plt+0x2638>
   13fb8:	ldr	r2, [sp, #52]	; 0x34
   13fbc:	ldr	r3, [r4]
   13fc0:	cmp	r2, r3
   13fc4:	bne	13fd0 <abort@plt+0x2dac>
   13fc8:	add	sp, sp, #60	; 0x3c
   13fcc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13fd0:	bl	11014 <__stack_chk_fail@plt>
   13fd4:	bl	11224 <abort@plt>
   13fd8:	andeq	r6, r2, r4, lsl #5
   13fdc:	andeq	r5, r2, r0, lsl #30
   13fe0:	push	{lr}		; (str lr, [sp, #-4]!)
   13fe4:	sub	sp, sp, #12
   13fe8:	mvn	ip, #0
   13fec:	str	ip, [sp]
   13ff0:	bl	13f44 <abort@plt+0x2d20>
   13ff4:	add	sp, sp, #12
   13ff8:	pop	{pc}		; (ldr pc, [sp], #4)
   13ffc:	push	{lr}		; (str lr, [sp, #-4]!)
   14000:	sub	sp, sp, #12
   14004:	mvn	ip, #0
   14008:	mov	r3, r2
   1400c:	str	ip, [sp]
   14010:	mov	r2, r1
   14014:	mov	r1, r0
   14018:	mov	r0, #0
   1401c:	bl	13f44 <abort@plt+0x2d20>
   14020:	add	sp, sp, #12
   14024:	pop	{pc}		; (ldr pc, [sp], #4)
   14028:	push	{lr}		; (str lr, [sp, #-4]!)
   1402c:	sub	sp, sp, #12
   14030:	str	r3, [sp]
   14034:	mov	r3, r2
   14038:	mov	r2, r1
   1403c:	mov	r1, r0
   14040:	mov	r0, #0
   14044:	bl	13f44 <abort@plt+0x2d20>
   14048:	add	sp, sp, #12
   1404c:	pop	{pc}		; (ldr pc, [sp], #4)
   14050:	ldr	r3, [pc]	; 14058 <abort@plt+0x2e34>
   14054:	b	1385c <abort@plt+0x2638>
   14058:	andeq	r6, r2, r4, lsr #2
   1405c:	mov	r2, r1
   14060:	ldr	r3, [pc, #8]	; 14070 <abort@plt+0x2e4c>
   14064:	mov	r1, r0
   14068:	mov	r0, #0
   1406c:	b	1385c <abort@plt+0x2638>
   14070:	andeq	r6, r2, r4, lsr #2
   14074:	ldr	r3, [pc, #4]	; 14080 <abort@plt+0x2e5c>
   14078:	mvn	r2, #0
   1407c:	b	1385c <abort@plt+0x2638>
   14080:	andeq	r6, r2, r4, lsr #2
   14084:	mov	r1, r0
   14088:	ldr	r3, [pc, #8]	; 14098 <abort@plt+0x2e74>
   1408c:	mvn	r2, #0
   14090:	mov	r0, #0
   14094:	b	1385c <abort@plt+0x2638>
   14098:	andeq	r6, r2, r4, lsr #2
   1409c:	push	{r4, r5, r6, lr}
   140a0:	sub	sp, sp, #32
   140a4:	cmp	r1, #0
   140a8:	mov	r5, r0
   140ac:	ldr	r4, [sp, #48]	; 0x30
   140b0:	ldr	r6, [sp, #52]	; 0x34
   140b4:	beq	14144 <abort@plt+0x2f20>
   140b8:	strd	r2, [sp]
   140bc:	mov	r3, r1
   140c0:	ldr	r2, [pc, #828]	; 14404 <abort@plt+0x31e0>
   140c4:	mov	r1, #1
   140c8:	bl	1117c <__fprintf_chk@plt>
   140cc:	mov	r2, #5
   140d0:	ldr	r1, [pc, #816]	; 14408 <abort@plt+0x31e4>
   140d4:	mov	r0, #0
   140d8:	bl	11008 <dcgettext@plt>
   140dc:	ldr	r3, [pc, #808]	; 1440c <abort@plt+0x31e8>
   140e0:	ldr	r2, [pc, #808]	; 14410 <abort@plt+0x31ec>
   140e4:	str	r3, [sp]
   140e8:	mov	r1, #1
   140ec:	mov	r3, r0
   140f0:	mov	r0, r5
   140f4:	bl	1117c <__fprintf_chk@plt>
   140f8:	ldr	r1, [pc, #788]	; 14414 <abort@plt+0x31f0>
   140fc:	mov	r2, #5
   14100:	mov	r0, #0
   14104:	bl	11008 <dcgettext@plt>
   14108:	mov	r1, r5
   1410c:	bl	10f60 <fputs_unlocked@plt>
   14110:	cmp	r6, #9
   14114:	ldrls	pc, [pc, r6, lsl #2]
   14118:	b	143f4 <abort@plt+0x31d0>
   1411c:	andeq	r4, r1, r0, lsl #8
   14120:	andeq	r4, r1, r8, asr #3
   14124:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14128:	andeq	r4, r1, r8, lsr #4
   1412c:	andeq	r4, r1, r4, ror #4
   14130:	andeq	r4, r1, r4, lsr #5
   14134:	andeq	r4, r1, ip, ror #5
   14138:	andeq	r4, r1, ip, lsr r3
   1413c:	muleq	r1, r4, r3
   14140:	andeq	r4, r1, ip, asr r1
   14144:	str	r3, [sp]
   14148:	mov	r1, #1
   1414c:	mov	r3, r2
   14150:	ldr	r2, [pc, #704]	; 14418 <abort@plt+0x31f4>
   14154:	bl	1117c <__fprintf_chk@plt>
   14158:	b	140cc <abort@plt+0x2ea8>
   1415c:	ldr	r1, [pc, #696]	; 1441c <abort@plt+0x31f8>
   14160:	mov	r2, #5
   14164:	mov	r0, #0
   14168:	bl	11008 <dcgettext@plt>
   1416c:	ldr	r2, [r4, #32]
   14170:	ldr	r3, [r4, #28]
   14174:	ldr	r1, [r4, #24]
   14178:	str	r2, [sp, #28]
   1417c:	ldr	r2, [r4, #20]
   14180:	str	r3, [sp, #24]
   14184:	ldr	r3, [r4, #16]
   14188:	str	r1, [sp, #20]
   1418c:	ldr	r1, [r4, #12]
   14190:	str	r2, [sp, #16]
   14194:	ldr	r2, [r4, #8]
   14198:	str	r3, [sp, #12]
   1419c:	ldr	r3, [r4, #4]
   141a0:	str	r1, [sp, #8]
   141a4:	str	r2, [sp, #4]
   141a8:	str	r3, [sp]
   141ac:	mov	r1, #1
   141b0:	ldr	r3, [r4]
   141b4:	mov	r2, r0
   141b8:	mov	r0, r5
   141bc:	bl	1117c <__fprintf_chk@plt>
   141c0:	add	sp, sp, #32
   141c4:	pop	{r4, r5, r6, pc}
   141c8:	mov	r2, #5
   141cc:	ldr	r1, [pc, #588]	; 14420 <abort@plt+0x31fc>
   141d0:	mov	r0, #0
   141d4:	bl	11008 <dcgettext@plt>
   141d8:	ldr	r3, [r4]
   141dc:	mov	r1, #1
   141e0:	mov	r2, r0
   141e4:	mov	r0, r5
   141e8:	add	sp, sp, #32
   141ec:	pop	{r4, r5, r6, lr}
   141f0:	b	1117c <__fprintf_chk@plt>
   141f4:	mov	r2, #5
   141f8:	ldr	r1, [pc, #548]	; 14424 <abort@plt+0x3200>
   141fc:	mov	r0, #0
   14200:	bl	11008 <dcgettext@plt>
   14204:	ldr	r2, [r4, #4]
   14208:	ldr	r3, [r4]
   1420c:	mov	r1, #1
   14210:	str	r2, [sp, #48]	; 0x30
   14214:	mov	r2, r0
   14218:	mov	r0, r5
   1421c:	add	sp, sp, #32
   14220:	pop	{r4, r5, r6, lr}
   14224:	b	1117c <__fprintf_chk@plt>
   14228:	mov	r2, #5
   1422c:	ldr	r1, [pc, #500]	; 14428 <abort@plt+0x3204>
   14230:	mov	r0, #0
   14234:	bl	11008 <dcgettext@plt>
   14238:	ldr	r2, [r4, #8]
   1423c:	ldr	r3, [r4, #4]
   14240:	mov	r1, #1
   14244:	str	r2, [sp, #52]	; 0x34
   14248:	str	r3, [sp, #48]	; 0x30
   1424c:	ldr	r3, [r4]
   14250:	mov	r2, r0
   14254:	mov	r0, r5
   14258:	add	sp, sp, #32
   1425c:	pop	{r4, r5, r6, lr}
   14260:	b	1117c <__fprintf_chk@plt>
   14264:	mov	r2, #5
   14268:	ldr	r1, [pc, #444]	; 1442c <abort@plt+0x3208>
   1426c:	mov	r0, #0
   14270:	bl	11008 <dcgettext@plt>
   14274:	ldr	r1, [r4, #12]
   14278:	ldr	r2, [r4, #8]
   1427c:	ldr	r3, [r4, #4]
   14280:	str	r1, [sp, #8]
   14284:	str	r2, [sp, #4]
   14288:	str	r3, [sp]
   1428c:	mov	r1, #1
   14290:	ldr	r3, [r4]
   14294:	mov	r2, r0
   14298:	mov	r0, r5
   1429c:	bl	1117c <__fprintf_chk@plt>
   142a0:	b	141c0 <abort@plt+0x2f9c>
   142a4:	mov	r2, #5
   142a8:	ldr	r1, [pc, #384]	; 14430 <abort@plt+0x320c>
   142ac:	mov	r0, #0
   142b0:	bl	11008 <dcgettext@plt>
   142b4:	ldr	r3, [r4, #16]
   142b8:	ldr	r1, [r4, #12]
   142bc:	ldr	r2, [r4, #8]
   142c0:	str	r3, [sp, #12]
   142c4:	ldr	r3, [r4, #4]
   142c8:	str	r1, [sp, #8]
   142cc:	str	r2, [sp, #4]
   142d0:	str	r3, [sp]
   142d4:	mov	r1, #1
   142d8:	ldr	r3, [r4]
   142dc:	mov	r2, r0
   142e0:	mov	r0, r5
   142e4:	bl	1117c <__fprintf_chk@plt>
   142e8:	b	141c0 <abort@plt+0x2f9c>
   142ec:	mov	r2, #5
   142f0:	ldr	r1, [pc, #316]	; 14434 <abort@plt+0x3210>
   142f4:	mov	r0, #0
   142f8:	bl	11008 <dcgettext@plt>
   142fc:	ldr	r2, [r4, #20]
   14300:	ldr	r3, [r4, #16]
   14304:	ldr	r1, [r4, #12]
   14308:	str	r2, [sp, #16]
   1430c:	ldr	r2, [r4, #8]
   14310:	str	r3, [sp, #12]
   14314:	ldr	r3, [r4, #4]
   14318:	str	r1, [sp, #8]
   1431c:	str	r2, [sp, #4]
   14320:	str	r3, [sp]
   14324:	mov	r1, #1
   14328:	ldr	r3, [r4]
   1432c:	mov	r2, r0
   14330:	mov	r0, r5
   14334:	bl	1117c <__fprintf_chk@plt>
   14338:	b	141c0 <abort@plt+0x2f9c>
   1433c:	mov	r2, #5
   14340:	ldr	r1, [pc, #240]	; 14438 <abort@plt+0x3214>
   14344:	mov	r0, #0
   14348:	bl	11008 <dcgettext@plt>
   1434c:	ldr	r1, [r4, #24]
   14350:	ldr	r2, [r4, #20]
   14354:	ldr	r3, [r4, #16]
   14358:	str	r1, [sp, #20]
   1435c:	ldr	r1, [r4, #12]
   14360:	str	r2, [sp, #16]
   14364:	ldr	r2, [r4, #8]
   14368:	str	r3, [sp, #12]
   1436c:	ldr	r3, [r4, #4]
   14370:	str	r1, [sp, #8]
   14374:	str	r2, [sp, #4]
   14378:	str	r3, [sp]
   1437c:	mov	r1, #1
   14380:	ldr	r3, [r4]
   14384:	mov	r2, r0
   14388:	mov	r0, r5
   1438c:	bl	1117c <__fprintf_chk@plt>
   14390:	b	141c0 <abort@plt+0x2f9c>
   14394:	mov	r2, #5
   14398:	ldr	r1, [pc, #156]	; 1443c <abort@plt+0x3218>
   1439c:	mov	r0, #0
   143a0:	bl	11008 <dcgettext@plt>
   143a4:	ldr	r3, [r4, #28]
   143a8:	ldr	r1, [r4, #24]
   143ac:	ldr	r2, [r4, #20]
   143b0:	str	r3, [sp, #24]
   143b4:	ldr	r3, [r4, #16]
   143b8:	str	r1, [sp, #20]
   143bc:	ldr	r1, [r4, #12]
   143c0:	str	r2, [sp, #16]
   143c4:	ldr	r2, [r4, #8]
   143c8:	str	r3, [sp, #12]
   143cc:	ldr	r3, [r4, #4]
   143d0:	str	r1, [sp, #8]
   143d4:	str	r2, [sp, #4]
   143d8:	str	r3, [sp]
   143dc:	mov	r1, #1
   143e0:	ldr	r3, [r4]
   143e4:	mov	r2, r0
   143e8:	mov	r0, r5
   143ec:	bl	1117c <__fprintf_chk@plt>
   143f0:	b	141c0 <abort@plt+0x2f9c>
   143f4:	mov	r2, #5
   143f8:	ldr	r1, [pc, #64]	; 14440 <abort@plt+0x321c>
   143fc:	b	14164 <abort@plt+0x2f40>
   14400:	bl	11224 <abort@plt>
   14404:	andeq	r5, r1, r4, ror r7
   14408:	andeq	r5, r1, r8, lsl #15
   1440c:	andeq	r0, r0, r2, ror #15
   14410:	andeq	r5, r1, ip, asr sl
   14414:	andeq	r5, r1, ip, lsl #15
   14418:	andeq	r5, r1, r0, lsl #15
   1441c:	andeq	r5, r1, r4, ror #18
   14420:	andeq	r5, r1, r8, asr r8
   14424:	andeq	r5, r1, r8, ror #16
   14428:	andeq	r5, r1, r0, lsl #17
   1442c:	muleq	r1, ip, r8
   14430:			; <UNDEFINED> instruction: 0x000158bc
   14434:	andeq	r5, r1, r0, ror #17
   14438:	andeq	r5, r1, r8, lsl #18
   1443c:	andeq	r5, r1, r4, lsr r9
   14440:	muleq	r1, r8, r9
   14444:	push	{r4, r5, lr}
   14448:	sub	sp, sp, #12
   1444c:	ldr	r5, [sp, #24]
   14450:	ldr	ip, [r5]
   14454:	cmp	ip, #0
   14458:	beq	14474 <abort@plt+0x3250>
   1445c:	mov	lr, r5
   14460:	mov	ip, #0
   14464:	ldr	r4, [lr, #4]!
   14468:	add	ip, ip, #1
   1446c:	cmp	r4, #0
   14470:	bne	14464 <abort@plt+0x3240>
   14474:	stm	sp, {r5, ip}
   14478:	bl	1409c <abort@plt+0x2e78>
   1447c:	add	sp, sp, #12
   14480:	pop	{r4, r5, pc}
   14484:	push	{r4, r5, r6, lr}
   14488:	sub	sp, sp, #56	; 0x38
   1448c:	ldr	r6, [pc, #88]	; 144ec <abort@plt+0x32c8>
   14490:	ldr	r5, [sp, #72]	; 0x48
   14494:	add	r4, sp, #8
   14498:	ldr	ip, [r6]
   1449c:	str	ip, [sp, #52]	; 0x34
   144a0:	mov	ip, #0
   144a4:	ldr	lr, [r5], #4
   144a8:	cmp	lr, #0
   144ac:	str	lr, [r4, #4]!
   144b0:	beq	144c0 <abort@plt+0x329c>
   144b4:	add	ip, ip, #1
   144b8:	cmp	ip, #10
   144bc:	bne	144a4 <abort@plt+0x3280>
   144c0:	add	lr, sp, #12
   144c4:	str	ip, [sp, #4]
   144c8:	str	lr, [sp]
   144cc:	bl	1409c <abort@plt+0x2e78>
   144d0:	ldr	r2, [sp, #52]	; 0x34
   144d4:	ldr	r3, [r6]
   144d8:	cmp	r2, r3
   144dc:	bne	144e8 <abort@plt+0x32c4>
   144e0:	add	sp, sp, #56	; 0x38
   144e4:	pop	{r4, r5, r6, pc}
   144e8:	bl	11014 <__stack_chk_fail@plt>
   144ec:	andeq	r5, r2, r0, lsl #30
   144f0:	push	{r3}		; (str r3, [sp, #-4]!)
   144f4:	mov	ip, #0
   144f8:	push	{r4, r5, r6, lr}
   144fc:	sub	sp, sp, #60	; 0x3c
   14500:	ldr	r6, [pc, #100]	; 1456c <abort@plt+0x3348>
   14504:	add	r5, sp, #8
   14508:	add	r4, sp, #80	; 0x50
   1450c:	ldr	r3, [r6]
   14510:	str	r4, [sp, #8]
   14514:	str	r3, [sp, #52]	; 0x34
   14518:	ldr	r3, [sp, #76]	; 0x4c
   1451c:	ldr	lr, [r4], #4
   14520:	cmp	lr, #0
   14524:	str	lr, [r5, #4]!
   14528:	beq	14538 <abort@plt+0x3314>
   1452c:	add	ip, ip, #1
   14530:	cmp	ip, #10
   14534:	bne	1451c <abort@plt+0x32f8>
   14538:	add	lr, sp, #12
   1453c:	str	ip, [sp, #4]
   14540:	str	lr, [sp]
   14544:	bl	1409c <abort@plt+0x2e78>
   14548:	ldr	r2, [sp, #52]	; 0x34
   1454c:	ldr	r3, [r6]
   14550:	cmp	r2, r3
   14554:	bne	14568 <abort@plt+0x3344>
   14558:	add	sp, sp, #60	; 0x3c
   1455c:	pop	{r4, r5, r6, lr}
   14560:	add	sp, sp, #4
   14564:	bx	lr
   14568:	bl	11014 <__stack_chk_fail@plt>
   1456c:	andeq	r5, r2, r0, lsl #30
   14570:	push	{r4, lr}
   14574:	mov	r2, #5
   14578:	ldr	r1, [pc, #88]	; 145d8 <abort@plt+0x33b4>
   1457c:	mov	r0, #0
   14580:	bl	11008 <dcgettext@plt>
   14584:	ldr	r2, [pc, #80]	; 145dc <abort@plt+0x33b8>
   14588:	mov	r1, r0
   1458c:	mov	r0, #1
   14590:	bl	11164 <__printf_chk@plt>
   14594:	mov	r2, #5
   14598:	ldr	r1, [pc, #64]	; 145e0 <abort@plt+0x33bc>
   1459c:	mov	r0, #0
   145a0:	bl	11008 <dcgettext@plt>
   145a4:	ldr	r3, [pc, #56]	; 145e4 <abort@plt+0x33c0>
   145a8:	ldr	r2, [pc, #56]	; 145e8 <abort@plt+0x33c4>
   145ac:	mov	r1, r0
   145b0:	mov	r0, #1
   145b4:	bl	11164 <__printf_chk@plt>
   145b8:	ldr	r1, [pc, #44]	; 145ec <abort@plt+0x33c8>
   145bc:	mov	r2, #5
   145c0:	mov	r0, #0
   145c4:	bl	11008 <dcgettext@plt>
   145c8:	ldr	r3, [pc, #32]	; 145f0 <abort@plt+0x33cc>
   145cc:	pop	{r4, lr}
   145d0:	ldr	r1, [r3]
   145d4:	b	10f60 <fputs_unlocked@plt>
   145d8:	ldrdeq	r5, [r1], -r4
   145dc:	andeq	r5, r1, ip, ror #19
   145e0:	andeq	r5, r1, r4, lsl #20
   145e4:	muleq	r1, r8, r2
   145e8:	andeq	r5, r1, r0, asr #5
   145ec:	andeq	r5, r1, r8, lsl sl
   145f0:	andeq	r6, r2, ip, ror #2
   145f4:	push	{r4, lr}
   145f8:	mov	r4, r0
   145fc:	bl	110c8 <malloc@plt>
   14600:	adds	r4, r4, #0
   14604:	movne	r4, #1
   14608:	cmp	r0, #0
   1460c:	movne	r4, #0
   14610:	cmp	r4, #0
   14614:	popeq	{r4, pc}
   14618:	bl	1483c <abort@plt+0x3618>
   1461c:	push	{r4, r5, r6, lr}
   14620:	umull	r4, r5, r0, r1
   14624:	adds	r3, r5, #0
   14628:	movne	r3, #1
   1462c:	cmp	r4, #0
   14630:	blt	14648 <abort@plt+0x3424>
   14634:	cmp	r3, #0
   14638:	bne	14648 <abort@plt+0x3424>
   1463c:	mul	r0, r1, r0
   14640:	pop	{r4, r5, r6, lr}
   14644:	b	145f4 <abort@plt+0x33d0>
   14648:	bl	1483c <abort@plt+0x3618>
   1464c:	b	145f4 <abort@plt+0x33d0>
   14650:	adds	r3, r0, #0
   14654:	movne	r3, #1
   14658:	cmp	r1, #0
   1465c:	movne	r3, #0
   14660:	cmp	r3, #0
   14664:	push	{r4, lr}
   14668:	bne	14690 <abort@plt+0x346c>
   1466c:	mov	r4, r1
   14670:	bl	1102c <realloc@plt>
   14674:	adds	r4, r4, #0
   14678:	movne	r4, #1
   1467c:	cmp	r0, #0
   14680:	movne	r4, #0
   14684:	cmp	r4, #0
   14688:	popeq	{r4, pc}
   1468c:	bl	1483c <abort@plt+0x3618>
   14690:	bl	10fa8 <free@plt>
   14694:	mov	r0, #0
   14698:	pop	{r4, pc}
   1469c:	push	{r4, r5, r6, lr}
   146a0:	umull	r4, r5, r1, r2
   146a4:	adds	r3, r5, #0
   146a8:	movne	r3, #1
   146ac:	cmp	r4, #0
   146b0:	blt	146c8 <abort@plt+0x34a4>
   146b4:	cmp	r3, #0
   146b8:	bne	146c8 <abort@plt+0x34a4>
   146bc:	mul	r1, r2, r1
   146c0:	pop	{r4, r5, r6, lr}
   146c4:	b	14650 <abort@plt+0x342c>
   146c8:	bl	1483c <abort@plt+0x3618>
   146cc:	push	{r4, r5, r6, r7, r8, lr}
   146d0:	subs	r7, r0, #0
   146d4:	mov	r6, r1
   146d8:	mov	r5, r2
   146dc:	ldr	r4, [r1]
   146e0:	beq	14714 <abort@plt+0x34f0>
   146e4:	mov	r1, r2
   146e8:	ldr	r0, [pc, #104]	; 14758 <abort@plt+0x3534>
   146ec:	bl	14c48 <abort@plt+0x3a24>
   146f0:	cmp	r0, r4
   146f4:	bls	14738 <abort@plt+0x3514>
   146f8:	add	r3, r4, #1
   146fc:	add	r4, r3, r4, lsr #1
   14700:	str	r4, [r6]
   14704:	mul	r1, r5, r4
   14708:	mov	r0, r7
   1470c:	pop	{r4, r5, r6, r7, r8, lr}
   14710:	b	14650 <abort@plt+0x342c>
   14714:	cmp	r4, #0
   14718:	beq	1473c <abort@plt+0x3518>
   1471c:	umull	r0, r1, r4, r5
   14720:	adds	r3, r1, #0
   14724:	movne	r3, #1
   14728:	cmp	r0, #0
   1472c:	blt	14738 <abort@plt+0x3514>
   14730:	cmp	r3, #0
   14734:	beq	14700 <abort@plt+0x34dc>
   14738:	bl	1483c <abort@plt+0x3618>
   1473c:	mov	r1, r2
   14740:	mov	r0, #64	; 0x40
   14744:	bl	14c48 <abort@plt+0x3a24>
   14748:	cmp	r5, #64	; 0x40
   1474c:	movls	r4, r0
   14750:	addhi	r4, r0, #1
   14754:	b	1471c <abort@plt+0x34f8>
   14758:	ldrbpl	r5, [r5, #-1364]	; 0xfffffaac
   1475c:	cmp	r0, #0
   14760:	ldr	r3, [r1]
   14764:	beq	14788 <abort@plt+0x3564>
   14768:	ldr	r2, [pc, #60]	; 147ac <abort@plt+0x3588>
   1476c:	cmp	r3, r2
   14770:	bhi	147a4 <abort@plt+0x3580>
   14774:	add	r2, r3, #1
   14778:	add	r3, r2, r3, lsr #1
   1477c:	str	r3, [r1]
   14780:	mov	r1, r3
   14784:	b	14650 <abort@plt+0x342c>
   14788:	cmp	r3, #0
   1478c:	bne	147a0 <abort@plt+0x357c>
   14790:	mov	r3, #64	; 0x40
   14794:	str	r3, [r1]
   14798:	mov	r1, r3
   1479c:	b	14650 <abort@plt+0x342c>
   147a0:	bge	1477c <abort@plt+0x3558>
   147a4:	push	{r4, lr}
   147a8:	bl	1483c <abort@plt+0x3618>
   147ac:	ldrbpl	r5, [r5, #-1363]	; 0xfffffaad
   147b0:	push	{r4, lr}
   147b4:	mov	r4, r0
   147b8:	bl	145f4 <abort@plt+0x33d0>
   147bc:	mov	r2, r4
   147c0:	mov	r1, #0
   147c4:	pop	{r4, lr}
   147c8:	b	11158 <memset@plt>
   147cc:	push	{r4, r5, r6, lr}
   147d0:	umull	r4, r5, r0, r1
   147d4:	adds	r3, r5, #0
   147d8:	movne	r3, #1
   147dc:	cmp	r4, #0
   147e0:	blt	147f8 <abort@plt+0x35d4>
   147e4:	cmp	r3, #0
   147e8:	bne	147f8 <abort@plt+0x35d4>
   147ec:	bl	10f54 <calloc@plt>
   147f0:	cmp	r0, #0
   147f4:	popne	{r4, r5, r6, pc}
   147f8:	bl	1483c <abort@plt+0x3618>
   147fc:	push	{r4, r5, r6, lr}
   14800:	mov	r4, r1
   14804:	mov	r5, r0
   14808:	mov	r0, r1
   1480c:	bl	145f4 <abort@plt+0x33d0>
   14810:	mov	r2, r4
   14814:	mov	r1, r5
   14818:	pop	{r4, r5, r6, lr}
   1481c:	b	10fc0 <memcpy@plt>
   14820:	push	{r4, lr}
   14824:	mov	r4, r0
   14828:	bl	11134 <strlen@plt>
   1482c:	add	r1, r0, #1
   14830:	mov	r0, r4
   14834:	pop	{r4, lr}
   14838:	b	147fc <abort@plt+0x35d8>
   1483c:	ldr	r3, [pc, #44]	; 14870 <abort@plt+0x364c>
   14840:	push	{r4, lr}
   14844:	mov	r2, #5
   14848:	ldr	r1, [pc, #36]	; 14874 <abort@plt+0x3650>
   1484c:	mov	r0, #0
   14850:	ldr	r4, [r3]
   14854:	bl	11008 <dcgettext@plt>
   14858:	ldr	r2, [pc, #24]	; 14878 <abort@plt+0x3654>
   1485c:	mov	r1, #0
   14860:	mov	r3, r0
   14864:	mov	r0, r4
   14868:	bl	110a4 <error@plt>
   1486c:	bl	11224 <abort@plt>
   14870:	andeq	r6, r2, r0, lsl r1
   14874:	andeq	r5, r1, ip, lsl #21
   14878:	andeq	r5, r1, ip, asr r5
   1487c:	push	{r4, r5, r6, r7, r8, lr}
   14880:	subs	r4, r0, #0
   14884:	beq	148d4 <abort@plt+0x36b0>
   14888:	cmp	r4, #10
   1488c:	beq	14898 <abort@plt+0x3674>
   14890:	mov	r0, r4
   14894:	pop	{r4, r5, r6, r7, r8, pc}
   14898:	ldr	r6, [r1]
   1489c:	mov	r5, r1
   148a0:	mov	r0, r6
   148a4:	ldr	r1, [pc, #60]	; 148e8 <abort@plt+0x36c4>
   148a8:	bl	10f90 <strcmp@plt>
   148ac:	subs	r7, r0, #0
   148b0:	bne	14890 <abort@plt+0x366c>
   148b4:	mov	r0, r6
   148b8:	bl	111dc <freecon@plt>
   148bc:	str	r7, [r5]
   148c0:	bl	11140 <__errno_location@plt>
   148c4:	mov	r3, #61	; 0x3d
   148c8:	mvn	r4, #0
   148cc:	str	r3, [r0]
   148d0:	b	14890 <abort@plt+0x366c>
   148d4:	bl	11140 <__errno_location@plt>
   148d8:	mov	r3, #95	; 0x5f
   148dc:	mvn	r4, #0
   148e0:	str	r3, [r0]
   148e4:	b	14890 <abort@plt+0x366c>
   148e8:	andeq	r5, r1, r0, lsr #21
   148ec:	push	{r4, lr}
   148f0:	mov	r4, r1
   148f4:	bl	11128 <getfilecon@plt>
   148f8:	mov	r1, r4
   148fc:	pop	{r4, lr}
   14900:	b	1487c <abort@plt+0x3658>
   14904:	push	{r4, lr}
   14908:	mov	r4, r1
   1490c:	bl	110bc <lgetfilecon@plt>
   14910:	mov	r1, r4
   14914:	pop	{r4, lr}
   14918:	b	1487c <abort@plt+0x3658>
   1491c:	push	{r4, lr}
   14920:	mov	r4, r1
   14924:	bl	11038 <fgetfilecon@plt>
   14928:	mov	r1, r4
   1492c:	pop	{r4, lr}
   14930:	b	1487c <abort@plt+0x3658>
   14934:	push	{r4, r5, r6, r7, r8, lr}
   14938:	subs	r7, r0, #0
   1493c:	ldr	r5, [pc, #108]	; 149b0 <abort@plt+0x378c>
   14940:	sub	sp, sp, #8
   14944:	mov	r8, r1
   14948:	ldr	r1, [r5]
   1494c:	moveq	r7, sp
   14950:	str	r1, [sp, #4]
   14954:	mov	r0, r7
   14958:	mov	r1, r8
   1495c:	mov	r6, r2
   14960:	bl	11098 <mbrtowc@plt>
   14964:	cmp	r6, #0
   14968:	cmnne	r0, #3
   1496c:	mov	r4, r0
   14970:	bhi	14990 <abort@plt+0x376c>
   14974:	ldr	r2, [sp, #4]
   14978:	ldr	r3, [r5]
   1497c:	mov	r0, r4
   14980:	cmp	r2, r3
   14984:	bne	149ac <abort@plt+0x3788>
   14988:	add	sp, sp, #8
   1498c:	pop	{r4, r5, r6, r7, r8, pc}
   14990:	mov	r0, #0
   14994:	bl	14a28 <abort@plt+0x3804>
   14998:	cmp	r0, #0
   1499c:	moveq	r4, #1
   149a0:	ldrbeq	r3, [r8]
   149a4:	streq	r3, [r7]
   149a8:	b	14974 <abort@plt+0x3750>
   149ac:	bl	11014 <__stack_chk_fail@plt>
   149b0:	andeq	r5, r2, r0, lsl #30
   149b4:	push	{r4, r5, r6, lr}
   149b8:	mov	r4, r0
   149bc:	bl	1108c <__fpending@plt>
   149c0:	ldr	r5, [r4]
   149c4:	and	r5, r5, #32
   149c8:	mov	r6, r0
   149cc:	mov	r0, r4
   149d0:	bl	14aa8 <abort@plt+0x3884>
   149d4:	cmp	r5, #0
   149d8:	mov	r4, r0
   149dc:	bne	14a08 <abort@plt+0x37e4>
   149e0:	cmp	r0, #0
   149e4:	beq	14a00 <abort@plt+0x37dc>
   149e8:	cmp	r6, #0
   149ec:	bne	14a20 <abort@plt+0x37fc>
   149f0:	bl	11140 <__errno_location@plt>
   149f4:	ldr	r4, [r0]
   149f8:	subs	r4, r4, #9
   149fc:	mvnne	r4, #0
   14a00:	mov	r0, r4
   14a04:	pop	{r4, r5, r6, pc}
   14a08:	cmp	r0, #0
   14a0c:	bne	14a20 <abort@plt+0x37fc>
   14a10:	bl	11140 <__errno_location@plt>
   14a14:	str	r4, [r0]
   14a18:	mvn	r4, #0
   14a1c:	b	14a00 <abort@plt+0x37dc>
   14a20:	mvn	r4, #0
   14a24:	b	14a00 <abort@plt+0x37dc>
   14a28:	push	{r4, lr}
   14a2c:	mov	r1, #0
   14a30:	bl	111ac <setlocale@plt>
   14a34:	subs	r4, r0, #0
   14a38:	beq	14a64 <abort@plt+0x3840>
   14a3c:	ldr	r1, [pc, #40]	; 14a6c <abort@plt+0x3848>
   14a40:	bl	10f90 <strcmp@plt>
   14a44:	cmp	r0, #0
   14a48:	popeq	{r4, pc}
   14a4c:	mov	r0, r4
   14a50:	ldr	r1, [pc, #24]	; 14a70 <abort@plt+0x384c>
   14a54:	bl	10f90 <strcmp@plt>
   14a58:	adds	r0, r0, #0
   14a5c:	movne	r0, #1
   14a60:	pop	{r4, pc}
   14a64:	mov	r0, #1
   14a68:	pop	{r4, pc}
   14a6c:	andeq	r5, r1, ip, lsr #21
   14a70:			; <UNDEFINED> instruction: 0x00015ab0
   14a74:	push	{r4, lr}
   14a78:	mov	r0, #14
   14a7c:	bl	111c4 <nl_langinfo@plt>
   14a80:	cmp	r0, #0
   14a84:	beq	14a9c <abort@plt+0x3878>
   14a88:	ldrb	r2, [r0]
   14a8c:	ldr	r3, [pc, #16]	; 14aa4 <abort@plt+0x3880>
   14a90:	cmp	r2, #0
   14a94:	moveq	r0, r3
   14a98:	pop	{r4, pc}
   14a9c:	ldr	r0, [pc]	; 14aa4 <abort@plt+0x3880>
   14aa0:	pop	{r4, pc}
   14aa4:			; <UNDEFINED> instruction: 0x00015ab8
   14aa8:	push	{r4, r5, lr}
   14aac:	sub	sp, sp, #12
   14ab0:	mov	r4, r0
   14ab4:	bl	11170 <fileno@plt>
   14ab8:	cmp	r0, #0
   14abc:	mov	r0, r4
   14ac0:	blt	14b3c <abort@plt+0x3918>
   14ac4:	bl	110e0 <__freading@plt>
   14ac8:	cmp	r0, #0
   14acc:	bne	14b08 <abort@plt+0x38e4>
   14ad0:	mov	r0, r4
   14ad4:	bl	14b48 <abort@plt+0x3924>
   14ad8:	cmp	r0, #0
   14adc:	beq	14b38 <abort@plt+0x3914>
   14ae0:	bl	11140 <__errno_location@plt>
   14ae4:	mov	r5, r0
   14ae8:	mov	r0, r4
   14aec:	ldr	r4, [r5]
   14af0:	bl	11188 <fclose@plt>
   14af4:	cmp	r4, #0
   14af8:	mvnne	r0, #0
   14afc:	strne	r4, [r5]
   14b00:	add	sp, sp, #12
   14b04:	pop	{r4, r5, pc}
   14b08:	mov	r0, r4
   14b0c:	bl	11170 <fileno@plt>
   14b10:	mov	r3, #1
   14b14:	str	r3, [sp]
   14b18:	mov	r2, #0
   14b1c:	mov	r3, #0
   14b20:	bl	11068 <lseek64@plt>
   14b24:	mvn	r3, #0
   14b28:	mvn	r2, #0
   14b2c:	cmp	r1, r3
   14b30:	cmpeq	r0, r2
   14b34:	bne	14ad0 <abort@plt+0x38ac>
   14b38:	mov	r0, r4
   14b3c:	add	sp, sp, #12
   14b40:	pop	{r4, r5, lr}
   14b44:	b	11188 <fclose@plt>
   14b48:	push	{r4, lr}
   14b4c:	subs	r4, r0, #0
   14b50:	sub	sp, sp, #8
   14b54:	beq	14b70 <abort@plt+0x394c>
   14b58:	bl	110e0 <__freading@plt>
   14b5c:	cmp	r0, #0
   14b60:	beq	14b70 <abort@plt+0x394c>
   14b64:	ldr	r3, [r4]
   14b68:	tst	r3, #256	; 0x100
   14b6c:	bne	14b80 <abort@plt+0x395c>
   14b70:	mov	r0, r4
   14b74:	add	sp, sp, #8
   14b78:	pop	{r4, lr}
   14b7c:	b	10f9c <fflush@plt>
   14b80:	mov	r3, #1
   14b84:	str	r3, [sp]
   14b88:	mov	r2, #0
   14b8c:	mov	r3, #0
   14b90:	mov	r0, r4
   14b94:	bl	14ba8 <abort@plt+0x3984>
   14b98:	mov	r0, r4
   14b9c:	add	sp, sp, #8
   14ba0:	pop	{r4, lr}
   14ba4:	b	10f9c <fflush@plt>
   14ba8:	push	{r4, r5, r6, r7, r8, lr}
   14bac:	sub	sp, sp, #8
   14bb0:	ldmib	r0, {ip, lr}
   14bb4:	mov	r4, r0
   14bb8:	ldr	r5, [sp, #32]
   14bbc:	cmp	lr, ip
   14bc0:	beq	14bd8 <abort@plt+0x39b4>
   14bc4:	str	r5, [sp, #32]
   14bc8:	mov	r0, r4
   14bcc:	add	sp, sp, #8
   14bd0:	pop	{r4, r5, r6, r7, r8, lr}
   14bd4:	b	11194 <fseeko64@plt>
   14bd8:	ldr	lr, [r0, #20]
   14bdc:	ldr	ip, [r0, #16]
   14be0:	cmp	lr, ip
   14be4:	bne	14bc4 <abort@plt+0x39a0>
   14be8:	ldr	r8, [r0, #36]	; 0x24
   14bec:	cmp	r8, #0
   14bf0:	bne	14bc4 <abort@plt+0x39a0>
   14bf4:	mov	r6, r2
   14bf8:	mov	r7, r3
   14bfc:	bl	11170 <fileno@plt>
   14c00:	mov	r2, r6
   14c04:	mov	r3, r7
   14c08:	str	r5, [sp]
   14c0c:	bl	11068 <lseek64@plt>
   14c10:	mvn	r3, #0
   14c14:	mvn	r2, #0
   14c18:	cmp	r1, r3
   14c1c:	cmpeq	r0, r2
   14c20:	beq	14c40 <abort@plt+0x3a1c>
   14c24:	ldr	r3, [r4]
   14c28:	strd	r0, [r4, #80]	; 0x50
   14c2c:	mov	r0, r8
   14c30:	bic	r3, r3, #16
   14c34:	str	r3, [r4]
   14c38:	add	sp, sp, #8
   14c3c:	pop	{r4, r5, r6, r7, r8, pc}
   14c40:	mvn	r0, #0
   14c44:	b	14c38 <abort@plt+0x3a14>
   14c48:	subs	r2, r1, #1
   14c4c:	bxeq	lr
   14c50:	bcc	14e28 <abort@plt+0x3c04>
   14c54:	cmp	r0, r1
   14c58:	bls	14e0c <abort@plt+0x3be8>
   14c5c:	tst	r1, r2
   14c60:	beq	14e18 <abort@plt+0x3bf4>
   14c64:	clz	r3, r0
   14c68:	clz	r2, r1
   14c6c:	sub	r3, r2, r3
   14c70:	rsbs	r3, r3, #31
   14c74:	addne	r3, r3, r3, lsl #1
   14c78:	mov	r2, #0
   14c7c:	addne	pc, pc, r3, lsl #2
   14c80:	nop			; (mov r0, r0)
   14c84:	cmp	r0, r1, lsl #31
   14c88:	adc	r2, r2, r2
   14c8c:	subcs	r0, r0, r1, lsl #31
   14c90:	cmp	r0, r1, lsl #30
   14c94:	adc	r2, r2, r2
   14c98:	subcs	r0, r0, r1, lsl #30
   14c9c:	cmp	r0, r1, lsl #29
   14ca0:	adc	r2, r2, r2
   14ca4:	subcs	r0, r0, r1, lsl #29
   14ca8:	cmp	r0, r1, lsl #28
   14cac:	adc	r2, r2, r2
   14cb0:	subcs	r0, r0, r1, lsl #28
   14cb4:	cmp	r0, r1, lsl #27
   14cb8:	adc	r2, r2, r2
   14cbc:	subcs	r0, r0, r1, lsl #27
   14cc0:	cmp	r0, r1, lsl #26
   14cc4:	adc	r2, r2, r2
   14cc8:	subcs	r0, r0, r1, lsl #26
   14ccc:	cmp	r0, r1, lsl #25
   14cd0:	adc	r2, r2, r2
   14cd4:	subcs	r0, r0, r1, lsl #25
   14cd8:	cmp	r0, r1, lsl #24
   14cdc:	adc	r2, r2, r2
   14ce0:	subcs	r0, r0, r1, lsl #24
   14ce4:	cmp	r0, r1, lsl #23
   14ce8:	adc	r2, r2, r2
   14cec:	subcs	r0, r0, r1, lsl #23
   14cf0:	cmp	r0, r1, lsl #22
   14cf4:	adc	r2, r2, r2
   14cf8:	subcs	r0, r0, r1, lsl #22
   14cfc:	cmp	r0, r1, lsl #21
   14d00:	adc	r2, r2, r2
   14d04:	subcs	r0, r0, r1, lsl #21
   14d08:	cmp	r0, r1, lsl #20
   14d0c:	adc	r2, r2, r2
   14d10:	subcs	r0, r0, r1, lsl #20
   14d14:	cmp	r0, r1, lsl #19
   14d18:	adc	r2, r2, r2
   14d1c:	subcs	r0, r0, r1, lsl #19
   14d20:	cmp	r0, r1, lsl #18
   14d24:	adc	r2, r2, r2
   14d28:	subcs	r0, r0, r1, lsl #18
   14d2c:	cmp	r0, r1, lsl #17
   14d30:	adc	r2, r2, r2
   14d34:	subcs	r0, r0, r1, lsl #17
   14d38:	cmp	r0, r1, lsl #16
   14d3c:	adc	r2, r2, r2
   14d40:	subcs	r0, r0, r1, lsl #16
   14d44:	cmp	r0, r1, lsl #15
   14d48:	adc	r2, r2, r2
   14d4c:	subcs	r0, r0, r1, lsl #15
   14d50:	cmp	r0, r1, lsl #14
   14d54:	adc	r2, r2, r2
   14d58:	subcs	r0, r0, r1, lsl #14
   14d5c:	cmp	r0, r1, lsl #13
   14d60:	adc	r2, r2, r2
   14d64:	subcs	r0, r0, r1, lsl #13
   14d68:	cmp	r0, r1, lsl #12
   14d6c:	adc	r2, r2, r2
   14d70:	subcs	r0, r0, r1, lsl #12
   14d74:	cmp	r0, r1, lsl #11
   14d78:	adc	r2, r2, r2
   14d7c:	subcs	r0, r0, r1, lsl #11
   14d80:	cmp	r0, r1, lsl #10
   14d84:	adc	r2, r2, r2
   14d88:	subcs	r0, r0, r1, lsl #10
   14d8c:	cmp	r0, r1, lsl #9
   14d90:	adc	r2, r2, r2
   14d94:	subcs	r0, r0, r1, lsl #9
   14d98:	cmp	r0, r1, lsl #8
   14d9c:	adc	r2, r2, r2
   14da0:	subcs	r0, r0, r1, lsl #8
   14da4:	cmp	r0, r1, lsl #7
   14da8:	adc	r2, r2, r2
   14dac:	subcs	r0, r0, r1, lsl #7
   14db0:	cmp	r0, r1, lsl #6
   14db4:	adc	r2, r2, r2
   14db8:	subcs	r0, r0, r1, lsl #6
   14dbc:	cmp	r0, r1, lsl #5
   14dc0:	adc	r2, r2, r2
   14dc4:	subcs	r0, r0, r1, lsl #5
   14dc8:	cmp	r0, r1, lsl #4
   14dcc:	adc	r2, r2, r2
   14dd0:	subcs	r0, r0, r1, lsl #4
   14dd4:	cmp	r0, r1, lsl #3
   14dd8:	adc	r2, r2, r2
   14ddc:	subcs	r0, r0, r1, lsl #3
   14de0:	cmp	r0, r1, lsl #2
   14de4:	adc	r2, r2, r2
   14de8:	subcs	r0, r0, r1, lsl #2
   14dec:	cmp	r0, r1, lsl #1
   14df0:	adc	r2, r2, r2
   14df4:	subcs	r0, r0, r1, lsl #1
   14df8:	cmp	r0, r1
   14dfc:	adc	r2, r2, r2
   14e00:	subcs	r0, r0, r1
   14e04:	mov	r0, r2
   14e08:	bx	lr
   14e0c:	moveq	r0, #1
   14e10:	movne	r0, #0
   14e14:	bx	lr
   14e18:	clz	r2, r1
   14e1c:	rsb	r2, r2, #31
   14e20:	lsr	r0, r0, r2
   14e24:	bx	lr
   14e28:	cmp	r0, #0
   14e2c:	mvnne	r0, #0
   14e30:	b	14e54 <abort@plt+0x3c30>
   14e34:	cmp	r1, #0
   14e38:	beq	14e28 <abort@plt+0x3c04>
   14e3c:	push	{r0, r1, lr}
   14e40:	bl	14c48 <abort@plt+0x3a24>
   14e44:	pop	{r1, r2, lr}
   14e48:	mul	r3, r2, r0
   14e4c:	sub	r1, r1, r3
   14e50:	bx	lr
   14e54:	push	{r1, lr}
   14e58:	mov	r0, #8
   14e5c:	bl	10f6c <raise@plt>
   14e60:	pop	{r1, pc}
   14e64:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14e68:	mov	r7, r0
   14e6c:	ldr	r6, [pc, #72]	; 14ebc <abort@plt+0x3c98>
   14e70:	ldr	r5, [pc, #72]	; 14ec0 <abort@plt+0x3c9c>
   14e74:	add	r6, pc, r6
   14e78:	add	r5, pc, r5
   14e7c:	sub	r6, r6, r5
   14e80:	mov	r8, r1
   14e84:	mov	r9, r2
   14e88:	bl	10f34 <calloc@plt-0x20>
   14e8c:	asrs	r6, r6, #2
   14e90:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14e94:	mov	r4, #0
   14e98:	add	r4, r4, #1
   14e9c:	ldr	r3, [r5], #4
   14ea0:	mov	r2, r9
   14ea4:	mov	r1, r8
   14ea8:	mov	r0, r7
   14eac:	blx	r3
   14eb0:	cmp	r6, r4
   14eb4:	bne	14e98 <abort@plt+0x3c74>
   14eb8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14ebc:	andeq	r1, r1, r0, lsl #1
   14ec0:	andeq	r1, r1, r8, ror r0
   14ec4:	bx	lr
   14ec8:	ldr	r3, [pc, #12]	; 14edc <abort@plt+0x3cb8>
   14ecc:	mov	r1, #0
   14ed0:	add	r3, pc, r3
   14ed4:	ldr	r2, [r3]
   14ed8:	b	1114c <__cxa_atexit@plt>
   14edc:	andeq	r1, r1, r0, lsr r2

Disassembly of section .fini:

00014ee0 <.fini>:
   14ee0:	push	{r3, lr}
   14ee4:	pop	{r3, pc}
