#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Feb  9 18:57:03 2021
# Process ID: 3812
# Current directory: D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5592 D:\SmartCamera-master\OV7670_Color\VIVADO_PROJECT\OV7670\OV7670.xpr
# Log file: D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/vivado.log
# Journal file: D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.xpr
INFO: [Project 1-313] Project file moved from 'D:/000_OFFICIAL_PIPELINE_2018/OV7670_Color/VIVADO_PROJECT/OV7670' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SmartCamera-master/OV7670_Color/VIVADO_HLS/OV7670_INTERFACE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SmartCamera-master/HLS_COMMON/FILTERS/Configurable_Convolution_Filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SmartCamera-master/HLS_COMMON/FILTERS/Sep_Convolution_Filter'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SmartCamera-master/OV7670_Color/VIVADO_HLS/OV7670_LUMA_CHROMA'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SmartCamera-master/HLS_COMMON/VIDEO_STREAM_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SmartCamera-master/OV7670_Color/VIVADO_HLS/OV7670_GRAYSCALE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SmartCamera-master/HLS_COMMON/LF_VALID_TO_AXIS'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SmartCamera-master/HLS_COMMON/DDR/AXIS_TO_DDR_WRITER_AXILITE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SmartCamera-master/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SmartCamera-master/HLS_COMMON/DDR/DDR_TO_AXIS_READER_AXILITE_SD'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SmartCamera-master/HLS_COMMON/FILTERS/FILTER_CONVOLUTION'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SmartCamera-master/HLS_COMMON/VGA/AXI_STREAM_TO_VGA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_axis_data_fifo_1_0
design_1_proc_sys_reset_0_0
design_1_axi_mem_intercon_0
design_1_axi_interconnect_0_1
design_1_axi_interconnect_1_0
design_1_processing_system7_0_0
design_1_rst_processing_system7_0_100M_0
design_1_axis_data_fifo_0_0
design_1_axi_mem_intercon_1_0
design_1_proc_sys_reset_0_1
design_1_xbar_3
design_1_clk_wiz_0_0
design_1_axi_gpio_0_0
design_1_xlconstant_0_0
design_1_axi_gpio_1_0
design_1_xlconstant_0_1
design_1_xlconcat_0_1
design_1_auto_pc_1
design_1_processing_system7_0_axi_periph_1
design_1_xbar_0
design_1_c_counter_binary_0_0
design_1_xlconstant_0_2
design_1_xbar_1
design_1_axis_data_fifo_0_2
design_1_axis_data_fifo_1_2
design_1_axi_interconnect_0_0
design_1_xbar_2
design_1_auto_pc_0
design_1_auto_pc_2
design_1_auto_pc_3
design_1_auto_cc_0
design_1_auto_pc_4

INFO: [Project 1-230] Project 'OV7670.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 838.805 ; gain = 185.922
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip [get_ips  {design_1_axis_data_fifo_0_2 design_1_proc_sys_reset_0_1 design_1_proc_sys_reset_0_0 design_1_rst_processing_system7_0_100M_0 design_1_xlconstant_0_2 design_1_axi_mem_intercon_1_0 design_1_axis_data_fifo_1_0 design_1_axi_gpio_1_0 design_1_axis_data_fifo_1_2 design_1_clk_wiz_0_0 design_1_c_counter_binary_0_0 design_1_axi_interconnect_0_0 design_1_xlconstant_0_0 design_1_axi_mem_intercon_0 design_1_axi_interconnect_1_0 design_1_processing_system7_0_0 design_1_axi_gpio_0_0 design_1_xlconstant_0_1 design_1_processing_system7_0_axi_periph_1 design_1_axis_data_fifo_0_0 design_1_xlconcat_0_1 design_1_axi_interconnect_0_1}] -log ip_upgrade.log
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_true
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_1
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat
Adding component instance block -- xilinx.com:hls:axi_stream_to_vga:1.0 - axi_stream_to_vga_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_frame_intr
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_pl_reset
Adding component instance block -- xilinx.com:ip:clk_wiz:5.3 - clk_gen_25M_24M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - reset_25M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - reset_24M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - reset_100M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - ENABLE_RAW_STREAM
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV7670_RESET(rst) and /axi_gpio_pl_reset/gpio_io_o(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_25M/ext_reset_in(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_24M/ext_reset_in(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_100M/ext_reset_in(rst)
Adding component instance block -- xilinx.com:hls:convolution_filter:1.0 - convolution_filter_0
Adding component instance block -- xilinx.com:hls:sep_convolution_filter:1.0 - sep_convolution_filter_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:hls:LF_valid_to_AXIS:1.0 - LF_valid_to_AXIS
Adding component instance block -- xilinx.com:hls:ov7670_LUMA_CHROMA:1.0 - ov7670_LUMA_CHROMA_0
Adding component instance block -- xilinx.com:hls:ov7670_interface:1.0 - ov7670_interface_0
Adding component instance block -- xilinx.com:hls:mux_sd_ov:1.0 - mux_sd_ov_1
Adding component instance block -- xilinx.com:hls:ddr_to_axis_reader_SD:1.0 - ddr_to_axis_reader_SD_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/frame_valid_V(data) and /OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0/CLK(clk)
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:axis_to_ddr_writer:1.0 - axis_to_ddr_writer_0
Adding component instance block -- xilinx.com:hls:ddr_to_axis_reader:1.0 - ddr_to_axis_reader_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_pipeline_to_writer
Adding component instance block -- xilinx.com:hls:axis_to_ddr_writer:1.0 - axis_to_ddr_writer_CHROMA
Adding component instance block -- xilinx.com:hls:axis_to_ddr_writer:1.0 - axis_to_ddr_writer_LUMA
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_raw_LUMA
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_raw_CHROMA
Adding component instance block -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_reader_to_vga
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_gpio_0_0 (AXI GPIO 2.0) from revision 11 to revision 21
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_gpio_1_0 (AXI GPIO 2.0) from revision 11 to revision 21
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV7670_RESET(rst) and /axi_gpio_pl_reset_upgraded_ipi/gpio_io_o(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset_25M/ext_reset_in(rst) and /axi_gpio_pl_reset_upgraded_ipi/gpio_io_o(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset_24M/ext_reset_in(rst) and /axi_gpio_pl_reset_upgraded_ipi/gpio_io_o(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /reset_100M/ext_reset_in(rst) and /axi_gpio_pl_reset_upgraded_ipi/gpio_io_o(undef)
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_interconnect_0_0 (AXI Interconnect 2.1) from revision 10 to revision 20
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_interconnect_0_1 (AXI Interconnect 2.1) from revision 10 to revision 20
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_interconnect_1_0 (AXI Interconnect 2.1) from revision 10 to revision 20
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_mem_intercon_0 (AXI Interconnect 2.1) from revision 10 to revision 20
INFO: [IP_Flow 19-3422] Upgraded design_1_axi_mem_intercon_1_0 (AXI Interconnect 2.1) from revision 10 to revision 20
INFO: [IP_Flow 19-1972] Upgraded design_1_axis_data_fifo_0_0 from AXI4-Stream Data FIFO 1.1 to AXI4-Stream Data FIFO 2.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M_RSTIF'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_axis_data_fifo_0_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'axis_data_count'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axis_aresetn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_axis_data_fifo_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'm_axis_aresetn' is not found on the upgraded version of the cell '/VDMA/axis_data_fifo_reader_to_vga'. Its connection to the net 'aresetn_vga' has been removed.
INFO: [IP_Flow 19-1972] Upgraded design_1_axis_data_fifo_0_2 from AXI4-Stream Data FIFO 1.1 to AXI4-Stream Data FIFO 2.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M_RSTIF'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_axis_data_fifo_0_2'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'axis_data_count'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axis_aresetn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_axis_data_fifo_0_2'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'm_axis_aresetn' is not found on the upgraded version of the cell '/VDMA/axis_data_fifo_raw_LUMA'. Its connection to the net 'rst_processing_system7_0_100M_peripheral_aresetn' has been removed.
INFO: [IP_Flow 19-1972] Upgraded design_1_axis_data_fifo_1_0 from AXI4-Stream Data FIFO 1.1 to AXI4-Stream Data FIFO 2.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M_RSTIF'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_axis_data_fifo_1_0'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'axis_data_count'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axis_aresetn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_axis_data_fifo_1_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'm_axis_aresetn' is not found on the upgraded version of the cell '/VDMA/axis_data_fifo_pipeline_to_writer'. Its connection to the net 'rst_processing_system7_0_100M_peripheral_aresetn' has been removed.
INFO: [IP_Flow 19-1972] Upgraded design_1_axis_data_fifo_1_2 from AXI4-Stream Data FIFO 1.1 to AXI4-Stream Data FIFO 2.0
WARNING: [IP_Flow 19-4699] Upgrade has removed interface 'M_RSTIF'
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'design_1_axis_data_fifo_1_2'.
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'axis_data_count'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'm_axis_aresetn'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_axis_data_fifo_1_2'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'm_axis_aresetn' is not found on the upgraded version of the cell '/VDMA/axis_data_fifo_raw_CHROMA'. Its connection to the net 'rst_processing_system7_0_100M_peripheral_aresetn' has been removed.
INFO: [IP_Flow 19-3422] Upgraded design_1_c_counter_binary_0_0 (Binary Counter 12.0) from revision 9 to revision 13
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/frame_valid_V(data) and /OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0_upgraded_ipi/CLK(clk)
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '10.0' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'design_1_clk_wiz_0_0'
WARNING: [IP_Flow 19-3501] Upgraded design_1_clk_wiz_0_0 from Clocking Wizard 5.3 to Clocking Wizard 6.0, with warnings. Please review the message log.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded design_1_proc_sys_reset_0_0 (Processor System Reset 5.0) from revision 9 to revision 13
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_25M_upgraded_ipi/ext_reset_in(rst)
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded design_1_proc_sys_reset_0_1 (Processor System Reset 5.0) from revision 9 to revision 13
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_24M_upgraded_ipi/ext_reset_in(rst)
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [IP_Flow 19-3422] Upgraded design_1_processing_system7_0_0 (ZYNQ7 Processing System 5.5) from revision 3 to revision 6
INFO: [IP_Flow 19-3422] Upgraded design_1_processing_system7_0_axi_periph_1 (AXI Interconnect 2.1) from revision 10 to revision 20
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3422] Upgraded design_1_rst_processing_system7_0_100M_0 (Processor System Reset 5.0) from revision 9 to revision 13
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_gpio_pl_reset/gpio_io_o(undef) and /reset_100M_upgraded_ipi/ext_reset_in(rst)
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconcat_0_1 (Concat 2.1) from revision 2 to revision 3
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_0_0 (Constant 1.1) from revision 2 to revision 6
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_0_1 (Constant 1.1) from revision 2 to revision 6
INFO: [IP_Flow 19-3422] Upgraded design_1_xlconstant_0_2 (Constant 1.1) from revision 2 to revision 6
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_axis_data_fifo_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_axis_data_fifo_0_2' has identified issues that may require user intervention. Please review the upgrade log 'd:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_axis_data_fifo_1_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_axis_data_fifo_1_2' has identified issues that may require user intervention. Please review the upgrade log 'd:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'design_1_clk_wiz_0_0' has identified issues that may require user intervention. Please review the upgrade log 'd:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <D:\SmartCamera-master\OV7670_Color\VIVADO_PROJECT\OV7670\OV7670.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [BD 41-2124] The block design file <D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd> has changed from an XML format to a JSON format. All flows are expected to work as in prior versions of Vivado. Please contact your Xilinx Support representative, in case of any issues.
Wrote  : <D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 1323.883 ; gain = 427.328
export_ip_user_files -of_objects [get_ips {design_1_axis_data_fifo_0_2 design_1_proc_sys_reset_0_1 design_1_proc_sys_reset_0_0 design_1_rst_processing_system7_0_100M_0 design_1_xlconstant_0_2 design_1_axi_mem_intercon_1_0 design_1_axis_data_fifo_1_0 design_1_axi_gpio_1_0 design_1_axis_data_fifo_1_2 design_1_clk_wiz_0_0 design_1_c_counter_binary_0_0 design_1_axi_interconnect_0_0 design_1_xlconstant_0_0 design_1_axi_mem_intercon_0 design_1_axi_interconnect_1_0 design_1_processing_system7_0_0 design_1_axi_gpio_0_0 design_1_xlconstant_0_1 design_1_processing_system7_0_axi_periph_1 design_1_axis_data_fifo_0_0 design_1_xlconcat_0_1 design_1_axi_interconnect_0_1}] -no_script -sync -force -quiet
generate_target all [get_files  D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_PCLK 
Wrote  : <D:\SmartCamera-master\OV7670_Color\VIVADO_PROJECT\OV7670\OV7670.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/xbar/s_axi_arlock'(1) to net 's00_couplers_to_xbar_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/xbar/s_axi_awlock'(1) to net 's00_couplers_to_xbar_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/xbar/s_axi_arlock'(1) to net 's01_couplers_to_xbar_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/xbar/s_axi_awlock'(1) to net 's01_couplers_to_xbar_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/xbar/s_axi_arlock'(1) to net 's02_couplers_to_xbar_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/xbar/s_axi_awlock'(1) to net 's02_couplers_to_xbar_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/s_axi_arlock'(1) to net 's00_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/s_axi_awlock'(1) to net 's00_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/s_axi_arlock'(1) to net 's00_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/s_axi_awlock'(1) to net 's00_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/m_axi_bid'(2) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc/m_axi_rid'(2) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/xbar/s_axi_arlock'(1) to net 's00_couplers_to_xbar_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/xbar/s_axi_awlock'(1) to net 's00_couplers_to_xbar_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/xbar/s_axi_arlock'(1) to net 's01_couplers_to_xbar_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/xbar/s_axi_awlock'(1) to net 's01_couplers_to_xbar_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/xbar/s_axi_arlock'(1) to net 's02_couplers_to_xbar_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_writer/xbar/s_axi_awlock'(1) to net 's02_couplers_to_xbar_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/s_axi_arlock'(1) to net 's00_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc/s_axi_awlock'(1) to net 's00_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/s_axi_arlock'(1) to net 's00_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc/s_axi_awlock'(1) to net 's00_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(2) - Only lower order bits will be connected.
VHDL Output written to : D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDMA/axis_data_fifo_reader_to_vga .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_gen_25M_24M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_25M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block reset_24M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDMA/axis_data_fifo_pipeline_to_writer .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_frame_intr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_stream_to_vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block const_true .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV7670_GRAYSCALE_TO_AXIS/LF_valid_to_AXIS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV7670_GRAYSCALE_TO_AXIS/ov7670_interface_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_pl_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block const_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDMA/axis_to_ddr_writer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDMA/ddr_to_axis_reader_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV7670_GRAYSCALE_TO_AXIS/c_counter_binary_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV7670_GRAYSCALE_TO_AXIS/ov7670_LUMA_CHROMA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ENABLE_RAW_STREAM .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDMA/axis_to_ddr_writer_CHROMA .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDMA/axis_to_ddr_writer_LUMA .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDMA/axis_data_fifo_raw_LUMA .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDMA/axis_data_fifo_raw_CHROMA .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV7670_GRAYSCALE_TO_AXIS/ddr_to_axis_reader_SD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV7670_GRAYSCALE_TO_AXIS/mux_sd_ov_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Convolution_Filter/convolution_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Convolution_Filter/sep_convolution_filter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDMA/axi_mem_intercon_writer/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Convolution_Filter/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDMA/axi_mem_intercon_writer/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDMA/axi_mem_intercon_reader/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_3/design_1_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV7670_GRAYSCALE_TO_AXIS/axi_interconnect_1/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_4/design_1_auto_pc_4_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m06_couplers/auto_cc .
Exporting to file D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 1535.566 ; gain = 211.684
export_ip_user_files -of_objects [get_files D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.ip_user_files/sim_scripts -ip_user_files_dir D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.ip_user_files -ipstatic_source_dir D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.cache/compile_simlib/modelsim} {questa=D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.cache/compile_simlib/questa} {riviera=D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.cache/compile_simlib/riviera} {activehdl=D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Feb  9 19:00:16 2021] Launched synth_1...
Run output will be captured here: D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/synth_1/runme.log
[Tue Feb  9 19:00:16 2021] Launched impl_1...
Run output will be captured here: D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/impl_1/runme.log
open_hw
file copy -force D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.runs/impl_1/design_1_wrapper.sysdef D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.sdk -hwspec D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.sdk -hwspec D:/SmartCamera-master/OV7670_Color/VIVADO_PROJECT/OV7670/OV7670.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb  9 19:13:21 2021...
