0.7
2020.2
Nov 18 2020
09:47:47
Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/CSR_v1_03.sv,1695960014,systemVerilog,,Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv,,CSR,,uvm,,,,,,
Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/alu.v,1695960014,verilog,,Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_addr_gen.v,,alu,,uvm,,,,,,
Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_addr_gen.v,1695960014,verilog,,Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_cond_gen.v,,branch_addr_gen,,uvm,,,,,,
Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/branch_cond_gen.v,1695960014,verilog,,Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/immed_gen.v,,branch_cond_gen,,uvm,,,,,,
Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_dcdr_v_1_05.sv,1695960014,systemVerilog,,Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv,,CU_DCDR,,uvm,,,,,,
Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/control_unit_fsm_v_1_07.sv,1695960014,systemVerilog,,Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv,,CU_FSM,,uvm,,,,,,
Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/immed_gen.v,1695960014,verilog,,Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_4t1_nb_v1_06.v,,immed_gen,,uvm,,,,,,
Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_4t1_nb_v1_06.v,1695960014,verilog,,Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_8t1_nb_v1_03.v,,mux_4t1_nb,,uvm,,,,,,
Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/mux_8t1_nb_v1_03.v,1695960014,verilog,,Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_nb_sync_clr_v1_01.v,,mux_8t1_nb,,uvm,,,,,,
Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/otter_memory_v1_06.sv,1695960014,systemVerilog,,Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv,,Memory,,uvm,,,,,,
Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_file_v_1_01.sv,1695960014,systemVerilog,,Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv,,RegFile,,uvm,,,,,,
Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/reg_nb_sync_clr_v1_01.v,1695960014,verilog,,Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/riscv_mcu.v,,reg_nb_sclr,,uvm,,,,,,
Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/core/riscv_mcu.v,1695960014,verilog,,,,OTTER_MCU,,uvm,,,,,,
Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/HDL/simTemplate-1.sv,1695960016,systemVerilog,,,,OTTERSim,,uvm,,,,,,
Z:/schoolfiles/school_files/cpe333/Lab0_1_performance/lab0_1/lab0_1.sim/sim_1/behav/xsim/glbl.v,1605673890,verilog,,,,glbl,,uvm,,,,,,
