verilog work "counter_4bit.v"
verilog work "clock_div.v"
verilog work "syn_counter_4bit.v"
