INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/shudianzuoye/jiaotongdeng/jiaotongdeng.srcs/sources_1/new/jtd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/shudianzuoye/jiaotongdeng/jiaotongdeng.srcs/sim_1/new/jtdfz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtdfz
