# Performance

## Chip-level

### Resources/Articles
- [Analyzing and Debugging Performance Issues with Advanced ARM CoreLink System IP Components](https://ip.cadence.com/uploads/251/white-paper-interconnect-solutions-debugging-issues-advanced-ARM-CoreLink-pdf)
- [SoC Interconnect Analysis](https://community.cadence.com/cadence_blogs_8/b/ii/posts/designer-view-soc-interconnect-analysis-what-we-re-doing-what-s-still-needed)

## System-level

### Resources/Articles
- [How much bandwidth does the L2 have to give, anyway?](https://github.com/travisdowns/uarch-bench/wiki/How-much-bandwidth-does-the-L2-have-to-give,-anyway%3F)
- [Every 7.8μs your computer’s memory has a hiccup](https://blog.cloudflare.com/every-7-8us-your-computers-memory-has-a-hiccup/)
- [Computer Latency at a Human Scale](https://www.prowesscorp.com/computer-latency-at-a-human-scale/)

## Programming & Optimization

### Resources
- [Understanding Complexities](https://www.bigocheatsheet.com/)
