// Seed: 4229136637
module module_0 (
    input logic id_0,
    output id_1,
    input uwire id_2,
    input id_3,
    input logic id_4,
    output id_5,
    output id_6
);
  logic id_7 = |id_2[1 : 1];
  logic id_8 = 1;
  assign id_7 = 1;
  uwire id_9 = id_9[1];
endmodule
