{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494960098429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494960098437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 16 12:41:38 2017 " "Processing started: Tue May 16 12:41:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494960098437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960098437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KPN -c KPN " "Command: quartus_map --read_settings_files=on --write_settings_files=off KPN -c KPN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960098437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494960099093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494960099093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_to_display.v 1 1 " "Found 1 design units, including 1 entities, in source file write_to_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_to_display " "Found entity 1: write_to_display" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494960119388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494960119391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue_module2.v 1 1 " "Found 1 design units, including 1 entities, in source file queue_module2.v" { { "Info" "ISGN_ENTITY_NAME" "1 queue_module2 " "Found entity 1: queue_module2" {  } { { "queue_module2.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494960119393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "queue_module1.v 1 1 " "Found 1 design units, including 1 entities, in source file queue_module1.v" { { "Info" "ISGN_ENTITY_NAME" "1 queue_module1 " "Found entity 1: queue_module1" {  } { { "queue_module1.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494960119397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_module " "Found entity 1: lcd_module" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494960119401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_fifo " "Found entity 1: lcd_fifo" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494960119404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_module.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_module " "Found entity 1: fifo_module" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/fifo_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494960119408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494960119411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_module.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_module " "Found entity 1: adder_module" {  } { { "adder_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/adder_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494960119413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119413 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494960119584 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_module.v 1 1 " "Using design file clock_divider_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_module " "Found entity 1: clock_divider_module" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/clock_divider_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494960119600 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1494960119600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_module clock_divider_module:clk_inst " "Elaborating entity \"clock_divider_module\" for hierarchy \"clock_divider_module:clk_inst\"" {  } { { "top_module.v" "clk_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960119601 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 clock_divider_module.v(28) " "Verilog HDL assignment warning at clock_divider_module.v(28): truncated value with size 32 to match size of target (24)" {  } { { "clock_divider_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/clock_divider_module.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119603 "|top_module|clock_divider_module:clk_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_to_display write_to_display:display_inst " "Elaborating entity \"write_to_display\" for hierarchy \"write_to_display:display_inst\"" {  } { { "top_module.v" "display_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960119604 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(81) " "Verilog HDL Always Construct warning at write_to_display.v(81): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119606 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(85) " "Verilog HDL Always Construct warning at write_to_display.v(85): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119606 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(89) " "Verilog HDL Always Construct warning at write_to_display.v(89): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119607 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(93) " "Verilog HDL Always Construct warning at write_to_display.v(93): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119607 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(97) " "Verilog HDL Always Construct warning at write_to_display.v(97): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119607 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(101) " "Verilog HDL Always Construct warning at write_to_display.v(101): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119607 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(105) " "Verilog HDL Always Construct warning at write_to_display.v(105): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119607 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(109) " "Verilog HDL Always Construct warning at write_to_display.v(109): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119607 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(113) " "Verilog HDL Always Construct warning at write_to_display.v(113): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119607 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "thousands write_to_display.v(117) " "Verilog HDL Always Construct warning at write_to_display.v(117): variable \"thousands\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119607 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(133) " "Verilog HDL Always Construct warning at write_to_display.v(133): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119607 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(137) " "Verilog HDL Always Construct warning at write_to_display.v(137): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119607 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(141) " "Verilog HDL Always Construct warning at write_to_display.v(141): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119607 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(145) " "Verilog HDL Always Construct warning at write_to_display.v(145): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119608 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(149) " "Verilog HDL Always Construct warning at write_to_display.v(149): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119608 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(153) " "Verilog HDL Always Construct warning at write_to_display.v(153): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119608 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(157) " "Verilog HDL Always Construct warning at write_to_display.v(157): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 157 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119608 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(161) " "Verilog HDL Always Construct warning at write_to_display.v(161): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119608 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(165) " "Verilog HDL Always Construct warning at write_to_display.v(165): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119608 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hundreds write_to_display.v(169) " "Verilog HDL Always Construct warning at write_to_display.v(169): variable \"hundreds\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119608 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(191) " "Verilog HDL Always Construct warning at write_to_display.v(191): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119608 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(195) " "Verilog HDL Always Construct warning at write_to_display.v(195): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119608 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(199) " "Verilog HDL Always Construct warning at write_to_display.v(199): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119608 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(203) " "Verilog HDL Always Construct warning at write_to_display.v(203): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119608 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(207) " "Verilog HDL Always Construct warning at write_to_display.v(207): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 207 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119609 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(211) " "Verilog HDL Always Construct warning at write_to_display.v(211): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119609 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(215) " "Verilog HDL Always Construct warning at write_to_display.v(215): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119609 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(219) " "Verilog HDL Always Construct warning at write_to_display.v(219): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119609 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(223) " "Verilog HDL Always Construct warning at write_to_display.v(223): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119609 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens write_to_display.v(227) " "Verilog HDL Always Construct warning at write_to_display.v(227): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119609 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(250) " "Verilog HDL Always Construct warning at write_to_display.v(250): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119609 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(254) " "Verilog HDL Always Construct warning at write_to_display.v(254): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119609 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(258) " "Verilog HDL Always Construct warning at write_to_display.v(258): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119609 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(262) " "Verilog HDL Always Construct warning at write_to_display.v(262): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119609 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(266) " "Verilog HDL Always Construct warning at write_to_display.v(266): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119609 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(270) " "Verilog HDL Always Construct warning at write_to_display.v(270): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 270 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119609 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(274) " "Verilog HDL Always Construct warning at write_to_display.v(274): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119609 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(278) " "Verilog HDL Always Construct warning at write_to_display.v(278): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 278 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119609 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(282) " "Verilog HDL Always Construct warning at write_to_display.v(282): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119610 "|top_module|write_to_display:display_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones write_to_display.v(286) " "Verilog HDL Always Construct warning at write_to_display.v(286): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "write_to_display.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/write_to_display.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1494960119610 "|top_module|write_to_display:display_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_module lcd_module:write_to_lcd_inst " "Elaborating entity \"lcd_module\" for hierarchy \"lcd_module:write_to_lcd_inst\"" {  } { { "top_module.v" "write_to_lcd_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960119611 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "entry_letter_counter lcd_module.v(38) " "Verilog HDL or VHDL warning at lcd_module.v(38): object \"entry_letter_counter\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494960119613 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "need_to_read lcd_module.v(49) " "Verilog HDL or VHDL warning at lcd_module.v(49): object \"need_to_read\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494960119613 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "down_counter lcd_module.v(55) " "Verilog HDL or VHDL warning at lcd_module.v(55): object \"down_counter\" assigned a value but never read" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494960119614 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 lcd_module.v(54) " "Verilog HDL assignment warning at lcd_module.v(54): truncated value with size 16 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119614 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 lcd_module.v(55) " "Verilog HDL assignment warning at lcd_module.v(55): truncated value with size 16 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119614 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 lcd_module.v(102) " "Verilog HDL assignment warning at lcd_module.v(102): truncated value with size 16 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119614 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_module.v(137) " "Verilog HDL assignment warning at lcd_module.v(137): truncated value with size 32 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119614 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_module.v(141) " "Verilog HDL assignment warning at lcd_module.v(141): truncated value with size 32 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119614 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_module.v(145) " "Verilog HDL assignment warning at lcd_module.v(145): truncated value with size 32 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119614 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 5 lcd_module.v(149) " "Verilog HDL assignment warning at lcd_module.v(149): truncated value with size 16 to match size of target (5)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119614 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd_module.v(163) " "Verilog HDL assignment warning at lcd_module.v(163): truncated value with size 32 to match size of target (7)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119614 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd_module.v(164) " "Verilog HDL assignment warning at lcd_module.v(164): truncated value with size 32 to match size of target (3)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119614 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 lcd_module.v(201) " "Verilog HDL assignment warning at lcd_module.v(201): truncated value with size 32 to match size of target (7)" {  } { { "lcd_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_module.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119614 "|top_module|lcd_module:write_to_lcd_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_module fifo_module:fifo_module_inst5 " "Elaborating entity \"fifo_module\" for hierarchy \"fifo_module:fifo_module_inst5\"" {  } { { "top_module.v" "fifo_module_inst5" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960119615 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty fifo_module.v(38) " "Verilog HDL or VHDL warning at fifo_module.v(38): object \"empty\" assigned a value but never read" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/fifo_module.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494960119617 "|top_module|fifo_module:fifo_module_inst1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full fifo_module.v(39) " "Verilog HDL or VHDL warning at fifo_module.v(39): object \"full\" assigned a value but never read" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/fifo_module.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494960119617 "|top_module|fifo_module:fifo_module_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_module.v(84) " "Verilog HDL assignment warning at fifo_module.v(84): truncated value with size 32 to match size of target (5)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/fifo_module.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119617 "|top_module|fifo_module:fifo_module_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fifo_module.v(85) " "Verilog HDL assignment warning at fifo_module.v(85): truncated value with size 32 to match size of target (5)" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/fifo_module.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119617 "|top_module|fifo_module:fifo_module_inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fifo_module.v(91) " "Verilog HDL Case Statement warning at fifo_module.v(91): incomplete case statement has no default case item" {  } { { "fifo_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/fifo_module.v" 91 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1494960119617 "|top_module|fifo_module:fifo_module_inst1"}
{ "Warning" "WSGN_SEARCH_FILE" "multiplier_module.v 1 1 " "Using design file multiplier_module.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_module " "Found entity 1: multiplier_module" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494960119633 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1494960119633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_module multiplier_module:multiplier_module_inst3 " "Elaborating entity \"multiplier_module\" for hierarchy \"multiplier_module:multiplier_module_inst3\"" {  } { { "top_module.v" "multiplier_module_inst3" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960119635 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "integer_result multiplier_module.v(40) " "Verilog HDL or VHDL warning at multiplier_module.v(40): object \"integer_result\" assigned a value but never read" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494960119658 "|top_module|multiplier_module:multiplier_module_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decimal_result multiplier_module.v(41) " "Verilog HDL or VHDL warning at multiplier_module.v(41): object \"decimal_result\" assigned a value but never read" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494960119659 "|top_module|multiplier_module:multiplier_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 multiplier_module.v(202) " "Verilog HDL assignment warning at multiplier_module.v(202): truncated value with size 32 to match size of target (16)" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119659 "|top_module|multiplier_module:multiplier_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 multiplier_module.v(207) " "Verilog HDL assignment warning at multiplier_module.v(207): truncated value with size 32 to match size of target (4)" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119659 "|top_module|multiplier_module:multiplier_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 multiplier_module.v(210) " "Verilog HDL assignment warning at multiplier_module.v(210): truncated value with size 32 to match size of target (4)" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119659 "|top_module|multiplier_module:multiplier_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 multiplier_module.v(213) " "Verilog HDL assignment warning at multiplier_module.v(213): truncated value with size 32 to match size of target (4)" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119659 "|top_module|multiplier_module:multiplier_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 multiplier_module.v(216) " "Verilog HDL assignment warning at multiplier_module.v(216): truncated value with size 32 to match size of target (4)" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119659 "|top_module|multiplier_module:multiplier_module_inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "queue_module1 queue_module1:queue_module_inst1 " "Elaborating entity \"queue_module1\" for hierarchy \"queue_module1:queue_module_inst1\"" {  } { { "top_module.v" "queue_module_inst1" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960119660 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_reg queue_module1.v(28) " "Verilog HDL or VHDL warning at queue_module1.v(28): object \"full_reg\" assigned a value but never read" {  } { { "queue_module1.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494960119662 "|top_module|queue_module1:queue_module_inst1"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 31 queue_module1.v(55) " "Verilog HDL warning at queue_module1.v(55): number of words (4) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "queue_module1.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 55 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1494960119662 "|top_module|queue_module1:queue_module_inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 queue_module1.v(67) " "Verilog HDL assignment warning at queue_module1.v(67): truncated value with size 32 to match size of target (5)" {  } { { "queue_module1.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119662 "|top_module|queue_module1:queue_module_inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.data_a 0 queue_module1.v(23) " "Net \"array_reg.data_a\" at queue_module1.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module1.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1494960119662 "|top_module|queue_module1:queue_module_inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.waddr_a 0 queue_module1.v(23) " "Net \"array_reg.waddr_a\" at queue_module1.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module1.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1494960119662 "|top_module|queue_module1:queue_module_inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.we_a 0 queue_module1.v(23) " "Net \"array_reg.we_a\" at queue_module1.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module1.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1494960119662 "|top_module|queue_module1:queue_module_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "queue_module2 queue_module2:queue_module_inst2 " "Elaborating entity \"queue_module2\" for hierarchy \"queue_module2:queue_module_inst2\"" {  } { { "top_module.v" "queue_module_inst2" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960119663 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full_reg queue_module2.v(28) " "Verilog HDL or VHDL warning at queue_module2.v(28): object \"full_reg\" assigned a value but never read" {  } { { "queue_module2.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494960119706 "|top_module|queue_module2:queue_module_inst2"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 31 queue_module2.v(55) " "Verilog HDL warning at queue_module2.v(55): number of words (4) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "queue_module2.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 55 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1494960119726 "|top_module|queue_module2:queue_module_inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 queue_module2.v(67) " "Verilog HDL assignment warning at queue_module2.v(67): truncated value with size 32 to match size of target (5)" {  } { { "queue_module2.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119739 "|top_module|queue_module2:queue_module_inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.data_a 0 queue_module2.v(23) " "Net \"array_reg.data_a\" at queue_module2.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module2.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1494960119752 "|top_module|queue_module2:queue_module_inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.waddr_a 0 queue_module2.v(23) " "Net \"array_reg.waddr_a\" at queue_module2.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module2.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1494960119752 "|top_module|queue_module2:queue_module_inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "array_reg.we_a 0 queue_module2.v(23) " "Net \"array_reg.we_a\" at queue_module2.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "queue_module2.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1494960119752 "|top_module|queue_module2:queue_module_inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter bcd_converter:bcd_converter_inst " "Elaborating entity \"bcd_converter\" for hierarchy \"bcd_converter:bcd_converter_inst\"" {  } { { "top_module.v" "bcd_converter_inst" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960119806 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "thousands bcd_converter.v(22) " "Verilog HDL or VHDL warning at bcd_converter.v(22): object \"thousands\" assigned a value but never read" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/bcd_converter.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494960119810 "|top_module|bcd_converter:bcd_converter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(42) " "Verilog HDL assignment warning at bcd_converter.v(42): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/bcd_converter.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119810 "|top_module|bcd_converter:bcd_converter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(45) " "Verilog HDL assignment warning at bcd_converter.v(45): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/bcd_converter.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119810 "|top_module|bcd_converter:bcd_converter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(48) " "Verilog HDL assignment warning at bcd_converter.v(48): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/bcd_converter.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119810 "|top_module|bcd_converter:bcd_converter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_converter.v(51) " "Verilog HDL assignment warning at bcd_converter.v(51): truncated value with size 32 to match size of target (4)" {  } { { "bcd_converter.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/bcd_converter.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119810 "|top_module|bcd_converter:bcd_converter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_fifo lcd_fifo:fifo_module_inst4 " "Elaborating entity \"lcd_fifo\" for hierarchy \"lcd_fifo:fifo_module_inst4\"" {  } { { "top_module.v" "fifo_module_inst4" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960119812 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_en lcd_fifo.v(24) " "Verilog HDL or VHDL warning at lcd_fifo.v(24): object \"wr_en\" assigned a value but never read" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494960119815 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "empty lcd_fifo.v(25) " "Verilog HDL or VHDL warning at lcd_fifo.v(25): object \"empty\" assigned a value but never read" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494960119815 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full lcd_fifo.v(26) " "Verilog HDL or VHDL warning at lcd_fifo.v(26): object \"full\" assigned a value but never read" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1494960119815 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_fifo.v(64) " "Verilog HDL assignment warning at lcd_fifo.v(64): truncated value with size 32 to match size of target (5)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119816 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_fifo.v(65) " "Verilog HDL assignment warning at lcd_fifo.v(65): truncated value with size 32 to match size of target (5)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1494960119816 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lcd_fifo.v(71) " "Verilog HDL Case Statement warning at lcd_fifo.v(71): incomplete case statement has no default case item" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 71 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1494960119816 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count lcd_fifo.v(64) " "Verilog HDL Always Construct warning at lcd_fifo.v(64): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494960119816 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "buffer lcd_fifo.v(64) " "Verilog HDL Always Construct warning at lcd_fifo.v(64): inferring latch(es) for variable \"buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1494960119816 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[0\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[0\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119816 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[1\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[1\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119816 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[2\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[2\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119816 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[3\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[3\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119817 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[4\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[4\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119817 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[5\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[5\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119817 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[6\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[6\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119817 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[7\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[7\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119817 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[8\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[8\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119817 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[9\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[9\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119817 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[10\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[10\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119817 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[11\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[11\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119817 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[12\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[12\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119817 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[13\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[13\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119818 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[14\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[14\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119818 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer\[15\] lcd_fifo.v(64) " "Inferred latch for \"buffer\[15\]\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119818 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count lcd_fifo.v(64) " "Inferred latch for \"count\" at lcd_fifo.v(64)" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960119818 "|top_module|lcd_fifo:fifo_module_inst3"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[15\] " "Net \"wr_multiplier_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[14\] " "Net \"wr_multiplier_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[13\] " "Net \"wr_multiplier_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[12\] " "Net \"wr_multiplier_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[11\] " "Net \"wr_multiplier_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[10\] " "Net \"wr_multiplier_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[9\] " "Net \"wr_multiplier_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[8\] " "Net \"wr_multiplier_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[7\] " "Net \"wr_multiplier_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[6\] " "Net \"wr_multiplier_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[5\] " "Net \"wr_multiplier_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[4\] " "Net \"wr_multiplier_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[3\] " "Net \"wr_multiplier_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[2\] " "Net \"wr_multiplier_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119978 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[1\] " "Net \"wr_multiplier_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119978 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494960119978 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[15\] " "Net \"wr_multiplier_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[14\] " "Net \"wr_multiplier_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[13\] " "Net \"wr_multiplier_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[12\] " "Net \"wr_multiplier_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[11\] " "Net \"wr_multiplier_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[10\] " "Net \"wr_multiplier_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[9\] " "Net \"wr_multiplier_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[8\] " "Net \"wr_multiplier_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[7\] " "Net \"wr_multiplier_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[6\] " "Net \"wr_multiplier_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[5\] " "Net \"wr_multiplier_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[4\] " "Net \"wr_multiplier_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[3\] " "Net \"wr_multiplier_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[2\] " "Net \"wr_multiplier_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[1\] " "Net \"wr_multiplier_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[15\] " "Net \"wr_queue_module_2\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[14\] " "Net \"wr_queue_module_2\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[13\] " "Net \"wr_queue_module_2\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[12\] " "Net \"wr_queue_module_2\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[11\] " "Net \"wr_queue_module_2\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[10\] " "Net \"wr_queue_module_2\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[9\] " "Net \"wr_queue_module_2\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[8\] " "Net \"wr_queue_module_2\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[7\] " "Net \"wr_queue_module_2\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[6\] " "Net \"wr_queue_module_2\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[5\] " "Net \"wr_queue_module_2\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[4\] " "Net \"wr_queue_module_2\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[3\] " "Net \"wr_queue_module_2\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[2\] " "Net \"wr_queue_module_2\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[1\] " "Net \"wr_queue_module_2\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119980 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494960119980 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[15\] " "Net \"rd_multiplier_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[14\] " "Net \"rd_multiplier_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[13\] " "Net \"rd_multiplier_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[12\] " "Net \"rd_multiplier_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[11\] " "Net \"rd_multiplier_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[10\] " "Net \"rd_multiplier_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[9\] " "Net \"rd_multiplier_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[8\] " "Net \"rd_multiplier_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[7\] " "Net \"rd_multiplier_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[6\] " "Net \"rd_multiplier_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[5\] " "Net \"rd_multiplier_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[4\] " "Net \"rd_multiplier_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[3\] " "Net \"rd_multiplier_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[2\] " "Net \"rd_multiplier_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[1\] " "Net \"rd_multiplier_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[15\] " "Net \"wr_multiplier_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[14\] " "Net \"wr_multiplier_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[13\] " "Net \"wr_multiplier_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[12\] " "Net \"wr_multiplier_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[11\] " "Net \"wr_multiplier_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[10\] " "Net \"wr_multiplier_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[9\] " "Net \"wr_multiplier_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[8\] " "Net \"wr_multiplier_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[7\] " "Net \"wr_multiplier_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[6\] " "Net \"wr_multiplier_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[5\] " "Net \"wr_multiplier_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[4\] " "Net \"wr_multiplier_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[3\] " "Net \"wr_multiplier_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[2\] " "Net \"wr_multiplier_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[1\] " "Net \"wr_multiplier_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[15\] " "Net \"wr_queue_module_1\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[14\] " "Net \"wr_queue_module_1\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[13\] " "Net \"wr_queue_module_1\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[12\] " "Net \"wr_queue_module_1\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[11\] " "Net \"wr_queue_module_1\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[10\] " "Net \"wr_queue_module_1\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[9\] " "Net \"wr_queue_module_1\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[8\] " "Net \"wr_queue_module_1\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[7\] " "Net \"wr_queue_module_1\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[6\] " "Net \"wr_queue_module_1\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[5\] " "Net \"wr_queue_module_1\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[4\] " "Net \"wr_queue_module_1\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[3\] " "Net \"wr_queue_module_1\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[2\] " "Net \"wr_queue_module_1\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[1\] " "Net \"wr_queue_module_1\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[15\] " "Net \"wr_queue_module_2\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[14\] " "Net \"wr_queue_module_2\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[13\] " "Net \"wr_queue_module_2\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[12\] " "Net \"wr_queue_module_2\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[11\] " "Net \"wr_queue_module_2\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[10\] " "Net \"wr_queue_module_2\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[9\] " "Net \"wr_queue_module_2\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[8\] " "Net \"wr_queue_module_2\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[7\] " "Net \"wr_queue_module_2\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[6\] " "Net \"wr_queue_module_2\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[5\] " "Net \"wr_queue_module_2\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[4\] " "Net \"wr_queue_module_2\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[3\] " "Net \"wr_queue_module_2\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[2\] " "Net \"wr_queue_module_2\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[1\] " "Net \"wr_queue_module_2\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119983 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494960119983 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[15\] " "Net \"rd_multiplier_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[14\] " "Net \"rd_multiplier_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[13\] " "Net \"rd_multiplier_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[12\] " "Net \"rd_multiplier_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[11\] " "Net \"rd_multiplier_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[10\] " "Net \"rd_multiplier_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[9\] " "Net \"rd_multiplier_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[8\] " "Net \"rd_multiplier_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[7\] " "Net \"rd_multiplier_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[6\] " "Net \"rd_multiplier_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[5\] " "Net \"rd_multiplier_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[4\] " "Net \"rd_multiplier_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[3\] " "Net \"rd_multiplier_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[2\] " "Net \"rd_multiplier_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[1\] " "Net \"rd_multiplier_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[15\] " "Net \"wr_multiplier_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[14\] " "Net \"wr_multiplier_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[13\] " "Net \"wr_multiplier_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[12\] " "Net \"wr_multiplier_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[11\] " "Net \"wr_multiplier_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[10\] " "Net \"wr_multiplier_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[9\] " "Net \"wr_multiplier_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[8\] " "Net \"wr_multiplier_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[7\] " "Net \"wr_multiplier_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[6\] " "Net \"wr_multiplier_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[5\] " "Net \"wr_multiplier_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[4\] " "Net \"wr_multiplier_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[3\] " "Net \"wr_multiplier_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[2\] " "Net \"wr_multiplier_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[1\] " "Net \"wr_multiplier_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[15\] " "Net \"wr_queue_module_1\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[14\] " "Net \"wr_queue_module_1\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[13\] " "Net \"wr_queue_module_1\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[12\] " "Net \"wr_queue_module_1\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[11\] " "Net \"wr_queue_module_1\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[10\] " "Net \"wr_queue_module_1\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[9\] " "Net \"wr_queue_module_1\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[8\] " "Net \"wr_queue_module_1\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[7\] " "Net \"wr_queue_module_1\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[6\] " "Net \"wr_queue_module_1\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[5\] " "Net \"wr_queue_module_1\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[4\] " "Net \"wr_queue_module_1\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[3\] " "Net \"wr_queue_module_1\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[2\] " "Net \"wr_queue_module_1\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[1\] " "Net \"wr_queue_module_1\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[15\] " "Net \"wr_queue_module_2\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[14\] " "Net \"wr_queue_module_2\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[13\] " "Net \"wr_queue_module_2\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[12\] " "Net \"wr_queue_module_2\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[11\] " "Net \"wr_queue_module_2\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[10\] " "Net \"wr_queue_module_2\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[9\] " "Net \"wr_queue_module_2\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[8\] " "Net \"wr_queue_module_2\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[7\] " "Net \"wr_queue_module_2\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[6\] " "Net \"wr_queue_module_2\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[5\] " "Net \"wr_queue_module_2\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[4\] " "Net \"wr_queue_module_2\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[3\] " "Net \"wr_queue_module_2\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[2\] " "Net \"wr_queue_module_2\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[1\] " "Net \"wr_queue_module_2\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119989 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494960119989 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[15\] " "Net \"rd_multiplier_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[14\] " "Net \"rd_multiplier_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[13\] " "Net \"rd_multiplier_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[12\] " "Net \"rd_multiplier_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[11\] " "Net \"rd_multiplier_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[10\] " "Net \"rd_multiplier_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[9\] " "Net \"rd_multiplier_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[8\] " "Net \"rd_multiplier_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[7\] " "Net \"rd_multiplier_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[6\] " "Net \"rd_multiplier_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[5\] " "Net \"rd_multiplier_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[4\] " "Net \"rd_multiplier_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[3\] " "Net \"rd_multiplier_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[2\] " "Net \"rd_multiplier_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[1\] " "Net \"rd_multiplier_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[15\] " "Net \"wr_multiplier_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[14\] " "Net \"wr_multiplier_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[13\] " "Net \"wr_multiplier_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[12\] " "Net \"wr_multiplier_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[11\] " "Net \"wr_multiplier_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[10\] " "Net \"wr_multiplier_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[9\] " "Net \"wr_multiplier_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[8\] " "Net \"wr_multiplier_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[7\] " "Net \"wr_multiplier_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[6\] " "Net \"wr_multiplier_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[5\] " "Net \"wr_multiplier_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[4\] " "Net \"wr_multiplier_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[3\] " "Net \"wr_multiplier_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[2\] " "Net \"wr_multiplier_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[1\] " "Net \"wr_multiplier_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[15\] " "Net \"wr_queue_module_1\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[14\] " "Net \"wr_queue_module_1\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[13\] " "Net \"wr_queue_module_1\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[12\] " "Net \"wr_queue_module_1\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[11\] " "Net \"wr_queue_module_1\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[10\] " "Net \"wr_queue_module_1\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[9\] " "Net \"wr_queue_module_1\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[8\] " "Net \"wr_queue_module_1\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[7\] " "Net \"wr_queue_module_1\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[6\] " "Net \"wr_queue_module_1\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[5\] " "Net \"wr_queue_module_1\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[4\] " "Net \"wr_queue_module_1\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[3\] " "Net \"wr_queue_module_1\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[2\] " "Net \"wr_queue_module_1\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[1\] " "Net \"wr_queue_module_1\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[15\] " "Net \"wr_queue_module_2\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[14\] " "Net \"wr_queue_module_2\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[13\] " "Net \"wr_queue_module_2\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[12\] " "Net \"wr_queue_module_2\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[11\] " "Net \"wr_queue_module_2\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[10\] " "Net \"wr_queue_module_2\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[9\] " "Net \"wr_queue_module_2\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[8\] " "Net \"wr_queue_module_2\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[7\] " "Net \"wr_queue_module_2\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[6\] " "Net \"wr_queue_module_2\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[5\] " "Net \"wr_queue_module_2\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[4\] " "Net \"wr_queue_module_2\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[3\] " "Net \"wr_queue_module_2\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[2\] " "Net \"wr_queue_module_2\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[1\] " "Net \"wr_queue_module_2\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960119995 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494960119995 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[15\] " "Net \"rd_multiplier_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[14\] " "Net \"rd_multiplier_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[13\] " "Net \"rd_multiplier_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[12\] " "Net \"rd_multiplier_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[11\] " "Net \"rd_multiplier_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[10\] " "Net \"rd_multiplier_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[9\] " "Net \"rd_multiplier_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[8\] " "Net \"rd_multiplier_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[7\] " "Net \"rd_multiplier_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[6\] " "Net \"rd_multiplier_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[5\] " "Net \"rd_multiplier_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[4\] " "Net \"rd_multiplier_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[3\] " "Net \"rd_multiplier_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[2\] " "Net \"rd_multiplier_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rd_multiplier_module_3\[1\] " "Net \"rd_multiplier_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "rd_multiplier_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 38 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[15\] " "Net \"wr_multiplier_module_3\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[14\] " "Net \"wr_multiplier_module_3\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[13\] " "Net \"wr_multiplier_module_3\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[12\] " "Net \"wr_multiplier_module_3\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[11\] " "Net \"wr_multiplier_module_3\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[10\] " "Net \"wr_multiplier_module_3\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[9\] " "Net \"wr_multiplier_module_3\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[8\] " "Net \"wr_multiplier_module_3\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[7\] " "Net \"wr_multiplier_module_3\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[6\] " "Net \"wr_multiplier_module_3\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[5\] " "Net \"wr_multiplier_module_3\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[4\] " "Net \"wr_multiplier_module_3\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[3\] " "Net \"wr_multiplier_module_3\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[2\] " "Net \"wr_multiplier_module_3\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_multiplier_module_3\[1\] " "Net \"wr_multiplier_module_3\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_multiplier_module_3\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 39 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[15\] " "Net \"wr_queue_module_1\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[14\] " "Net \"wr_queue_module_1\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[13\] " "Net \"wr_queue_module_1\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[12\] " "Net \"wr_queue_module_1\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[11\] " "Net \"wr_queue_module_1\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[10\] " "Net \"wr_queue_module_1\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[9\] " "Net \"wr_queue_module_1\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[8\] " "Net \"wr_queue_module_1\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[7\] " "Net \"wr_queue_module_1\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[6\] " "Net \"wr_queue_module_1\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[5\] " "Net \"wr_queue_module_1\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[4\] " "Net \"wr_queue_module_1\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[3\] " "Net \"wr_queue_module_1\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[2\] " "Net \"wr_queue_module_1\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_1\[1\] " "Net \"wr_queue_module_1\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_1\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[15\] " "Net \"wr_queue_module_2\[15\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[15\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[14\] " "Net \"wr_queue_module_2\[14\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[14\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[13\] " "Net \"wr_queue_module_2\[13\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[13\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[12\] " "Net \"wr_queue_module_2\[12\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[12\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[11\] " "Net \"wr_queue_module_2\[11\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[11\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[10\] " "Net \"wr_queue_module_2\[10\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[10\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[9\] " "Net \"wr_queue_module_2\[9\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[9\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[8\] " "Net \"wr_queue_module_2\[8\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[8\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[7\] " "Net \"wr_queue_module_2\[7\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[7\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[6\] " "Net \"wr_queue_module_2\[6\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[6\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[5\] " "Net \"wr_queue_module_2\[5\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[5\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[4\] " "Net \"wr_queue_module_2\[4\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[4\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[3\] " "Net \"wr_queue_module_2\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[3\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[2\] " "Net \"wr_queue_module_2\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[2\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "wr_queue_module_2\[1\] " "Net \"wr_queue_module_2\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "wr_queue_module_2\[1\]" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 41 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1494960120000 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1494960120000 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "queue_module1:queue_module_inst1\|array_reg " "RAM logic \"queue_module1:queue_module_inst1\|array_reg\" is uninferred due to inappropriate RAM size" {  } { { "queue_module1.v" "array_reg" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module1.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1494960120713 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "queue_module2:queue_module_inst2\|array_reg " "RAM logic \"queue_module2:queue_module_inst2\|array_reg\" is uninferred due to inappropriate RAM size" {  } { { "queue_module2.v" "array_reg" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/queue_module2.v" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1494960120713 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1494960120713 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo_module:fifo_module_inst5\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo_module:fifo_module_inst5\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter INIT_FILE set to db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo_module:fifo_module_inst6\|array_reg_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo_module:fifo_module_inst6\|array_reg_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B CLOCK0 " "Parameter OUTDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter INIT_FILE set to db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1494960121621 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1494960121621 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1494960121621 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "multiplier_module:multiplier_module_inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"multiplier_module:multiplier_module_inst3\|Mult0\"" {  } { { "multiplier_module.v" "Mult0" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 230 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1494960121623 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1494960121623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_module:fifo_module_inst5\|altsyncram:array_reg_rtl_0 " "Elaborated megafunction instantiation \"fifo_module:fifo_module_inst5\|altsyncram:array_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960121713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_module:fifo_module_inst5\|altsyncram:array_reg_rtl_0 " "Instantiated megafunction \"fifo_module:fifo_module_inst5\|altsyncram:array_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121713 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494960121713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fg1 " "Found entity 1: altsyncram_6fg1" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/db/altsyncram_6fg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494960121794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960121794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_module:fifo_module_inst6\|altsyncram:array_reg_rtl_0 " "Elaborated megafunction instantiation \"fifo_module:fifo_module_inst6\|altsyncram:array_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960121816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_module:fifo_module_inst6\|altsyncram:array_reg_rtl_0 " "Instantiated megafunction \"fifo_module:fifo_module_inst6\|altsyncram:array_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK0 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif " "Parameter \"INIT_FILE\" = \"db/KPN.ram0_fifo_module_ce6a40d9.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121816 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494960121816 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0\"" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 230 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960121858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0 " "Instantiated megafunction \"multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1494960121858 ""}  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 230 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1494960121858 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0\|multcore:mult_core multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960121906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960121933 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0\|altshift:external_latency_ffs multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"multiplier_module:multiplier_module_inst3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 230 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960121954 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_module:fifo_module_inst6\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a12 " "Synthesized away node \"fifo_module:fifo_module_inst6\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/db/altsyncram_6fg1.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494960121998 "|top_module|fifo_module:fifo_module_inst6|altsyncram:array_reg_rtl_0|altsyncram_6fg1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_module:fifo_module_inst6\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a13 " "Synthesized away node \"fifo_module:fifo_module_inst6\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/db/altsyncram_6fg1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494960121998 "|top_module|fifo_module:fifo_module_inst6|altsyncram:array_reg_rtl_0|altsyncram_6fg1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_module:fifo_module_inst6\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a14 " "Synthesized away node \"fifo_module:fifo_module_inst6\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/db/altsyncram_6fg1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494960121998 "|top_module|fifo_module:fifo_module_inst6|altsyncram:array_reg_rtl_0|altsyncram_6fg1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fifo_module:fifo_module_inst6\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a15 " "Synthesized away node \"fifo_module:fifo_module_inst6\|altsyncram:array_reg_rtl_0\|altsyncram_6fg1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_6fg1.tdf" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/db/altsyncram_6fg1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 76 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1494960121998 "|top_module|fifo_module:fifo_module_inst6|altsyncram:array_reg_rtl_0|altsyncram_6fg1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1494960121998 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1494960121998 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1494960122560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~131 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~131 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122595 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122595 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~119 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~119 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122596 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~107 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~107 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122596 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~143 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~143 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122596 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~71 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~71 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122596 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~83 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~83 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122596 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~59 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~59 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122596 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~95 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~95 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122597 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~35 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~35 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122597 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~23 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~23 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122597 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~11 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~11 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122597 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~47 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~47 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122597 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~167 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~167 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122597 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~179 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~179 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122598 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~155 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~155 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122598 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~191 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122598 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~275 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~275 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122598 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~323 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~323 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122598 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~227 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122599 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~371 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~371 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122599 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~311 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122599 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~263 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~263 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122599 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~215 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122599 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~359 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122599 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122599 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~251 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~251 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122600 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~299 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~299 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122600 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~203 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122600 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~347 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~347 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122600 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~335 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122600 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~287 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122600 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122600 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~239 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122601 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~383 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[11\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122601 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~81 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~81 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122601 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~69 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~69 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122601 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~57 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~57 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122601 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~93 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~93 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122601 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122601 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~117 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~117 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122602 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~129 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~129 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122602 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~105 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~105 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122602 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~141 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~141 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122602 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~21 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~21 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122602 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~33 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~33 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122602 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~9 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122603 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~45 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~45 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122603 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~177 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~177 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122603 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~165 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~165 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122603 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~153 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~153 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122603 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~189 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~189 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122603 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122603 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~261 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~261 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122604 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~309 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~309 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122604 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~213 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122604 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~357 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~357 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122604 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~321 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122604 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~273 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~273 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122604 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~225 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~225 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122605 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~369 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~369 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122605 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~297 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~297 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122605 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~249 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~249 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122605 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~201 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122605 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122605 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~345 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~345 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122606 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~285 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~285 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122606 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~333 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~333 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122606 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~237 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~237 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122606 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~381 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~381 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[9\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122606 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~130 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~130 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122606 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122606 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~118 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~118 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122607 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~106 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~106 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122607 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~142 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122607 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~70 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~70 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122607 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~82 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~82 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122607 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~58 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~58 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122607 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122607 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~94 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~94 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122608 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~34 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~34 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122608 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~22 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~22 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122608 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~10 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~10 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122608 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~46 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~46 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122608 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~166 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~166 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122608 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122608 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~178 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~178 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122609 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~154 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122609 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~190 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~190 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122609 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~274 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~274 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122609 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~322 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~322 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122609 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~226 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122609 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122609 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~370 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~370 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122610 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~310 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~310 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122610 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~262 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~262 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122610 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~214 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~214 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122610 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~358 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122610 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~250 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~250 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122610 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122610 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~298 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~298 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122611 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~202 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~202 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122611 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~346 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~346 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122611 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~334 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~334 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122611 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~286 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~286 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122611 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~238 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~238 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122611 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122611 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~382 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~382 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[10\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122612 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~80 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~80 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122612 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~68 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~68 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122612 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~56 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~56 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122612 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~92 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~92 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122612 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~116 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~116 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122612 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~128 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~128 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122613 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~104 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~104 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122613 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~140 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~140 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122613 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~20 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~20 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122613 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~32 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~32 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122613 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~8 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122613 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122613 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~44 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~44 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122614 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~176 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122614 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~164 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~164 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122614 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~152 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~152 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122614 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~188 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~188 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122614 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~260 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~260 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122615 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~308 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122615 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~212 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~212 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122615 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~356 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122615 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~320 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~320 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122615 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~272 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~272 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122615 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~224 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~224 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122616 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~368 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~368 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122616 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~296 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~296 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122616 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~248 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~248 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122616 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~200 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122616 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~344 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~344 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122616 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122616 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~284 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122617 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~332 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122617 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~236 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~236 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122617 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~380 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[8\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122617 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~127 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~127 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122617 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122617 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~115 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~115 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122618 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~103 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~103 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122618 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~139 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~139 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122618 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~67 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~67 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122618 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~79 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~79 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122618 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~55 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~55 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122618 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122618 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~91 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~91 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122619 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~31 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~31 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122619 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~19 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~19 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122619 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~7 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122619 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~43 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~43 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122619 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~163 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~163 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122619 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122619 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~175 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~175 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122620 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~151 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~151 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122620 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~187 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122620 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~271 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~271 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122620 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~319 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122620 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~223 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~223 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122620 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122620 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~367 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122621 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~307 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~307 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122621 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~259 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122621 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~211 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122621 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~355 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~355 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122621 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~247 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122621 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~295 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122622 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~199 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~199 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122622 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~343 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122622 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~331 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~331 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122622 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~283 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~283 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122622 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~235 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~235 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122622 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122622 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~379 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~379 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[7\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122623 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~78 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~78 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122623 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~66 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~66 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122623 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~54 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~54 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122623 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~90 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~90 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122623 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~114 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~114 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122623 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122623 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~126 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~126 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122624 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~102 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~102 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122624 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~138 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~138 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122624 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~18 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~18 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122624 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~30 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~30 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122624 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~6 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~6 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122624 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122624 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~42 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~42 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122625 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~174 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~174 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122625 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~162 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~162 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122625 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~150 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~150 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122625 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~186 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~186 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122625 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~258 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~258 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122625 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122625 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~306 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~306 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122626 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~210 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~210 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122626 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~354 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~354 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122626 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~318 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~318 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122626 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~270 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~270 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122626 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~222 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~222 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122626 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122626 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~366 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~366 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122627 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~294 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~294 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122627 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~246 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~246 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122627 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~198 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~198 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122627 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~342 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~342 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122627 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~282 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~282 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122627 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122627 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~330 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~330 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122628 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~234 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~234 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122628 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~378 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[6\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122628 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~125 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122628 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~113 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~113 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122628 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~101 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~101 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122628 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122628 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~137 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~137 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122629 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~65 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~65 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122629 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~77 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~77 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122629 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~53 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~53 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122629 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~89 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~89 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122629 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~29 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~29 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122629 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122629 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~17 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~17 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122630 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~5 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~5 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122630 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~41 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~41 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122630 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~161 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~161 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122630 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~173 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~173 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122630 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~149 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~149 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122630 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122630 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~185 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~185 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122631 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~269 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~269 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122631 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~317 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~317 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122631 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~221 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122631 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~365 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~365 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122631 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~305 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~305 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122631 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122631 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~257 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~257 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122632 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~209 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~209 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122632 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~353 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~353 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122632 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~245 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~245 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122632 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~293 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~293 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122632 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122632 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~197 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~197 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122633 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~341 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~341 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122633 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~329 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~329 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122633 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~281 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~281 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122633 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~233 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~233 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122633 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~377 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~377 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[5\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122633 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~76 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~76 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122633 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122633 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~64 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~64 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122634 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~52 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~52 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122634 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~88 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~88 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122634 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~112 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~112 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122634 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~124 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~124 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122634 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~100 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~100 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122634 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122634 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~136 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~136 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122635 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~16 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~16 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122635 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~28 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~28 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122635 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~4 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122635 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~40 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~40 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122635 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122635 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~172 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~172 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122636 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~160 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122636 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~148 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~148 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122636 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~184 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~184 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122636 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~256 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~256 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122636 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~304 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~304 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122636 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122636 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~208 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~208 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122637 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~352 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~352 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122637 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~316 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~316 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122637 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~268 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~268 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122637 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~220 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~220 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122637 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~364 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~364 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122637 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122637 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~292 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~292 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122638 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~244 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~244 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122638 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~196 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~196 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122638 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~340 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~340 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122638 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~280 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~280 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122638 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~328 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~328 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122638 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122638 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~232 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~232 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122639 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~376 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~376 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[4\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122639 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~123 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122639 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~111 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~111 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122639 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~99 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~99 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122639 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~135 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~135 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122639 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~63 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~63 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122640 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~75 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~75 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122640 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~51 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~51 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122640 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~87 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~87 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122640 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~27 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~27 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122640 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~15 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~15 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122640 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~3 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122641 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~39 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~39 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122641 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~159 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122641 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~171 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122641 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~147 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122641 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122641 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~183 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~183 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122642 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~267 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~267 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122642 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~315 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~315 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122642 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~219 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~219 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122642 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~363 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~363 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122642 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~303 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122642 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~255 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~255 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122643 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~207 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~207 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122643 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~351 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122643 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~243 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122643 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~291 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~291 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122643 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~195 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~195 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122643 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~339 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~339 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122644 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~327 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122644 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~279 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122644 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~231 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122644 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~375 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[3\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122644 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~74 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~74 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122644 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~62 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~62 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122645 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~50 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~50 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122645 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~86 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~86 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122645 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~110 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~110 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122645 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~122 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~122 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122645 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~98 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~98 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122645 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~134 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~134 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122646 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~14 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~14 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122646 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~26 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~26 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122646 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~2 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122646 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~38 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~38 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122646 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~170 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~170 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122646 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~158 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~158 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122647 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~146 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~146 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122647 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~182 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~182 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122647 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~254 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~254 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122647 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~302 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~302 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122647 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~206 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~206 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122647 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~350 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~350 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122648 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~314 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~314 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122648 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~266 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~266 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122648 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~218 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~218 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122648 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~362 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~362 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122648 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~290 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~290 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122648 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~242 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~242 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122649 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~194 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~194 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122649 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~338 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~338 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122649 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~278 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~278 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122649 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~326 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~326 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122649 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~230 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~230 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122649 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~374 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~374 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[2\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122650 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~121 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~121 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122650 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~109 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~109 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122650 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~97 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~97 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122650 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~133 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~133 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122650 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~61 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~61 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122650 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~73 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~73 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122651 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~49 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~49 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122651 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~85 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~85 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122651 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~25 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~25 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122651 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~13 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~13 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122651 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~1 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122652 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~37 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~37 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122652 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~157 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~157 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122652 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~169 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~169 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122652 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~145 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~145 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122652 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~181 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122652 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~265 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~265 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122653 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~313 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~313 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122653 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~217 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~217 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122653 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~361 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~361 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122653 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~301 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~301 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122653 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~253 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~253 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122653 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~205 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~205 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122654 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~349 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~349 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122654 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~241 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122654 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~289 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~289 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122654 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~193 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122654 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~337 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~337 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122654 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~325 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~325 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122655 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~277 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~277 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122655 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~229 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~229 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122655 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~373 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~373 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[1\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122655 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~72 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~72 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122655 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~60 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~60 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122655 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~48 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~48 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122656 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~84 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~84 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122656 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~108 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122656 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~120 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122656 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~96 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~96 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122656 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~132 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~132 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122656 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~12 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~12 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122657 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~24 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~24 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122657 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~0 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~0 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122657 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~36 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~36 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122657 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~168 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~168 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122657 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~156 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~156 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122658 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~144 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~144 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122658 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~180 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~180 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122658 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~252 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~252 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122658 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~300 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~300 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122658 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~204 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~204 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122658 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~348 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~348 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122659 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~312 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~312 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122659 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~264 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~264 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122659 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~216 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~216 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122659 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~360 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~360 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122659 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~288 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~288 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122660 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~240 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~240 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122660 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~192 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~192 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122660 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~336 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~336 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122660 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~276 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~276 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122660 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~324 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~324 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122661 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~228 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~228 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122661 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|array_reg~372 " "Latch lcd_fifo:fifo_module_inst4\|array_reg~372 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Ports D and ENA on the latch are fed by the same signal lcd_fifo:fifo_module_inst4\|buffer\[0\]" {  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122661 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|buffer\[11\] " "Latch lcd_fifo:fifo_module_inst4\|buffer\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst3\|output_1\[11\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst3\|output_1\[11\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122661 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|buffer\[0\] " "Latch lcd_fifo:fifo_module_inst4\|buffer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst3\|output_1\[0\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst3\|output_1\[0\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122661 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|buffer\[1\] " "Latch lcd_fifo:fifo_module_inst4\|buffer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst3\|output_1\[1\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst3\|output_1\[1\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122662 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|buffer\[2\] " "Latch lcd_fifo:fifo_module_inst4\|buffer\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst3\|output_1\[2\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst3\|output_1\[2\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122662 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|buffer\[3\] " "Latch lcd_fifo:fifo_module_inst4\|buffer\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst3\|output_1\[3\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst3\|output_1\[3\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122662 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|buffer\[4\] " "Latch lcd_fifo:fifo_module_inst4\|buffer\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst3\|output_1\[4\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst3\|output_1\[4\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122662 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|buffer\[5\] " "Latch lcd_fifo:fifo_module_inst4\|buffer\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst3\|output_1\[5\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst3\|output_1\[5\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122662 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|buffer\[6\] " "Latch lcd_fifo:fifo_module_inst4\|buffer\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst3\|output_1\[6\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst3\|output_1\[6\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122663 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|buffer\[7\] " "Latch lcd_fifo:fifo_module_inst4\|buffer\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst3\|output_1\[7\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst3\|output_1\[7\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122663 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|buffer\[8\] " "Latch lcd_fifo:fifo_module_inst4\|buffer\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst3\|output_1\[8\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst3\|output_1\[8\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122663 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|buffer\[9\] " "Latch lcd_fifo:fifo_module_inst4\|buffer\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst3\|output_1\[9\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst3\|output_1\[9\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122663 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "lcd_fifo:fifo_module_inst4\|buffer\[10\] " "Latch lcd_fifo:fifo_module_inst4\|buffer\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA multiplier_module:multiplier_module_inst3\|output_1\[10\] " "Ports D and ENA on the latch are fed by the same signal multiplier_module:multiplier_module_inst3\|output_1\[10\]" {  } { { "multiplier_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/multiplier_module.v" 107 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1494960122663 ""}  } { { "lcd_fifo.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/lcd_fifo.v" 64 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1494960122663 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494960127479 "|top_module|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "on VCC " "Pin \"on\" is stuck at VCC" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494960127479 "|top_module|on"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[0\] GND " "Pin \"hex_4\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494960127479 "|top_module|hex_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[1\] VCC " "Pin \"hex_4\[1\]\" is stuck at VCC" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494960127479 "|top_module|hex_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[2\] GND " "Pin \"hex_4\[2\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494960127479 "|top_module|hex_4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[3\] GND " "Pin \"hex_4\[3\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494960127479 "|top_module|hex_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[4\] VCC " "Pin \"hex_4\[4\]\" is stuck at VCC" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494960127479 "|top_module|hex_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[5\] GND " "Pin \"hex_4\[5\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494960127479 "|top_module|hex_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_4\[6\] GND " "Pin \"hex_4\[6\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494960127479 "|top_module|hex_4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex_3\[1\] GND " "Pin \"hex_3\[1\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/KPN_From_XML/top_module.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494960127479 "|top_module|hex_3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494960127479 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1494960127697 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494960132821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494960133337 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494960133337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1589 " "Implemented 1589 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494960133605 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494960133605 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1513 " "Implemented 1513 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1494960133605 ""} { "Info" "ICUT_CUT_TM_RAMS" "28 " "Implemented 28 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1494960133605 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494960133605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1195 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1195 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "728 " "Peak virtual memory: 728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494960133801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 16 12:42:13 2017 " "Processing ended: Tue May 16 12:42:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494960133801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494960133801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494960133801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494960133801 ""}
