{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667399491710 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667399491711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 20:01:31 2022 " "Processing started: Wed Nov 02 20:01:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667399491711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1667399491711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1667399491711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1667399491976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1667399491976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello0.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello0 " "Found entity 1: bin2hello0" {  } { { "bin2hello0.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399501269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399501269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello1.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello1 " "Found entity 1: bin2hello1" {  } { { "bin2hello1.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399501271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399501271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello2.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello2 " "Found entity 1: bin2hello2" {  } { { "bin2hello2.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399501272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399501272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello3.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello3 " "Found entity 1: bin2hello3" {  } { { "bin2hello3.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399501273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399501273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello4.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello4 " "Found entity 1: bin2hello4" {  } { { "bin2hello4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399501274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399501274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello5.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello5.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello5 " "Found entity 1: bin2hello5" {  } { { "bin2hello5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399501275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399501275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello6.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello6.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello6 " "Found entity 1: bin2hello6" {  } { { "bin2hello6.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399501276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399501276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello7.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello7.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello7 " "Found entity 1: bin2hello7" {  } { { "bin2hello7.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399501277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399501277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 1 1 " "Found 1 design units, including 1 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399501278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399501278 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \"endmodule\" counter_modk.v(11) " "Verilog HDL syntax error at counter_modk.v(11) near text: \"begin\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "counter_modk.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/counter_modk.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1667399501278 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter_modk counter_modk.v(1) " "Ignored design unit \"counter_modk\" at counter_modk.v(1) due to previous errors" {  } { { "counter_modk.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/counter_modk.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1667399501279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_modk.v 0 0 " "Found 0 design units, including 0 entities, in source file counter_modk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399501279 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667399501338 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 02 20:01:41 2022 " "Processing ended: Wed Nov 02 20:01:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667399501338 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667399501338 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667399501338 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1667399501338 ""}
