# STM32H723VE STM32H723VG STM32H723ZE STM32H723ZG

Arm® Cortex®-M7 32-bit 550 MHz MCU, up to 1 MB flash, 564 KB RAM, Ethernet, USB, 3x FDCAN, Graphics, 2x 16-bit ADCs

Datasheet - production data

# Features

#

32-bit Arm® Cortex®-M7 CPU with DP-FPU, L1 cache: 32-Kbyte data cache and 32-Kbyte instruction cache allowing O-wait state execution from embedded flash memory and external memories, frequency up to 550 MHz, MPU, 2778 CoreMark, and DSP instructions

# Memories

# Includes ST state-of-the-art patented technology

Up to 1 Mbyte of embedded flash memory with ECC SRAM: total 564 Kbytes all with ECC, including 128 Kbytes of data TCM RAM for critical realtime data + 432 Kbytes of system RAM (up to 256 Kbytes can remap on instruction TCM RAM for critical real-time instructions) + 4 Kbytes of backup SRAM (available in the lowest-power modes) Flexible external memory controller with up to 16-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND memories 2 x Octo-SPI interface with XiP 2 x SD/SDIO/MMC interface Bootloader

# Graphics

Chrom-ART Accelerator graphical hardware accelerator enabling enhanced graphical user interface to reduce CPU load LCD-TFT controller supporting up to XGA resolution

![](images/40a0ad93a78166f73a2cd8e21b275122eb32e838a066f3d1f9508a534406f7b1.jpg)

# Clock, reset, and supply management

1.62 V to 3.6 V application supply and I/O   
• POR, PDR, PVD, and BOR   
• Dedicated USB power   
• Embedded LDO regulator Internal oscillators: 64 MHz HSI, 48 MHz HSI48, 4 MHz CSI, 32 kHz LSI External oscillators: 4-50 MHz HSE, 32.768 kHz LSE

# Low power

Sleep, Stop, and Standby modes VBAT supply for RTC, 32×32-bit backup registers

# Analog

2×16-bit ADC, up to 3.6 MSPS in 16-bit: up to 18 channels and 7.2 MSPS in doubleinterleaved mode 1 x 12-bit ADC, up to 5 MSPS in 12-bit, up to 12 channels   
2 x comparators   
2 x operational amplifier GBW = 8 MHz   
2× 12-bit D/A converters

# Digital filters for sigma delta modulator (DFSDM)

8 channels/4 filters

# 4 DMA controllers to offload the CPU

1 × MDMA with linked list support   
2 × dual-port DMAs with FIFO   
1 × basic DMA with request router capabilities

# 24 timers

Seventeen 16-bit (including 5 x low power 16-bit timer available in stop mode) and four 32-bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input 2x watchdogs, 1x SysTick timer

# Debug mode

SWD and JTAG interfaces 2-Kbyte embedded trace buffer

# Up to 114 l/0 ports with interrupt capability

# Up to 35 communication interfaces

Up to 5 × I2C Fm+ interfaces (SMBus/PMBus ™M ) Up to 6 USART/UART/LPUART (SPI, ISO7816 interface, LIN, IrDA, modem) Up to 6 SPIs (+ up to 5 with USART + 2 with OCTOSPI), 4 with muxed duplex I2S for audio class accuracy via internal audio PLL or external clock and up to 5 x SPI (from 5 x USART when configured in synchronous mode)   
• 2x SAI (serial audio interface)   
• 1× FD/TTCAN and 2x FDCANs   
• 8- to 14-bit camera interface   
• 16-bit parallel slave synchronous interface   
• SPDIF-IN interface   
• HDMI-CEC   
• Ethernet MAC interface with DMA controller USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated

DMA, on-chip FS PHY and ULPI for external HS PHY • SWPMI single-wire protocol master I/F MDIO slave interface

# Mathematical acceleration

CORDIC for trigonometric functions acceleration FMAC: Filter mathematical accelerator

Digital temperature sensor

True random number generator

CRC calculation unit

RTC with subsecond accuracy and hardware calendar

ROP, PC-ROP, tamper detection

96-bit unique ID

All packages are ECOPACK2 compliant

# Contents

Introduction 13

Description . . . .. 14

# Functional overview . 20

3.1 Arm® Cortex®-M7 with FPU 20   
3.2 Memory protection unit (MPU) . . . 20

3.3 Memories 21

3.3.1 Embedded flash memory 21   
3.3.2 Embedded SRAM 21   
Error code correction (ECC). .22

1 Boot modes 22

CORDIC coprocessor (CORDIC) 22   
CORDIC features . .23   
Filter mathematical accelerator (FMAC) 23   
FMAC features . 23

# Power supply management 24

3.7.1 Power supply scheme 24   
3.7.2 Power supply supervisor 24   
3.7.3 Voltage regulator .26

3.8 Low-power strategy 26

9 Reset and clock controller (RCC) . . 27

3.9.1 Clock management .27   
3.9.2 System reset sources .28

General-purpose input/outputs (GPIOs) . . . 28

1 Bus-interconnect matrix 28 ? DMA controllers 30

Chrom-ART Accelerator (DMA2D) 30

Nested vectored interrupt controller (NVIC) 31

Extended interrupt and event controller (EXTI) 31

3.16 Cyclic redundancy check calculation unit (CRC) 31

3.17 Flexible memory controller (FMC) 32

3.18 Octo-SPI memory interface (OCTOSPI) 32

3.19 Analog-to-digital converters (ADCS) . 33   
3.20 Temperature sensor 33   
3.21 Digital temperature sensor (DTS) . 33   
3.22 VBAT operation 34   
3.23 Digital-to-analog converters (DAC) 34   
3.24 Ultra-low-power comparators (COMP) 35   
3.25 Operational amplifiers (OPAMP) 35   
3.26 Digital filter for sigma-delta modulators (DFSDM) 36   
3.27 Digital camera interface (DCMI) 38   
3.28 PSSI 38   
3.29 LCD-TFT controller . 38   
3.30 True random number generator (RNG) 39   
3.31 Timers and watchdogs 40   
3.31.1 Advanced-control timers (TIM1, TIM8) .. 42   
3.31.2 General-purpose timers (TIMx) ..42   
3.31.3 Basic timers TIM6 and TIM7 .. 43   
3.31.4 Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5). . . . 43   
3.31.5 Independent watchdog .. 43   
3.31.6 Window watchdog .. 43   
3.31.7 SysTick timer .. 43   
3.32 Real-time clock (RTC), backup SRAM and backup registers . 44   
3.33 Inter-integrated circuit interface (I2C) 45   
3.34 Universal synchronous/asynchronous receiver transmitter (USART). . . 45   
3.35 Low-power universal asynchronous receiver transmitter (LPUART). . . . 46   
3.36 Serial peripheral interface (SPI)inter- integrated sound interfaces (2S) .47   
3.37 Serial audio interfaces (SAI) . 47   
3.38 SPDIFRX Receiver Interface (SPDIFRX) . 48   
3.39 Single wire protocol master interface (SwPMI) 48   
3.40 Management data input/output (MDIO) slaves 49   
3.41 SD/SDIO/MMC card host interfaces (SDMMC) 49   
3.42 Controller area network (FDCAN1, FDCAN2, FDCAN3) 49   
3.43 Universal serial bus on-the-go high-speed (OTG_HS) . 50   
3.44 Ethernet MAC interface with dedicated DMA controller (ETH) . 50

3.45 High-definition multimedia interface (HDMI) - consumer electronics control (CEC) 51 3.46 Debug infrastructure 51

# Memory mapping . . . 52

# Pinouts, pin descriptions and alternate functions . . . . . . ... 53

# Electrical characteristics . .. 86

6.1 Parameter conditions 86

6.1.1 Minimum and maximum values 86   
6.1.2 Typical values 86   
6.1.3 Typical curves 86   
6.1.4 Loading capacitor 86   
6.1.5 Pin input voltage 86   
6.1.6 Power supply scheme 87   
6.1.7 Current consumption measurement .88

6.2 Absolute maximum ratings . 88

6.3 Operating conditions 90

6.3.1 General operating conditions 90   
6.3.2 VCAP external capacitor 92   
6.3.3 Operating conditions at power-up / power-down 93   
6.3.4 Embedded reset and power control block characteristics 94   
6.3.5 Embedded reference voltage characteristics . 95   
6.3.6 Embedded USB regulator characteristics 96   
6.3.7 Supply current characteristics 96   
Typical and maximum current consumption .97   
I/O system current consumption. .102   
On-chip peripheral current consumption .104   
6.3.8 Wake-up time from low-power modes 110   
6.3.9 External clock source characteristics 111   
High-speed external user clock generated from an external source .111   
Low-speed external user clock generated from an external source . .112   
High-speed external clock generated from a crystal/ceramic resonator. . . . . . .113   
Low-speed external clock generated from a crystal/ceramic resonator . . . . . . .114   
6.3.10 Internal clock source characteristics 115   
48 MHz high-speed internal RC oscillator (HSI48). .115   
64 MHz high-speed internal RC oscillator (HSI) . . .116   
4 MHz low-power internal RC oscillator (CSI) .117   
Low-speed internal (LSI) RC oscillator . .117   
6.3.11 PLL characteristics . 118   
6.3.12 Memory characteristics 122   
Flash memory. . 122   
6.3.13 EMC characteristics 123   
Functional EMS (electromagnetic susceptibility) ..123   
Designing hardened software to avoid noise problems ..123   
Electromagnetic Interference (EMI) . .124   
6.3.14 Absolute maximum ratings (electrical sensitivity) 124   
Electrostatic discharge (ESD). ..124   
Static latchup . . . . ..125   
6.3.15 I/O current injection characteristics 125   
Functional susceptibility to I/O current injection .125   
6.3.16 I/O port characteristics 126   
General input/output characteristics . .126   
Output driving current. ..128   
Output voltage levels 129   
Output buffer timing characteristics (HSLV option disabled) ..131   
Output buffer timing characteristics (HSLV option enabled). ..133   
Analog switch between ports Pxy_C and Pxy ..134   
6.3.17 NRST pin characteristics .134   
6.3.18 FMC characteristics 135   
Asynchronous waveforms and timings. ..135   
Synchronous waveforms and timings. ..143   
NAND controller waveforms and timings ..152   
SDRAM waveforms and timings. ..154   
6.3.19 Octo-SPI interface characteristics .157   
6.3.20 Delay block (DLYB) characteristics .162   
6.3.21 16-bit ADC characteristics 162   
General PCB design guidelines .170   
6.3.22 12-bit ADC characteristics 171   
6.3.23 DAC characteristics .177   
6.3.24 Voltage reference buffer characteristics 181   
6.3.25 Analog temperature sensor characteristics .182   
6.3.26 Digital temperature sensor characteristics 183   
6.3.27 Temperature and VBAT monitoring .183   
6.3.28 Voltage booster for analog switch .184   
6.3.29 Comparator characteristics 184   
6.3.30 Operational amplifier characteristics .. 185   
6.3.31 Digital filter for Sigma-Delta Modulators (DFSDM) characteristics . . . 188   
6.3.32 Camera interface (DCMI) timing specifications .. 190   
6.3.33 Parallel synchronous slave interface (PSSl) characteristics 191   
6.3.34 LCD-TFT controller (LTDC) characteristics 192   
6.3.35 Timer characteristics 194   
6.3.36 Low-power timer characteristics 194   
6.3.37 Communication interfaces 195   
I2C interface characteristics . .195   
USART interface characteristics. .196   
SPI interface characteristics . .198   
I2S Interface characteristics . .201   
SAI characteristics . .203   
MDIO characteristics .205   
SD/SDIO MMC card host interface (SDMMC) characteristics .206   
USB OTG_FS characteristics. .208   
USB OTG_HS characteristics .209   
Ethernet interface characteristics . .210   
JTAG/SWD interface characteristics .212

# Package information . . . 215

7.1 Device marking . .. 215   
7.2 LQFP100 package information (1L) 216   
Notes: .218   
7.3 TFBGA100 package information (A08Q) 219   
Notes: .220   
7.4 LQFP144 package information (1A) 222   
Notes: .224   
7.5 UFBGA144 package information (A0AS) 226   
7.6 Thermal characteristics 228   
7.6.1 Reference documents 229

# Ordering information . 230

Important security notice . . . . . . . 231

Revision history .. 232

# List of tables

Table 1. STM32H723xE/G features and peripheral counts 17   
Table 2. System versus domain low-power mode 27   
Table 3. DFSDM implementation 37   
Table 4. Timer feature comparison. 40   
Table 5. USART features 46   
Table 6. Legend/abbreviations used in the pinout table 56   
Table 7. STM32H723 pin and ball descriptions 57   
Table 8. STM32H723 pin alternate functions 72   
Table 9. Voltage characteristics 88   
Table 10. Current characteristics 89   
Table 11. Thermal characteristics. 89   
Table 12. General operating conditions 90   
Table 13. Supply voltage and maximum temperature configuration. 92   
Table 14. VCAP operating conditions . . 92   
Table 15. Operating conditions at power-up/power-down 93   
Table 16. Reset and power control block characteristics 94   
Table 17. Embedded reference voltage . 95   
Table 18. Internal reference voltage calibration values 96   
Table 19. USB regulator characteristics . . 96   
Table 20. Typical and maximum current consumption in Run mode,   
code with data processing running from ITCM 98   
Table 21. Typical and maximum current consumption in Run mode, code with data processing   
running from flash memory, cache ON 99   
Table 22. Typical and maximum current consumption in Run mode,   
code with data processing running from flash memory, cache OFF . 100   
Table 23. Typical consumption in Run mode and corresponding performance   
versus code position . . 101   
Table 24. Typical current consumption in Autonomous mode 101   
Table 25. Typical and maximum current consumption in Sleep mode 101   
Table 26. Typical and maximum current consumption in Stop mode . . 102   
Table 27. Typical and maximum current consumption in Standby mode 102   
Table 28. Typical and maximum current consumption in VBAT mode . 102   
Table 29. Peripheral current consumption in Run mode 104   
Table 30. Low-power mode wakeup timings 110   
Table 31. High-speed external user clock characteristics. 111   
Table 32. Low-speed external user clock characteristics . 112   
Table 33. 4-50 MHz HSE oscillator characteristics. 113   
Table 34. Low-speed external user clock characteristics. 114   
Table 35. HSI48 oscillator characteristics. . 115   
Table 36. HSI oscillator characteristics. 116   
Table 37. CSI oscillator characteristics. 117   
Table 38. LSI oscillator characteristics . 117   
Table 39. PLL1 characteristics (wide VCO frequency range). 118   
Table 40. PLL1 characteristics (medium VCO frequency range). 119   
Table 41. PLL2 and PLL3 characteristics (wide VCO frequency range) 120   
Table 42. PLL2 and PLL3 characteristics (medium VCO frequency range) 121   
Table 43. Flash memory characteristics . 122   
Table 44. Flash memory programming. 122   
Table 45. Flash memory endurance and data retention. 122   
Table 46. EMS characteristics 123   
Table 47. EMI characteristics for fHSE = 8 MHz and fCPU = 550 MHz 124   
Table 48. ESD absolute maximum ratings . . 124   
Table 49. Electrical sensitivities 125   
Table 50. / current injection susceptibility 125   
Table 51. I/O static characteristics 126   
Table 52. Output voltage characteristics for all I/Os except PC13, PC14 and PC15 129   
Table 53. Output voltage characteristics for PC13, PC14 and PC15 . 130   
Table 54. Output timing characteristics (HSLV OFF) 131   
Table 55. Output timing characteristics (HSLV ON) . 133   
Table 56. Pxy_C and Pxy analog switch characteristics 134   
Table 57. NRST pin characteristics 134   
Table 58. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings 136   
Table 59. Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings . 136   
Table 60. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings . 138   
Table 61. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings. 138   
Table 62. Asynchronous multiplexed PSRAM/NOR read timings. . . 140   
Table 63. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings 140   
Table 64. Asynchronous multiplexed PSRAM/NOR write timings . . . . 142   
Table 65. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings 142   
Table 66. Synchronous non-multiplexed NOR/PSRAM read timings . 144   
Table 67. Synchronous non-multiplexed PSRAM write timings 146   
Table 68. Synchronous multiplexed NOR/PSRAM read timings 148   
Table 69. Synchronous multiplexed PSRAM write timings. 150   
Table 70. Switching characteristics for NAND flash read cycles 152   
Table 71. Switching characteristics for NAND flash write cycles 153   
Table 72. SDRAM read timings. 154   
Table 73. LPSDR SDRAM read timings 155   
Table 74. SDRAM Write timings . . 156   
Table 75. LPSDR SDRAM Write timings 156   
Table 76. OCTOSPI characteristics in SDR mode . . 158   
Table 77. OCTOSPI characteristics in DTR mode (no DQS) . 159   
Table 78. OCTOSPI characteristics in DTR mode (with DQS)/Octal and Hyperbus 160   
Table 79. Delay Block characteristics. 162   
Table 80. 16-bit ADC characteristics 162   
Table 81. Minimum sampling time vs RAIN (16-bit ADC). 166   
Table 82. 16-bit ADC accuracy . . 168   
Table 83. 12-bit ADC characteristics 171   
Table 84. Minimum sampling time vs RAIN (12-bit ADC). 174   
Table 85. 12-bit ADC accuracy. . 176   
Table 86. DAC characteristics 177   
Table 87. DAC accuracy.. 179   
Table 88. VREFBUF characteristics . 181   
Table 89. Temperature sensor characteristics . 182   
Table 90. Temperature sensor calibration values. 182   
Table 91. Digital temperature sensor characteristics 183   
Table 92. VBAT monitoring characteristics 183   
Table 93. VBAT charging characteristics. 183   
Table 94. Temperature monitoring characteristics 184   
Tabbe 95. Voltage booster for analog switch characteristics. 184   
Table 96. COMP characteristics. 184   
Table 97. Operational amplifier characteristics. 185   
Table 98. DFSDM measured timing 188   
Table 99. DCMI characteristics. 190   
Table 100. PSSI transmit characteristics 191   
Table 101. PSSI receive characteristics. 191   
Table 102. LTDC characteristics 192   
Table 103. TIMx characteristics 194   
Table 104. LPTIMx characteristics 194   
Table 105. Minimum i2c_ker_ck frequency in all I2C modes . 195   
Table 106. I2C analog filter characteristics. 195   
Table 107. USART (SPI mode) characteristics 196   
Table 108. SPI characteristics 198   
Table 109. dynamic characteristics 201   
Table 110. SAI characteristics 203   
Table 111. MDIO slave timing parameters. 205   
Table 112. Dynamics characteristics: SD / MMC characteristics, VDD = 2.7 to 3.6 V . 206   
Table 113. Dynamics characteristics: eMMC characteristics VDD = 1.71V to 1.9V . 207   
Table 114. USB OTG_FS electrical characteristics 209   
Table 115. Dynamics characteristics: USB ULPI 209   
Table 116. Dynamics characteristics: Ethernet MAC signals for SMI 210   
Table 117. Dynamics characteristics: Ethernet MAC signals for RMII 211   
Table 118. Dynamics characteristics: Ethernet MAC signals for MII 212   
Table 119. Dynamics JTAG characteristics 213   
Table 120. Dynamics SWD characteristics. 213   
Table 121. LQFP100 - Mechanical data . 217   
Table 122. TFBGA100 - Mechanical data 220   
Table 123. TFBGA100 - Example of PCB design rules (0.8 mm pitch BGA) 221   
Table 124. LQFP144 - Mechanical data . 223   
Table 125. UFBGA - 144 balls, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array   
package mechanical data 226   
Table 126. UFBGA144 recommended PCB design rules (0.50 mm pitch BGA) 227   
Table 127. Thermal characteristics. 228   
Table 128. Document revision history 232

# List of figures

Figure 1. STM32H723xE/G block diagram 16   
Figure 2. Power-up/power-down sequence 25   
Figure 3. STM32H723xE/G bus matrix 29   
Figure 4. TFBGA100 ballout 53   
Figure 5. LQFP100 pinout 54   
Figure 6. LQFP144 pinout 55   
Figure 7. UFBGA144 ballout 56   
Figure 8. Pin loading conditions. 86   
Figure 9. Pin input voltage . 86   
Figure 10. Power supply scheme 87   
Figure 11. Current consumption measurement scheme .88   
Figure 12. External capacitor EXT .. . . . .92   
Figure 13. High-speed external clock source AC timing diagram 111   
Figure 14. Low-speed external clock source AC timing diagram. 112   
Figure 15. Typical application with an 8 MHz crystal . 114   
Figure 16. Typical application with a 32.768 kHz crystal . 115   
Figure 17. VIL/VIH for all I/Os except BOOTO 127   
Figure 18. Recommended NRST pin protection 135   
Figure 19. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms 137   
Figure 20. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms . 139   
Figure 21. Asynchronous multiplexed PSRAM/NOR read waveforms. 141   
Figure 22. Asynchronous multiplexed PSRAM/NOR write waveforms 143   
Figure 23. Synchronous non-multiplexed NOR/PSRAM read timings . 145   
Figure 24. Synchronous non-multiplexed PSRAM write timings 147   
Figure 25. Synchronous multiplexed NOR/PSRAM read timings 149   
Figure 26. Synchronous multiplexed PSRAM write timings. . 151   
Figure 27. NAND controller waveforms for read access 153   
Figure 28. NAND controller waveforms for write access 154   
Figure 29. SDRAM read access waveforms (CL = 1) 155   
Figure 30. SDRAM write access waveforms 157   
Figure 31. OCTOSPI SDR read/write timing diagram 158   
Figure 32. OCTOSPI DTR mode timing diagram. 159   
Figure 33. OCTOSPI Hyperbus clock timing diagram 161   
Figure 34. OCTOSPI Hyperbus read timing diagram 161   
Figure 35. OCTOSPI Hyperbus write timing diagram 162   
Figure 36. ADC accuracy characteristics. 169   
Figure 37. Typical connection diagram when using the ADC with FT/TT pins   
featuring analog switch function169   
Figure 38. Puppl n  lin 170   
Figure 39. Power supply and reference decoupling (VREF+ connected to VDDA) 170   
Figure 40. 12-bit buffered /non-buffered DAC 180   
Figure 41. Channel transceiver timing diagrams 189   
Figure 42. DCMI timing diagram 190   
Figure 43. LCD-TFT horizontal timing diagram 193   
Figure 44. LCD-TFT vertical timing diagram 193   
Figure 45. USART timing diagram in SPI master mode. 197   
Figure 46. USART timing diagram in SPI slave mode . . 197   
Figure 47. SPI timing diagram - slave mode and CPHA = 0 199   
Figure 48. SPI timing diagram - slave mode and CPHA = 1 .200   
Figure 49. SPI timing diagram - master mode . 200   
Figure 50. slave timing diagram (Philips protocol 202   
Figure 51. master timing diagram Philips protocol 202   
Figure 52. SAI master timing waveforms . 204   
Figure 53. SAI slave timing waveforms 205   
Figure 54. MDIO slave timing diagram .206   
Figure 55. SD high-speed mode 208   
Figure 56. SD default mode .. 208   
Figure 57. SDMMC DDR mode . 208   
Figure 58. ULPI timing diagram. 210   
Figure 59. Ethernet SMI timing diagram .211   
Figure 60. Ethernet RMIl timing diagram . .211   
Figure 61. Ethernet MIl timing diagram .212   
Figure 62. JTAG timing diagram .213   
Figure 63. SWD timing diagram. .214   
Figure 64. LQFP100 - Outline(15). .216   
Figure 65. LQFP100 - Footprint example .218   
Figure 66. TFBGA100 - Outline(13) .219   
Figure 67. TFBGA100 - Footprint example 221   
Figure 68. LQFP144 - Outline(15). 222   
Figure 69. LQFP144 - Footprint example 225   
Figure 70. UFBGA - 144 balls, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid arry   
package outline. . 226   
Figure 71. UFBGA - 144 ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array   
package recommended footprint 227

# Introduction

This document provides information on STM32H723xE/G microcontrollers, such as description, functional overview, pin assignment and definition, packaging, and ordering information.

This document should be read in conjunction with the STM32H723xE/G reference manual (RM0468), available from the STMicroelectronics website www.st.com.

For information on the device errata with respect to the datasheet and reference manual, refer to the STM32H723 errata sheet (ES0491) available on the STMicroelectronics website www.st.com.

For information on the Arm®(a) Cortex®-M7 core, refer to the Cortex®-M7 Technical Reference Manual, available from the http://www.arm.com website.

# 2 Description

STM32H723xE/G devices are based on the high-performance Arm® Cortex®-M7 32-bit RISC core operating at up to 550 MHz. The Cortex® -M7 core features a floating-point unit (FPU) which supports Arm® double-precision (EEE 754 compliant) and single-precision data-processing instructions and data types. The Cortex -M7 core includes 32 Kbytes of instruction cache and 32 Kbytes of data cache. STM32H723xE/G devices support a full set of DSP instructions and a memory protection unit (MPU) to enhance application security.

STM32H723xE/G devices incorporate high-speed embedded memories with up to 1 Mbyte of flash memory, up to 564 Kbytes of RAM (including 192 Kbytes that can be shared between ITCM and AXI, plus 64 Kbytes exclusively ITCM, plus 128 Kbytes exclusively AXI, 128 Kbyte DTCM, 48 Kbytes AHB and 4 Kbytes of backup RAM), as well as an extensive range of enhanced I/Os and peripherals connected to APB buses, AHB buses, 2x32-bit multi-AHB bus matrix and a multilayer AXI interconnect supporting internal and external memory access. To improve application robustness, all memories feature error code correction (one error correction, two error detections).

The devices embed peripherals allowing mathematical/arithmetic function acceleration (CORDIC coprocessor for trigonometric functions and FMAC unit for filter functions). All the devices offer three ADCs, two DACs, two operational amplifiers, two ultra-low-power comparators, a low-power RTC, four general-purpose 32-bit timers, 12 general-purpose 16- bit timers including two PWM timers for motor control, five low-power timers, a true random number generator (RNG). The devices support four digital filters for external sigma-delta modulators (DFSDM). They also feature standard and advanced communication interfaces.

Standard peripherals Five 12Cs Five USARTs, five UARTs, and one LPUART Six SPls, four I2Ss. To achieve audio class accuracy, the I2S peripherals can be clocked by a dedicated internal audio PLL or by an external clock to allow synchronization (note that the five USARTs also provide SPI slave capability). Two SAl serial audio interfaces One SPDIFRX interface with four inputs One SWPMI (Single Wire Protocol Master Interface) Management Data Input/Output (MDIO) slaves Two SDMMC interfaces A USB OTG high-speed interface with full-speed capability (with the ULPI) Two FDCANs plus one TT-FDCAN interface An Ethernet interface   
Chrom-ART Accelerator HDMI-CEC

Advanced peripherals including

A flexible memory control (FMC) interface Two Octo-SPI memory interfaces − A camera interface for CMOS sensors An LCD-TFT display controller

Refer to Table 1: STM32H723xE/G features and peripheral counts for the list of peripherals available on each part number.

STM32H723xE/G devices operate in the -40 to +85 C ambient temperature range from a 1.62 to 3.6 V power supply. The supply voltage can drop down to 1.62 V by using an external power supervisor (see Section 3.7.2: Power supply supervisor) and connecting the PDR_ON pin to Vss. Otherwise, the supply voltage must stay above 1.71 V with the embedded power voltage detector enabled.

Dedicated supply inputs for USB are available to allow a greater power supply choice.

A comprehensive set of power-saving modes allows the design of low-power applications.

STM32H723xE/G devices are offered in several packages ranging from 100 to 144 pins/balls. The set of included peripherals changes with the device chosen.

These features make STM32H723xE/G microcontrollers suitable for a wide range of applications:

• Motor drive and application control   
• Medical equipment   
• Industrial applications: PLC, inverters, circuit breakers • Printers, and scanners   
• Alarm systems, video intercom, and HVAC   
• Home audio appliances   
• Mobile applications, Internet of Things   
• Wearable devices: smart watches.

Figure 1 shows the device block diagram.

![](images/c49647e11e74c43caf7e27482d2b894ce648574ea4a83a9b3823018ebdff88d6.jpg)  
Figure 1. STM32H723xE/G block diagram

Table 1. STM32H723xE/G features and peripheral counts   

<table><tr><td colspan="2" rowspan="1">Peripherals</td><td colspan="1" rowspan="1">STM32H723VGH/VEH</td><td colspan="1" rowspan="1">STM32H723VGT/VET</td><td colspan="1" rowspan="1">STM32H723ZGT/ZET</td><td colspan="1" rowspan="1">STM32H723ZGI/ZEI</td></tr><tr><td colspan="2" rowspan="1">Flash memory (Kbytes)(1)</td><td colspan="1" rowspan="1">1024 /512</td><td colspan="1" rowspan="1">1024/512</td><td colspan="1" rowspan="1">1024 /512</td><td colspan="1" rowspan="1">1024 /512</td></tr><tr><td colspan="1" rowspan="4">SRAM (Kbytes)</td><td colspan="1" rowspan="1">SRAM mapped onto AXI bus</td><td colspan="4" rowspan="1">128</td></tr><tr><td colspan="1" rowspan="1">SRAM1 (D2 domain)</td><td colspan="4" rowspan="1">16</td></tr><tr><td colspan="1" rowspan="1">SRAM2 (D2 domain)</td><td colspan="4" rowspan="1">16</td></tr><tr><td colspan="1" rowspan="1">SRAM4 (D3 domain)</td><td colspan="4" rowspan="1">16</td></tr><tr><td colspan="2" rowspan="1">RAM shared between ITCM and AXI (Kbytes)</td><td colspan="4" rowspan="1">192</td></tr><tr><td colspan="1" rowspan="2">TCM RAM (Kbytes)</td><td colspan="1" rowspan="1">ITCM RAM (instruction)</td><td colspan="4" rowspan="1">64</td></tr><tr><td colspan="1" rowspan="1">DTCM RAM (data)</td><td colspan="4" rowspan="1">128</td></tr><tr><td colspan="2" rowspan="1">Backup SRAM (Kbytes)</td><td colspan="4" rowspan="1">4</td></tr><tr><td colspan="1" rowspan="5">FMC</td><td colspan="1" rowspan="1">Interface</td><td colspan="4" rowspan="1">1</td></tr><tr><td colspan="1" rowspan="1">NOR flashmemory/RAMcontroller</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">yes</td><td colspan="1" rowspan="1">yes</td></tr><tr><td colspan="1" rowspan="1">Multiplexed I/ONOR flashmemory</td><td colspan="1" rowspan="1">yes</td><td colspan="1" rowspan="1">yes</td><td colspan="1" rowspan="1">yes</td><td colspan="1" rowspan="1">yes</td></tr><tr><td colspan="1" rowspan="1">16-bit NAND flash memory</td><td colspan="1" rowspan="1">yes</td><td colspan="1" rowspan="1">yes</td><td colspan="1" rowspan="1">yes</td><td colspan="1" rowspan="1">yes</td></tr><tr><td colspan="1" rowspan="1">16-bit SDRAM controller</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">yes</td><td colspan="1" rowspan="1">yes</td></tr><tr><td colspan="2" rowspan="1">GPIO</td><td colspan="1" rowspan="1">80</td><td colspan="1" rowspan="1">80</td><td colspan="1" rowspan="1">112</td><td colspan="1" rowspan="1">114</td></tr><tr><td colspan="2" rowspan="1">Octo-SPI interface</td><td colspan="1" rowspan="1">1</td><td colspan="1" rowspan="1">1</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td></tr><tr><td colspan="2" rowspan="1">OTFDEC</td><td colspan="4" rowspan="1">no</td></tr><tr><td colspan="2" rowspan="1">CORDIC</td><td colspan="4" rowspan="1">yes</td></tr><tr><td colspan="2" rowspan="1">FMAC</td><td colspan="4" rowspan="1">yes</td></tr><tr><td colspan="1" rowspan="7">Timers</td><td colspan="1" rowspan="1">General purpose 32 bits</td><td colspan="1" rowspan="1">4</td><td colspan="1" rowspan="1">4</td><td colspan="1" rowspan="1">4</td><td colspan="1" rowspan="1">4</td></tr><tr><td colspan="1" rowspan="1">General purpose 16 bits</td><td colspan="1" rowspan="1">10</td><td colspan="1" rowspan="1">10</td><td colspan="1" rowspan="1">10</td><td colspan="1" rowspan="1">10</td></tr><tr><td colspan="1" rowspan="1">Advanced control(PWM)</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td></tr><tr><td colspan="1" rowspan="1">Basic</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td></tr><tr><td colspan="1" rowspan="1">Low-power</td><td colspan="1" rowspan="1">5</td><td colspan="1" rowspan="1">5</td><td colspan="1" rowspan="1">5</td><td colspan="1" rowspan="1">5</td></tr><tr><td colspan="1" rowspan="1">RTC</td><td colspan="1" rowspan="1">1</td><td colspan="1" rowspan="1">1</td><td colspan="1" rowspan="1">1</td><td colspan="1" rowspan="1">1</td></tr><tr><td colspan="1" rowspan="1">Window watchdog /independent watchdog</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td></tr><tr><td colspan="2" rowspan="1">Wakeup pins</td><td colspan="1" rowspan="1">4</td><td colspan="1" rowspan="1">4</td><td colspan="1" rowspan="1">4</td><td colspan="1" rowspan="1">4</td></tr><tr><td colspan="2" rowspan="1">Tamper pins</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td></tr><tr><td colspan="2" rowspan="1">Random number generator</td><td colspan="4" rowspan="1">yes</td></tr><tr><td colspan="2" rowspan="1">Cryptographic accelerator</td><td colspan="4" rowspan="1">no</td></tr><tr><td colspan="1" rowspan="12">Communicationinterfaces</td><td colspan="1" rowspan="1">SPI /I2S</td><td colspan="1" rowspan="1">5/4</td><td colspan="1" rowspan="1">5/4</td><td colspan="1" rowspan="1">6/4</td><td colspan="1" rowspan="1">6/4</td></tr><tr><td colspan="1" rowspan="1">I2C</td><td colspan="1" rowspan="1">5</td><td colspan="1" rowspan="1">5</td><td colspan="1" rowspan="1">5</td><td colspan="1" rowspan="1">5</td></tr><tr><td colspan="1" rowspan="1">USART/UART/LPUART</td><td colspan="1" rowspan="1">5/5/1</td><td colspan="1" rowspan="1">5/5/1</td><td colspan="1" rowspan="1">5/5/1</td><td colspan="1" rowspan="1">5/5/1</td></tr><tr><td colspan="1" rowspan="1">SAI/PDM</td><td colspan="1" rowspan="1">2/2(2)</td><td colspan="1" rowspan="1">2/2(2)</td><td colspan="1" rowspan="1">2/2</td><td colspan="1" rowspan="1">2/2</td></tr><tr><td colspan="1" rowspan="1">SPDIFRX</td><td colspan="4" rowspan="1">1</td></tr><tr><td colspan="1" rowspan="1">HDMI-CEC</td><td colspan="4" rowspan="1">1</td></tr><tr><td colspan="1" rowspan="1">SWPMI</td><td colspan="4" rowspan="1">1</td></tr><tr><td colspan="1" rowspan="1">MDIO</td><td colspan="4" rowspan="1">/1</td></tr><tr><td colspan="1" rowspan="1">SDMMC</td><td colspan="4" rowspan="1">2</td></tr><tr><td colspan="1" rowspan="1">FDCAN/TT-FDCAN</td><td colspan="1" rowspan="1">2/1</td><td colspan="1" rowspan="1">2/1</td><td colspan="1" rowspan="1">2/1</td><td colspan="1" rowspan="1">2/1</td></tr><tr><td colspan="1" rowspan="1">USB [OTG_HS(ULPI)/FS(PHY)]</td><td colspan="1" rowspan="1">1 [1/1]</td><td colspan="1" rowspan="1">1 [1/1]</td><td colspan="1" rowspan="1">1 [1/1]</td><td colspan="1" rowspan="1">1 [1/1]</td></tr><tr><td colspan="1" rowspan="1">Ethernet [MII/RMII]</td><td colspan="1" rowspan="1">1 [0/1]</td><td colspan="1" rowspan="1">1 [0/1]</td><td colspan="1" rowspan="1">1 [0/1]</td><td colspan="1" rowspan="1">1 [1/1]</td></tr><tr><td colspan="2" rowspan="1">Camera interface/PSSI</td><td colspan="4" rowspan="1">yes</td></tr><tr><td colspan="2" rowspan="1">LCD-TFT</td><td colspan="1" rowspan="1">yes</td><td colspan="1" rowspan="1">yes</td><td colspan="1" rowspan="1">yes</td><td colspan="1" rowspan="1">yes</td></tr><tr><td colspan="2" rowspan="1">Chrom-ART Accelerator (DMA2D)</td><td colspan="4" rowspan="1">yes</td></tr><tr><td colspan="1" rowspan="4">16-bit ADCs</td><td colspan="1" rowspan="1">Number of ADCs</td><td colspan="4" rowspan="1">2</td></tr><tr><td colspan="1" rowspan="1">Number of directchannelsADC1/ADC2</td><td colspan="1" rowspan="1">2/2</td><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">2/2</td></tr><tr><td colspan="1" rowspan="1">Number of fast channelsADC1/ADC2</td><td colspan="1" rowspan="1">3/2</td><td colspan="1" rowspan="1">3/2</td><td colspan="1" rowspan="1">4/3</td><td colspan="1" rowspan="1">4/3</td></tr><tr><td colspan="1" rowspan="1">Number of slow channelsADC1/ADC2</td><td colspan="1" rowspan="1">9/8</td><td colspan="1" rowspan="1">11/10</td><td colspan="1" rowspan="1">12/11</td><td colspan="1" rowspan="1">12/11</td></tr><tr><td colspan="1" rowspan="4">12-bit ADCs</td><td colspan="1" rowspan="1">Number of ADCs</td><td colspan="4" rowspan="1">1</td></tr><tr><td colspan="1" rowspan="1">Number of direct channels</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td></tr><tr><td colspan="1" rowspan="1">Number of fast channels</td><td colspan="1" rowspan="1">6</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">6</td><td colspan="1" rowspan="1">6</td></tr><tr><td colspan="1" rowspan="1">Number of slow channels</td><td colspan="1" rowspan="1">9</td><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">4</td><td colspan="1" rowspan="1">9</td></tr><tr><td colspan="1" rowspan="2">12-bit DAC</td><td colspan="1" rowspan="1">Present in IC</td><td colspan="4" rowspan="1">yes</td></tr><tr><td colspan="1" rowspan="1">Number of channels</td><td colspan="4" rowspan="1">2</td></tr><tr><td colspan="2" rowspan="1">Comparators</td><td colspan="4" rowspan="1">2</td></tr><tr><td colspan="2" rowspan="1">Operational amplifiers</td><td colspan="4" rowspan="1">2</td></tr><tr><td colspan="2" rowspan="1">DFSDM</td><td colspan="4" rowspan="1">yes</td></tr><tr><td colspan="2" rowspan="1">Maximum CPU frequency</td><td colspan="4" rowspan="1">550 MHz</td></tr><tr><td colspan="2" rowspan="1">USB separate supply pad</td><td colspan="1" rowspan="1">yes</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">yes</td><td colspan="1" rowspan="1">yes</td></tr><tr><td colspan="2" rowspan="1">USB internal regulator</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="2" rowspan="1">LDO</td><td colspan="4" rowspan="1">yes</td></tr><tr><td colspan="2" rowspan="1">SMPS step-down converter</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="2" rowspan="1">Operating voltage</td><td colspan="1" rowspan="1">1.62 to3.6 V</td><td colspan="1" rowspan="1">1.71 to3.6 V</td><td colspan="2" rowspan="1">1.62 to 3.6 V</td></tr><tr><td colspan="1" rowspan="2">Operatingtemperatures</td><td colspan="1" rowspan="1">Ambient temperature</td><td colspan="4" rowspan="1">-40° to +85°</td></tr><tr><td colspan="1" rowspan="1">Junction temperature</td><td colspan="4" rowspan="1">-40°C to +125°</td></tr><tr><td colspan="2" rowspan="1">Package</td><td colspan="1" rowspan="1">TFBGA100</td><td colspan="1" rowspan="1">LQFP100</td><td colspan="1" rowspan="1">LQFP144</td><td colspan="1" rowspan="1">UFBGA144</td></tr></table>

STM32H723xGy products have 1024 Kbytes of flash memory, whereas STM32H723xEy products have 512 Kbytes l and ball descriptions.

# Functional overview

# 3.1 Arm® Cortex®-M7 with FPU

The Arm® Cortex®-M7 with double-precision FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and optimized power consumption, while delivering outstanding computational performance and low interrupt latency.

The Cortex®-M7 proessor is a highly efficient high-perormance featurig:

• Six-stage dual-issue pipeline   
• Dynamic branch prediction   
• Harvard architecture with L1 caches (32 Kbytes of I-cache and 32 Kbytes of D-cache)   
• 64-bit AXI interface   
• 64-bit ITCM interface   
• 2x32-bit DTCM interfaces

The following memory interfaces are supported:

• Separate Instruction and Data buses (Harvard Architecture) to optimize CPU latency Tightly Coupled Memory (TCM) interface designed for fast and deterministic SRAM accesses   
• AXI Bus interface to optimize Burst transfers Dedicated low-latency AHB-Lite peripheral bus (AHBP) to connect to peripherals.

The processor supports a set of DSP instructions, which allow efficient signal processing and complex algorithm execution.

It also supports single and double precision FPU (floating-point unit) speeds up software development by using metalanguage development tools, while avoiding saturation.

Figure 1 shows the general block diagram of the STM32H723xE/G family.

# 3.2 Memory protection unit (MPU)

The memory protection unit (MPU) manages the CPU access rights and the attributes of the system resources. It has to be programmed and enabled before use. Its main purposes are to prevent an untrusted user program to accidentally corrupt data used by the OS and/or by a privileged task, but also to protect data processes or read-protect memory regions.

The MPU defines access rules for privileged accesses and user program accesses. It allows defining up to 16 protected regions that can in turn be divided into up to eight independent subregions, where region address, size, and attributes can be configured. The protection area ranges from 32 bytes to 4 Gbytes of addressable memory. When an unauthorized access is performed, a memory management exception is generated.

# 3.3 Memories

# 3.3.1 Embedded flash memory

The STM32H723xE/G devices embed up to 1 Mbyte of flash memory that can be used for storing programs and data.

The flash memory is organized as 266-bit flash words memory that can be used for storing both code and data constants. Each word consists of:

one flash word (eight words, 32 bytes, or 256 bits) _ 10 ECC bits (single-error correction and double-error detection).

The flash memory is organized as follows:

up to 1 Mbyte of user flash memory block containing eight user sectors of 128 Kbytes (4 K flash memory words) 128 Kbytes of system flash memory from which the device can boot 2 Kbytes (64 flash words) of user option bytes for user configuration

# 3.3.2 Embedded SRAM

All devices feature:

from 128 to 320 Kbytes of AXI-SRAM mapped onto the AXI bus on D1 domain   
• SRAM1 mapped on D2 domain: 16 Kbytes   
• SRAM2 mapped on D2 domain: 16 Kbytes   
• SRAM4 mapped on D3 domain: 16 Kbytes   
• 4 Kbytes of backup SRAM The content of this area is protected against possible unwanted write accesses, and can be retained in Standby or VBAT mode. RAM mapped to TCM interface (ITCM and DTCM): Both ITCM and DTCM RAMs are zero wait state memories. They can be accessed either from the CPU or the MDMA (even in Sleep mode) through a specific AHB slave of the Cortex®-M7CPU(AHBSAHBP): 64 to 256 Kbytes of ITCM-RAM (instruction RAM) This RAM is connected to an ITCM 64-bit interface designed for execution of critical real-time routines by the CPU. 128 Kbytes of DTCM-RAM (2x 64-Kbyte DTCM-RAMs on 2x32-bit DTCM ports) The DTCM-RAM could be used for critical real-time data, such as interrupt service routines or stack/heap memory. Both DTCM-RAMs can be used in parallel (for load/store operations) thanks to the Cortex®-M7 dual issue capability.

The MDMA can be used to load code or data in ITCM or DTCM RAMs. As reflected above, 192 Kbyte of RAM can be used either for AXI SRAM or ITCM, with a 64Kbyte granularity.

# Error code correction (ECC)

Over the product lifetime, and/or due to external events such as radiations, invalid bits in memories may occur. They can be detected and corrected by ECC. This is an expected behavior that has to be managed at final-application software level in order to ensure data integrity through ECC algorithms implementation.

SRAM data are protected by ECC:

• 7 ECC bits are added per 32-bit word.   
• 8 ECC bits are added per 64-bit word for AXI-SRAM and ITCM-RAM.

The ECC mechanism is based on the SECDED algorithm. It supports single-error correction and double-error detection.

# 3.4 Boot modes

At startup, the boot memory space is selected by the BOOT pin and BOOT_ADDx option bytes, allowing to program any boot memory address from Ox0000 0000 to 0x3FFF FFFF, which includes:

• All flash address space   
• All RAM address space: ITCM, DTCM RAMs and SRAMs   
• The system memory bootloader

The bootloader is located in nonuser system memory. It is used to reprogram the flash memory through a serial interface (USART, I2C, SPI, FDCAN, USB-DFU). Refer to application note AN2606 "STM32 microcontroller system memory Boot mode" for details.

# 3.5 CORDIC coprocessor (CORDIC)

The CORDIC coprocessor provides hardware acceleration of certain mathematical functions, notably trigonometric, commonly used in motor control, metering, signal processing and many other applications.

It speeds up the calculation of these functions compared to a software implementation, allowing a lower operating frequency, or freeing up processor cycles in order to perform other tasks.

The filter mathematical accelerator unit performs arithmetic operations on vectors. It comprises a multiplier/accumulator (MAC) unit, together with address generation logic, which allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, which allows digital filters to be implemented. Both finite and infinite impulse response filters can be realized.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing up the processor for other tasks. In many cases it can accelerate such calculations compared to a software implementation, resulting in a speed-up of time critical tasks.

# CORDIC features

• 24-bit CORDIC rotation engine   
• Circular and Hyperbolic modes Rotation and Vectoring modes Functions: Sine, Cosine, Sinh, Cosh, Atan, Atan2, Atanh, Modulus, Square root, Natural logarithm Programmable precision up to 20-bit Fast convergence: 4 bits per clock cycle   
• Supports 16-bit and 32-bit fixed point input and output formats   
• Low latency AHB slave interface   
• Results can be read as soon as ready without polling or interrupt DMA read and write channels

# 3.6 Filter mathematical accelerator (FMAC)

The filter mathematical accelerator unit performs arithmetic operations on vectors. It comprises a multiplier/accumulator (MAC) unit, together with address generation logic, which allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, which allows digital filters to be implemented. Both finite and infinite impulse response filters can be realized.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing up the processor for other tasks. In many cases it can accelerate such calculations compared to a software implementation, resulting in a speed-up of time critical tasks.

# FMAC features

• 16 x 16-bit multiplier   
• 24+2-bit accumulator with addition and subtraction   
• 16-bit input and output data   
• 256 x 16-bit local memory Up to three areas can be defined in memory for data buffers (two inputs, one output), defined by programmable base address pointers and associated size registers Input and output sample buffers can be circular Buffer "watermark" feature reduces overhead in interrupt mode Filter functions: FIR, IIR (direct form 1) AHB slave interface DMA read and write data channels

# 3.7

# Power supply management

# 3.7.1 Power supply scheme

STM32H723xE/G power supply voltages are the following:

V =1. 3. etel p spply r / i exteall h VDD pins.

VDDA = 1.62 to 3.6 V: external analog power supplies for ADC, DAC, COMP and OPAMP.

VDD33usB: allows the support of a VDD supply different from 3.3 V while powering the USB transceiver with 3.3V on VDD33USB

VBAT = 1.2 to 3.6 V: power supply for the Vsw domain when VDD is not present.

VcAP: VcoRE supply voltage, which values depend on voltage scaling (1.0 V, 1.1 V, 1.2 V or 1.35 V). They are configured through VOS bits in PWR_D3CR register. The VcoRe domain is split into the following power domains that can be independently switch off.

D1 domain containing some peripherals and the Cortex®-M7 core D2 domain containing a large part of the peripherals D3 domain containing some peripherals and the system control

During power-up and power-down phases, the following power sequence requirements must be respected (see Figure 2):

WhV is belo DDmin, her powersupplis (VDAVDD) must ri below VDD + 300 mV. • When VDD is above VDDmin, all power supplies are independent.

During the power-down phase, VDD can temporarily become lower than other supplies only if the energy provided to the microcontroller remains below 1 mJ. This allows external decoupling capacitors to be discharged with different time constants during the power-down transient phase.

# 3.7.2 Power supply supervisor

The devices have an integrated power-on reset (POR)/ power-down reset (PDR) circuitry coupled with a brownout reset (BOR) circuitry:

Power-on reset (POR)   
The POR supervisor monitors VDD power supply and compares it to a fixed threshold. The devices remain in reset mode when VDD is below this threshold,   
Power-down reset (PDR)   
The PDR supervisor monitors VDD power supply. A reset is generated when VDD drops below a fixed threshold.   
The PDR supervisor can be enabled/disabled through PDR_ON pin.   
Brownout reset (BOR)   
The BOR supervisor monitors VDD power supply. Three BOR thresholds (from 2.1 to 2.7 V) can be configured through option bytes. A reset is generated when VDD drops below this threshold.

![](images/a7e89c48a45ab96b0006e5d4d54dbf0e153e067e000d718c02054b347688537f.jpg)  
Figure 2. Power-up/power-down sequence

fe    p m VDDAV

# 3.7.3 Voltage regulator

The same voltage regulator supplies the three power domains (D1, D2, and D3). D1 and D2 can be independently switched off.

Voltage regulator output can be adjusted according to application needs through six power supply levels:

Run mode (VOS0 to VOS3)

Scale 0: boosted performance   
Scale 1: high performance   
Scale 2: medium performance and consumption   
Scale 3: optimized performance and low-power consumption

Stop mode (SVOS3 to SVOS5)

Scale 3: peripheral with wake-up from Stop mode capabilities (UART, SPI, I2C, LPTIM) are operational   
Scale 4 and 5 where the peripheral with wake-up from Stop mode is disabled. The peripheral functionality is disabled but wake-up from Stop mode is possible through GPIO or asynchronous interrupt.

# 3.8 Low-power strategy

There are several ways to reduce power consumption on STM32H723xE/G:

Decrease the dynamic power consumption by slowing down the system clocks even in Run mode and by individually clock gating the peripherals that are not used. Save power when the CPU is idle, by selecting among the available low-power modes according to the user application needs. This allows the best compromise between short startup time and low power consumption to be achieved, according to the available wake-up sources.

The devices feature several low-power modes:

CSleep (CPU clock stopped)   
• CStop (CPU subsystem clock stopped)   
• DStop (Domain bus matrix clock stopped)   
• Stop (system clock stopped)   
• DStandby (Domain powered down) Standby (system powered down)

CSleep and CStop low-power modes are entered by the MCU when executing the WFI (Wait for Interrupt) or WFE (Wait for Event) instructions, or when the SLEEPONEXIT bit of the Cortex®-Mx core is set after returning from an interrupt service routine.

A domain can enter low-power mode (DStop or DStandby) when the processor, its subsystem, and the peripherals allocated in the domain enter low-power mode.

If part of the domain is not in low-power mode, the domain remains in the current mode.

Finally, the system can enter Stop or Standby when all EXTI wake-up sources are cleared and the power domains are in DStop or DStandby mode.

Table 2. System versus domain low-power mode   

<table><tr><td rowspan=1 colspan=1>System power mode</td><td rowspan=1 colspan=1>D1 domain power mode</td><td rowspan=1 colspan=1>D2 domain power mode</td><td rowspan=1 colspan=1>D3 domain power mode</td></tr><tr><td rowspan=1 colspan=1>Run</td><td rowspan=1 colspan=1>DRun/DStop/DStandby</td><td rowspan=1 colspan=1>DRun/DStop/DStandby</td><td rowspan=1 colspan=1>DRun</td></tr><tr><td rowspan=1 colspan=1>Stop</td><td rowspan=1 colspan=1>DStop/DStandby</td><td rowspan=1 colspan=1>DStop/DStandby</td><td rowspan=1 colspan=1>DStop</td></tr><tr><td rowspan=1 colspan=1>Standby</td><td rowspan=1 colspan=1>DStandby</td><td rowspan=1 colspan=1>DStandby</td><td rowspan=1 colspan=1>DStandby</td></tr></table>

# 3.9 Reset and clock controller (RCC)

The clock and reset controller is located in D3 domain. The RCC manages the generation of all the clocks, as well as the clock gating and the control of the system and peripheral resets. It provides a high flexibility in the choice of clock sources and allows clock ratios to be applied to improve the power consumption. In addition, on some communication peripherals that are capable to work with two different clock domains (either a bus interface clock or a kernel peripheral clock), thus the system frequency can be changed without modifying the baud rate.

# 3.9.1 Clock management

The devices embed four internal oscillators, two oscillators with external crystal or resonator, two internal oscillators with fast startup time and three PLLs.

The RCC receives the following clock source inputs:

Internal oscillators:   
64 MHz HSI clock 48 MHz RC oscillator 4 MHz CSI clock 32 kHz LSI clock

External oscillators:

HSE clock: 4-50 MHz (generated from an external source) or 4-48 MHz(generate   
from a crystal/ceramic resonator)   
LSE clock: 32.768 kHz

The RCC provides three PLLs: one for system clock, two for kernel clocks.

The system starts on the HSl clock. The user application can then select the clock configuration.

# 3.9.2 System reset sources

Power-on reset initializes al registers while system reset reinitializes the system except for the debug, part of the RCC and power controller status registers, as well as the backup power domain.

A system reset is generated in the following cases:

• Power-on reset (pwr_por_rst)   
• Brownout reset   
• Low level on NRST pin (external reset)   
• Window watchdog   
• Independent watchdog   
• Software reset   
• Low-power mode security reset   
• Exit from Standby

# 3.10 General-purpose input/outputs (GPIOs)

Each of the GPlO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPlO pins are shared with digital or analog alternate functions. All GPlOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

After reset, all GPlOs (except debug pins) are in Analog mode to reduce power consumption (refer to GPlOs register reset values in the device reference manual).

The l/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the l/Os registers.

# 3.11 Bus-interconnect matrix

The devices feature an AXI bus matrix, two AHB bus matrices and bus bridges that allow the interconnection of bus masters with bus slaves (see Figure 3).

![](images/346b8a8b2e4690431c91aa857850b532cf69c3591fa19618c8626cd6fed77bad.jpg)  
Figure 3. STM32H723xE/G bus matrix   
20

# 3.12 DMA controllers

The devices feature four DMA instances and a DMA request router to unload CPU activity:

o A master direct memory access (MDMA)

The MDMA is a high-speed DMA controller, which is in charge of all types of memory transfers (peripheral to memory, memory to memory, memory to peripheral), without any CPU action. It features a master AXI interface and a dedicated AHB interface to access Cortex®-M7 TCM memories.

The MDMA is located in D1 domain. It is able to interface with the other DMA controllers located in D2 domain to extend the standard DMA capabilities, or can manage peripheral DMA requests directly.

Each of the 16 channels can perform single block transfers, repeated block transfers and linked list transfers.

Two dual-port DMAs (DMA1, DMA2) located in D2 domain, with FIFO and request router capabilities.

One basic DMA (BDMA) located in D3 domain, with request router capabilities.

A DMA request multiplexer (DMAMUX)

The DMA request router could be considered as an extension of the DMA controller. It routes the DMA peripheral requests to the DMA controller itself. This allowing managing the DMA requests with a high flexibility, maximizing the number of DMA requests that run concurrently, as well as generating DMA requests from peripheral output trigger or DMA event.

# 3.13 Chrom-ART Accelerator (DMA2D)

The Chrom-ART Accelerator (DMA2D) is a specialized DMA dedicated to image manipulation. It can perform the following operations:

Filling a part or the whole of a destination image with a specific color C image Copying a part or the whole of a source image into a part or the whole of a destination image with a pixel format conversion Blendn  arand/orocplur i iffnt elat  y the result into a part or the whole of a destination image with a different color format. All the classical color coding schemes are supported from 4-bit up to 32-bit per pixel with indexed or direct color mode, including block based YCbCr to handle JPEG decoder output. • The DMA2D has its own dedicated memories for CLUTs (color look-up tables).

An interrupt can be generated when an operation is complete or at a programmed watermark.

All the operations are fully automated and are running independently from the CPU or the DMAs.

# 3.14 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller, which is able to manage 16 priority levels, and handle up to 140 maskable interrupt channels plus the 16 interrupt lines of the Cortex®-M7 with FPU core.

• Closely coupled NVIC gives low-latency interrupt processing   
• Interrupt entry vector table address passed directly to the core   
• Allows early processing of interrupts   
• Processing of late arriving, higher-priority interrupts   
• Support tail chaining Processor context automatically saved on interrupt entry, and restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimum interrupt latency.

# .15 Extended interrupt and event controller (EXTI)

The EXTI controller performs interrupt and event management. In addition, it can wake up the processor, power domains and/or D3 domain from Stop mode.

The EXTI handles up to 80 independent event/interrupt lines split as 26 configurable events and 54 direct events.

Configurable events have dedicated pending flags, active edge selection, and software trigger capable.

Direct events provide interrupts or events from peripherals having a status flag.

# 3.16 Cyclic redundancy check calculation unit (CRC)

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a programmable polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

# 3.17 Flexible memory controller (FMC)

The FMC controller main features are the following:

• Interface with static-memory mapped devices including:

Static random access memory (SRAM)   
NOR flash memory/OneNAND flash memory   
PSRAM (four memory banks)   
NAND flash memory with ECC hardware to check up to 8 Kbytes of data

Interface with synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) memories

8-,16-bit data bus width

Independent Chip Select control for each memory bank

Independent configuration for each memory bank

Write FIFO

Read FIFO for SDRAM controller

The maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is the FMC kernel clock divided by 2.

# 3.18 Octo-SPI memory interface (OCTOSPI)

The OcTOSPl is a specialized communication interface targeting single, dual, quad, or octal SPI memories. The STM32H723xE/G embeds two separate Octo-SPI interfaces.

Each OCTOSPI instance supports single/dual/quad/octal SPI formats. multiplexing of single/dual/quad/octal SPl over the same bus can be achieved using the integrated Octo-SPI I/O manager (OCTOSPIM).

The OCTOSPI can operate in any of the three following modes:

Indirect mode: all the operations are performed using the OcTOSPI registers   
• Status-polling mode: the external memory status register is periodically read and an interrupt can be generated in case of flag setting   
C Memory-mapped mode: the external memory is memory mapped and it is seen by the system as if it was an internal memory supporting both read and write operations.

The OcTOSPI supports two frame formats supported by most external serial memories such as serial PSRAMs, serial NAND and serial NOR flash memories, Hyper RAMs and Hyper flash memories.

Multichip package (MCP) combining any of the above mentioned memory types can also be supported.

The classical frame format with the command, address, alternate byte, dummy cycles, and data phase • The HyperBus ™ frame format.

# 3.19 Analog-to-digital converters (ADCs)

STM32H723xE/G devices embed three analog-to-digital converters, two of 16-bit resolution, and the third of 12-bit resolution. The 16-bit resolution ADCs can be configured as 16, 14, 12, 10 or 8 bits. The 12-bit resolution ADC can be configured to 12, 10 or 8 bits.

Each ADC shares up to 20 external channels, performing conversions in Single-shot or Scan mode. In Scan mode, automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

• simultaneous sample and hold • Interleaved sample and hold

The ADC can be served by the DMA controller, thus allowing automatic transfer of ADC converted values to a destination location without any software action.

In addition, an analog watchdog feature can accurately monitor the converted voltage of one, some, or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs can be triggered by any of the TIM1, TIM2, TIM3, TIM4, TIM6, TIM8, TIM15, TIM23, TIM24, and LPTIM1 timerS.

# 3.20 Temperature sensor

STM32H723xE/G devices embed a temperature sensor that generates a voltage (VTs) that varies linearly with the temperature. This temperature sensor is internally connected to ADC3_IN17. The conversion range is between 1.7 V and 3.6 V. It can measure the device junction temperature ranging from - 40 to +125°C.

The temperature sensor have a good linearity, but it has to be calibrated to obtain a good overall accuracy of the temperature measurement. As the temperature sensor offset varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only. To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, which is accessible in read-only mode.

# 3.21 Digital temperature sensor (DTS)

STM32H723xE/G devices embed a sensor that converts the temperature into a square wave the frequency of which is proportional to the temperature. The PCLK or the LSE clock can be used as the reference clock for the measurements. A formula given in the product reference manual allows calculation of the temperature according to the measured frequency stored in the DTS_DR register.

# 3.22 VBAT operation

The VBAT power domain contains the RTC, the backup registers, and the backup SRAM.

To optimize battery duration, this power domain is supplied by VDD when available or by the voltage applied on VBAT pin (when VDD supply is not present). VBAT power is switched when the PDR detects that VDD dropped below the PDR level.

The voltage on the VBAT pin could be provided by an external battery, a supercapacitor or directly by VDD, in which case, the VBAT mode is not functional.

VBAT operation is activated when VDD is not present.

The VBAT pin supplies the RTC, the backup registers, and the backup SRAM.

Note:

When the microcontroller is supplied from VBAT, external interrupts and RTC alarm/events do not exit it from VBAT operation.

When PDR_ON pin is connected to Vss (Internal Reset OFF), the VBAT functionality is no more available and VBAT pin should be connected to VDD.

# 3.23 Digital-to-analog converters (DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs.

This dual digital interface supports the following features:

• two DAC converters: one for each output channel   
• 8-bit or 12-bit monotonic output   
• left or right data alignment in 12-bit mode   
• synchronized update capability   
• noise-wave generation   
• triangular-wave generation   
• dual DAC channel independent or simultaneous conversions   
• DMA capability for each channel including DMA underrun error detection • external triggers for conversion   
input voltage reference VREF+ or internal VREFBUF reference.

The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.

# 3.24 Ultra-low-power comparators (COMP)

STM32H723xE/G devices embed two rail-to-rail comparators (COMP1 and COMP2). They feature programmable reference voltage (internal or external), hysteresis, and speed (low speed for low-power) as well as selectable output polarity.

The reference voltage can be one of the following:

√ An external I/O   
• A DAC output channel   
• An internal reference voltage or submultiple (1/4, 1/2, 3/4).

All comparators can wake up from Stop mode, generate interrupts and breaks for the timers, and be combined into a window comparator.

# 3.25 Operational amplifiers (OPAMP)

STM32H723xE/G devices embed two rail-to-rail operational amplifiers (OPAMP1 and OPAMP2) with external or internal follower routing and PGA capability.

The operational amplifier main features are:

PGA with a noninverting gain ranging of 2, 4, 8 or 16 or inverting gain ranging of -1, -3, -7 or -15 • One positive input connected to DAC • Output connected to internal ADC • Low input bias current down to 1 nA • Low input offset voltage down to 1.5 mV • Gain bandwidth up to 7.3 MHz

The devices embed two operational amplifiers (OPAMP1 and OPAMP2) with two inputs and one output each. These three l/Os can be connected to the external pins, thus enabling any type of external interconnections. The operational amplifiers can be configured internally as a follower, as an amplifier with a noninverting gain ranging from 2 to 16 or with inverting gain ranging from -1 to -15.

# 3.26 Digital filter for sigma-delta modulators (DFSDM)

The devices embed one DFSDM with four digital filters modules and eight external input serial channels (transceivers) or alternately eight internal parallel inputs support.

The DFSDM peripheral is dedicated to interface the external ∑Δ modulators to microcontroller and then to perform digital filtering of the received data streams (which represent analog value on ∑Δ modulators inputs). DFSDM can also interface PDM (Pulse Density Modulation) microphones and perform PDM to PCM conversion and filtering in hardware. DFSDM features optional parallel data stream inputs from internal ADC peripherals or microcontroller memory (through DMA/CPU transfers into DFSDM).

DFSDM transceivers support several serial interface formats (to support various ∑∆ modulators). DFSDM digital filter modules perform digital processing according to userselected filter parameters with up to 24-bit final ADC resolution.

The DFSDM peripheral supports:

√ 8 multiplexed input digital serial channels:

configurable SPI interface to connect various SD modulators   
configurable Manchester coded 1 wire interface support   
PDM (Pulse Density Modulation) microphone input support   
maximum input clock frequency up to 20 MHz (10 MHz for Manchester coding)   
clock output for SD modulators: 0..20 MHz

alternative inputs from eight internal digital parallel channels (up to 16-bit input resolution): internal sources: ADC data or memory data streams (DMA)

4 digital filter modules with adjustable digital signal processing: Sinc filter: filter order/type (1..5), oversampling ratio (up to 1..1024) integrator: oversampling ratio (1..256)

up to 24-bit output data resolution, signed output data format autoaticdata offet correction (offet stored in register by user)

continuous or single conversion start-of-conversion triggered by:

software trigger   
internal timers   
external events   
start-of-conversion synchronously with first digital filter module (DFSDMO)

analog watchdog feature:

low value and high value data threshold registers dedicated configurable Sincx digital filter (order = 1..3, oversampling ratio = 1..32) input from final output data or from selected input digital serial channels continuous monitoring independently from standard conversion

short circuit detector to detect saturated analog input values (bottom and top range): up to 8-bit counter to detect 1.256 consecutive 0's or 1's on serial data stream monitoring continuously each input serial channel

break signal generation on analog watchdog event or on short circuit detector event

extremes detector:

storage of minimum and maximum values of final conversion data refreshed by software

DMA capability to read the final conversion data interrupts: end of conversion, overrun, analog watchdog, short circuit, input serial channel clock absence

regular" or "injected" conversions:

"regular" conversions can be requested at any time or even in Continuous mode without having any impact on the timing of "injected" conversions "injected" conversions for precise timing and with high conversion priority

Pulse skipper feature to support beamforming applications (delay-line like behavior)

Table 3. DFSDM implementation   

<table><tr><td rowspan=1 colspan=1>DFSDM features</td><td rowspan=1 colspan=1>DFSDM1</td></tr><tr><td rowspan=1 colspan=1>Number of filters</td><td rowspan=1 colspan=1>4</td></tr><tr><td rowspan=1 colspan=1>Number of inputtransceivers/channels</td><td rowspan=1 colspan=1>8</td></tr><tr><td rowspan=1 colspan=1>Internal ADC parallel input</td><td rowspan=1 colspan=1>X</td></tr><tr><td rowspan=1 colspan=1>Number of external triggers</td><td rowspan=1 colspan=1>16</td></tr><tr><td rowspan=1 colspan=1>Regular channel information inidentification register</td><td rowspan=1 colspan=1>X</td></tr></table>

# 3.27 Digital camera interface (DCMI)

The devices embed a camera interface that can connect with camera modules and CMOS sensors through an 8-bit to 14-bit parallel interface, to receive video data. The camera interface can achieve a data transfer rate up to 140 Mbyte/s using an 80 MHz pixel clock. It features:

Programmable polarity for the input pixel clock and synchronization signals   
Parallel data communication can be 8-, 10-, 12-, or 14-bit   
Supports 8-bit progressive video monochrome or raw bayer format, YCbCr 4:2:2   
progressive video, RGB 565 progressive video or compressed data (like JPEG)   
Supports Continuous mode or Snapshot (a single frame) mode   
Capability to automatically crop the image

# 3.28 PSSI

The PSSl is a generic synchronous 8-/16-bit parallel data input/output slave interface. It allows the transmitter to send a data valid signal to indicate when the data is valid, and the receiver to output a flow control signal to indicate when it is ready to sample the data.

The main PSSI features are:

• Slave mode operation   
• 8- or 16-bit parallel data input or output   
• 8-word (32-byte) FIFO   
• Data enable (DE) alternate function input and Ready (RDY) alternate function output.

When enabled, these signals can either allow the transmitter to indicate when the data is valid or the receiver to indicate when it is ready to sample the data, or both.

The PSSI shares most of its circuitry with the digital camera interface (DCMI). It therefore cannot be used simultaneously with the DCMI.

# 3.29 LCD-TFT controller

The LCD-TFT display controller provides a 24-bit parallel digital RGB (Red, Green, Blue) and delivers all signals to interface directly to a broad range of LCD and TFT panels up to XGA (1024 x 768) resolution with the following features:

2 display layers with dedicated FIFO (64x64-bit) Color look-up table (CLUT) up to 256 colors (256x24-bit) per layer Up to eight input color formats selectable per layer • Flexible blending between two layers using alpha value (per pixel or constant) • Flexible programmable parameters for each layer • Color keying (transparency color) • Up to four programmable interrupt events • AXI master interface with burst of 16 words

# 3.30 True random number generator (RNG)

The RNG is a true random number generator that provides full entropy outputs to the application as 32-bit samples. It is composed of a live entropy source (analog) and an internal conditioning component.

The RNG can be used to construct a nondeterministic random bit generator (NDRBG), as a NIST SP 800-90B compliant entropy source.

The RNG true random number generator has been tested using German BSI statistical tests of AIS-31 (T0 to T8), and NIST SP800-90B statistical test suite.

# 3.31 Timers and watchdogs

The devices include two advanced-control timers, twelve general-purpose timers, two basic timers, five low-power timers, two watchdogs and a SysTick timer.

All timer counters can be frozen in Debug mode.

Table 4 compares the features of the advanced-control, general-purpose and basic timers.

Table 4. Timer feature comparison   

<table><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">atae oonp</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">Timertype</td><td colspan="1" rowspan="1">Timer</td><td colspan="1" rowspan="1">Counterresolution</td><td colspan="1" rowspan="1">Countertype</td><td colspan="1" rowspan="1">Prescalerfactor</td><td colspan="1" rowspan="1">DMArequestgeneration</td><td colspan="1" rowspan="1">Capturelcomparechannels</td><td colspan="1" rowspan="1">Comple-mentaryoutput</td><td colspan="1" rowspan="1">Maxinterfaceclock(MHz)</td><td colspan="1" rowspan="1">MaxtimerclockMHZz) (1)</td></tr><tr><td colspan="1" rowspan="1">Advanced-control</td><td colspan="1" rowspan="1">TIM1,TIM8</td><td colspan="1" rowspan="1">16-bit</td><td colspan="1" rowspan="1">Up,Down,Up/down</td><td colspan="1" rowspan="1">Anyintegerbetween 1and65536</td><td colspan="1" rowspan="1">Yes</td><td colspan="1" rowspan="1">4</td><td colspan="1" rowspan="1">Yes</td><td colspan="1" rowspan="1">137.5</td><td colspan="1" rowspan="1">275</td></tr><tr><td colspan="1" rowspan="6">Generalpurpose</td><td colspan="1" rowspan="1">TIM2,TIM5,TIM23,TIM24</td><td colspan="1" rowspan="1">32-bit</td><td colspan="1" rowspan="1">Up,Down,Up/down</td><td colspan="1" rowspan="1">Anyintegerbetween 1and65536</td><td colspan="1" rowspan="1">Yes</td><td colspan="1" rowspan="1">4</td><td colspan="1" rowspan="1">No</td><td colspan="1" rowspan="1">137.5</td><td colspan="1" rowspan="1">275</td></tr><tr><td colspan="1" rowspan="1">TIM3,TIM4</td><td colspan="1" rowspan="1">16-bit</td><td colspan="1" rowspan="1">Up,Down,Up/down</td><td colspan="1" rowspan="1">Anyintegerbetween 1and65536</td><td colspan="1" rowspan="1">Yes</td><td colspan="1" rowspan="1">4</td><td colspan="1" rowspan="1">No</td><td colspan="1" rowspan="1">137.5</td><td colspan="1" rowspan="1">275</td></tr><tr><td colspan="1" rowspan="1">TIM12</td><td colspan="1" rowspan="1">16-bit</td><td colspan="1" rowspan="1">Up</td><td colspan="1" rowspan="1">Anyintegerbetween 1and65536</td><td colspan="1" rowspan="1">No</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">No</td><td colspan="1" rowspan="1">137.5</td><td colspan="1" rowspan="1">275</td></tr><tr><td colspan="1" rowspan="1">TIM13,TIM14</td><td colspan="1" rowspan="1">16-bit</td><td colspan="1" rowspan="1">Up</td><td colspan="1" rowspan="1">Anyintegerbetween 1and65536</td><td colspan="1" rowspan="1">No</td><td colspan="1" rowspan="1">1</td><td colspan="1" rowspan="1">No</td><td colspan="1" rowspan="1">137.5</td><td colspan="1" rowspan="1">275</td></tr><tr><td colspan="1" rowspan="1">TIM15</td><td colspan="1" rowspan="1">16-bit</td><td colspan="1" rowspan="1">Up</td><td colspan="1" rowspan="1">Anyintegerbetween 1and65536</td><td colspan="1" rowspan="1">Yes</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">1</td><td colspan="1" rowspan="1">137.5</td><td colspan="1" rowspan="1">275</td></tr><tr><td colspan="1" rowspan="1">TIM16,TIM17</td><td colspan="1" rowspan="1">16-bit</td><td colspan="1" rowspan="1">Up</td><td colspan="1" rowspan="1">Anyintegerbetween 1and65536</td><td colspan="1" rowspan="1">Yes</td><td colspan="1" rowspan="1">1</td><td colspan="1" rowspan="1">1</td><td colspan="1" rowspan="1">137.5</td><td colspan="1" rowspan="1">275</td></tr><tr><td colspan="1" rowspan="1">Timertype</td><td colspan="1" rowspan="1">Timer</td><td colspan="1" rowspan="1">Counterresolution</td><td colspan="1" rowspan="1">Countertype</td><td colspan="1" rowspan="1">Prescalerfactor</td><td colspan="1" rowspan="1">DMArequestgeneration</td><td colspan="1" rowspan="1">Capturelcomparechannels</td><td colspan="1" rowspan="1">Comple-mentaryoutput</td><td colspan="1" rowspan="1">Maxinterfaceclock(MHz)</td><td colspan="1" rowspan="1">Maxtimerclock(MHz)(1)</td></tr><tr><td colspan="1" rowspan="1">Basic</td><td colspan="1" rowspan="1">TIM6,TIM7</td><td colspan="1" rowspan="1">16-bit</td><td colspan="1" rowspan="1">Up</td><td colspan="1" rowspan="1">Anyintegerbetween 1and65536</td><td colspan="1" rowspan="1">Yes</td><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">No</td><td colspan="1" rowspan="1">137.5</td><td colspan="1" rowspan="1">275</td></tr><tr><td colspan="1" rowspan="1">Low-powertimer</td><td colspan="1" rowspan="1">LPTIM1,LPTIM2,LPTIM3,LPTIM4,LPTIM5</td><td colspan="1" rowspan="1">16-bit</td><td colspan="1" rowspan="1">Up</td><td colspan="1" rowspan="1">1, 2, 4, 8,16, 32,64, 128</td><td colspan="1" rowspan="1">No</td><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">No</td><td colspan="1" rowspan="1">137.5</td><td colspan="1" rowspan="1">275</td></tr></table>

oc   H MPeCCFGDP/ RCC_D2CFGR register.

# 3.31.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on six channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their four independent channels can be used for:

• Input capture   
• Output compare   
• PWM generation (Edge- or center-aligned modes) One-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0- 100%).

The advanced-control timer can work together with the TIMx timers via the Timer Link feature for synchronization or event chaining.

TIM1 and TIM8 support independent DMA request generation.

# 3.31.2 General-purpose timers (TIMx)

There are 10 synchronizable general-purpose timers embedded in the STM32H723xE/G devices (see Table 4: Timer feature comparison for differences).

C TIM2, TIM3, TIM4, TIM5, TIM23, TIM24

The devices include four full-featured general-purpose timers: TIM2, TIM3, TIM4, TIM5, TIM23 and TIM24. TIM2, TIM5, TIM23 and TIM24 are based on a 32-bit autoreload up/downcounter and a 16-bit prescaler while TIM3 and TIM4 are based on a 16-bit autoreload up/downcounter and a 16-bit prescaler. All timers feature 4 independent channels for input capture/output compare, PWM or One-pulse mode output. This gives up to 24 input capture/output compare/PWMs on the largest packages.

TIM2, TIM3, TIM4, TIM5, TIM23 and TIM24 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the Timer Link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5, TIM23, and TIM24 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from one to four hall-effect sensors.

# TIM12, TIM13, TIM14, TIM15, TIM16, TIM17

These timers are based on a 16-bit autoreload upcounter and a 16-bit prescaler. TIM13, TIM14, TIM16 and TIM17 feature one independent channel, whereas TIM12 and TiM15 have two independent channels for input capture/output compare, PWM or One-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5, TIM23, and TIM24 full-featured general-purpose timers or used as simple time bases.

# 3.31.3 Basic timers TIM6 and TIM7

These timers are mainly used for DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

TIM6 and TIM7 support independent DMA request generation.

# 3.31.4 Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4, LPTIM5)

The low-power timers have an independent clock and is running also in Stop mode if it is clocked by LSE, LSl or an external clock. It is able to wake up the devices from Stop mode.

This low-power timer supports the following features:

16-bit up counter with 16-bit autoreload register   
• 16-bit compare register   
• Configurable output: pulse, PWM   
• Continuous / One-shot mode   
• Selectable software / hardware input trigger   
• Selectable clock source:   
• Internal clock source: LSE, LSI, HSI or APB clock External clock source over LPTIM input (working even with no internal clock source running, used by the Pulse Counter Application) Programmable digital glitch filter Encoder mode

# 3.31.5 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

A window option alows the device to be reset when a reload operation is made too early after the previous reload.

# 3.31.6 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in Debug mode.

# 3.31.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

• A 24-bit down counter   
• Autoreload capability   
• Maskable system interrupt generation when the counter reaches 0 Programmable clock source.

# 3.32 Real-time clock (RTC), backup SRAM and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.   
• Automatic correction for 28, 29 (leap year), 30, and 31 days of the month.   
• Two programmable alarms. On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock. Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision. Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy. Three anti-tamper detection pins with programmable filter. Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to VBAT mode. 17-bit autoreload wake-up timer (WuT) for periodic events with programmable resolution and period.

The RTC and the 32 backup registers are supplied through a switch that takes power either from the VDD supply when present or from the VBAT pin.

The backup registers are 32-bit registers used to store 128 bytes of user application data when VDD power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC clock sources can be:

• A 32.768 kHz external crystal (LSE)   
• An external resonator or oscillator (LSE)   
C The internal low-power RC oscillator (LSI, with typical frequency of 32 kHz) The high-speed external clock (HSE) divided by 32.

The RTC is functional in VBAT mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in VBAT mode, but is functional in all low-power modes.

All RTC events (Alarm, wake-up timer, timestamp or tamper) can generate an interrupt and wake up the device from the low-power modes.

# 3.33 Inter-integrated circuit interface (I2C)

STM32H723xE/G devices embed five I2C interfaces.

The I2C bus interface handles communications between the microcontroller and the serial bus. It controls all C bus-specfic sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

C-bus specification and user manual rev. 5 compatibility:

Target and controller modes, multicontroller capability   
Standard-mode (Sm), with a bitrate up to 100 kbit/s   
Fast-mode (Fm), with a bitrate up to 400 kbit/s   
Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive l/Os   
7-bit and 10-bit addressing mode, multiple 7-bit target addresses   
Programmable setup and hold times   
Optional clock stretching

System Management Bus (SMBus) specification rev 2.0 compatibility:

Hardware PEC (Packet Error Checking) generation and verification with ACK   
control   
Address resolution protocol (ARP) support   
SMBus alert

Power system management protocol (PMBusT) specification rev 1.1 compatibility

Independent clock: a choice of independent clock sources allowing the I2C communication speed to be independent from the PCLK reprogramming.

Wake up from Stop mode on address match • Programmable analog and digital noise filters 1-byte buffer with DMA capability

# 3.34 Universal synchronous/asynchronous receiver transmitter (USART)

STM32H723xE/G devices have five embedded universal synchronous receiver transmitters (USART1, USART2, USART3, USART6, and USART10) and five universal asynchronous receiver transmitters (UART4, UART5, UART7, UART8, and UART9). Refer to Table 5: USART features for a summary of USARTx and UARTx features.

These interfaces provide asynchronous communication, IrDA SIR ENDEC support, multiprocessor communication mode, single-wire half-duplex communication mode and have LIN master/slave capability. They provide hardware management of the CTS and RTS signals, and RS485 Driver Enable. They are able to communicate at speeds of up to 17 Mbit/s.

USART1, USART2, USART3, USART6, and USART10 also provide Smartcard mode (ISO 7816 compliant) and SPI-like communication capability.

The USARTs embed a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

All USART have a clock domain independent from the CPU clock, allowing the USARTx to wake up the MCU from Stop mode. The wake-up from Stop mode is programmable and can be done on:

• Start bit detection   
• Any received data frame   
• A specific programmed data frame Specific TXFIFO/RXFIFO status when FIFO mode is enabled.

All USART interfaces can be served by the DMA controller.

Table 5. USART features   

<table><tr><td rowspan=1 colspan=1>USART modes/features(1)</td><td rowspan=1 colspan=1>USART1/2/3/6/10</td><td rowspan=1 colspan=1>UART4/5/7/8/9</td></tr><tr><td rowspan=1 colspan=1>Hardware flow control for modem</td><td rowspan=1 colspan=1>X</td><td rowspan=1 colspan=1>X</td></tr><tr><td rowspan=1 colspan=1>Continuous communication using DMA</td><td rowspan=1 colspan=1>X</td><td rowspan=1 colspan=1>X</td></tr><tr><td rowspan=1 colspan=1>Multiprocessor communication</td><td rowspan=1 colspan=1>X</td><td rowspan=1 colspan=1>X</td></tr><tr><td rowspan=1 colspan=1>Synchronous SPI mode (master/slave)</td><td rowspan=1 colspan=1>X</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Smartcard mode</td><td rowspan=1 colspan=1>X</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Single-wire half-duplex communication</td><td rowspan=1 colspan=1>X</td><td rowspan=1 colspan=1>X</td></tr><tr><td rowspan=1 colspan=1>IrDA SIR ENDEC block</td><td rowspan=1 colspan=1>X</td><td rowspan=1 colspan=1>X</td></tr><tr><td rowspan=1 colspan=1>LIN mode</td><td rowspan=1 colspan=1>X</td><td rowspan=1 colspan=1>X</td></tr><tr><td rowspan=1 colspan=1>Dual clock domain and wake-up from low power mode</td><td rowspan=1 colspan=1>X</td><td rowspan=1 colspan=1>X</td></tr><tr><td rowspan=1 colspan=1>Receiver timeout interrupt</td><td rowspan=1 colspan=1>X</td><td rowspan=1 colspan=1>X</td></tr><tr><td rowspan=1 colspan=1>Modbus communication</td><td rowspan=1 colspan=1>X</td><td rowspan=1 colspan=1>X</td></tr><tr><td rowspan=1 colspan=1>Auto baud rate detection</td><td rowspan=1 colspan=1>X</td><td rowspan=1 colspan=1>X</td></tr><tr><td rowspan=1 colspan=1>Driver Enable</td><td rowspan=1 colspan=1>X</td><td rowspan=1 colspan=1>X</td></tr><tr><td rowspan=1 colspan=1>USART data length</td><td rowspan=1 colspan=2>7, 8 and 9 bits</td></tr><tr><td rowspan=1 colspan=1>Tx/Rx FIFO</td><td rowspan=1 colspan=1>X</td><td rowspan=1 colspan=1>X</td></tr><tr><td rowspan=1 colspan=1>Tx/Rx FIFO size</td><td rowspan=1 colspan=2>16</td></tr></table>

1 X = supported.

# 3.35 Low-power universal asynchronous receiver transmitter (LPUART)

The device embeds one Low-Power UART (LPUART1). The LPUART supports asynchronous serial communication with minimum power consumption. It supports half duplex single wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

The LPUARTs embed a Transmit FIFO (TXFIFO) and a Receive FIFO (RXFIFO). FIFO mode is enabled by software and is disabled by default.

The LPUART has a clock domain independent from the CPU clock, and can wake up the system from Stop mode. The wake-up from Stop mode are programmable and can be done on:

• Start bit detection   
• Any received data frame   
• A specific programmed data frame Specific TXFIFO/RXFIFO status when FIFO mode is enabled.

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher speed clock can be used to reach higher baud rates.

LPUART interface can be served by the DMA controller.

# 1.36 Serial peripheral interface (SPl)/inter- integrated sound interfaces (I2S)

The devices feature up to six SPIs (SPI2S1, SPI2S2, SPI2S3, SPI4, SPI5 and SPI2S6) that allow communicating up to 150 Mbits/s in master and slave modes, in half-duplex, fullduplex and simplex modes. The 3-bit prescaler gives eight master mode frequencies and the frame is configurable from 4 to 32 bits for SPI1/12S1, SPI2/l2S2, SPI3/l2S3, and from 4 to 16 bits for the other peripherals.

All SPI interfaces support NSS pulse mode, TI mode, Hardware CRC calculation, and 16x 8-bit embedded Rx and Tx FIFOs (SPI1/I2S1, SPI2/I2S2, SPI3/l2S3), and 8x 8-bit embedded Rx and Tx FIFOs (SPI4, SPI5, SPI6/I2S6), all with DMA capability.

Four standard I2S interfaces (multiplexed with SPI1, SPI2, SPI3 and SPI6) are available. They can be operated in master or slave mode, in half-, full-duplex or simplex communication mode, and can be configured to operate as a 16-/32-bit resolution input or output channel (except SPI2S6 which is limited to 16 bits). Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I2S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency. All 12S interfaces support 16x 8-bit embedded Rx and Tx FIFOs with DMA capability.

# 3.37 Serial audio interfaces (SAl)

The devices embed two SAls (SAI1, and SAl4) that allow designing many stereo or mono audio protocols such as I2S, LSB or MSB-justified, PCM/DSP, TDM or AC'97. An SPDIF output is available when the audio block is configured as a transmitter. To bring this level of flexibility and reconfigurability, the SAl contains two independent audio subblocks. Each block has it own clock generator and l/O line controller.

Audio sampling frequencies up to 192 kHz are supported. In addition, up to six microphones per SAl instance can be supported thanks to an embedded PDM interface, with a maximum of 10 microphones due to pinout constraints. The SAl can work in master or slave configuration. The audio subblocks can be either receiver or transmitter and can work synchronously or asynchronously (with respect to the other one). The SAl can be connected with other SAls to work synchronously.

# 3.38 SPDIFRX Receiver Interface (SPDIFRX)

The SPDIFRX peripheral is designed to receive an S/PDIF flow compliant with IEC-60958 and IEC-61937. These standards support simple stereo streams up to high sample rate, and compressed multichannel surround sound, such as those defined by Dolby or DTS (up to 5.1).

The main SPDIFRX features are the following:

• Up to four inputs available   
• Automatic symbol rate detection   
• Maximum symbol rate: 12.288 MHz   
• Stereo stream from 32 to 192 kHz supported   
• Supports Audio IEC-60958 and IEC-61937, consumer applications   
• Parity bit management   
• Communication using DMA for audio samples   
• Communication using DMA for control and user channel information   
• Interrupt capabilities

The SPDIFRX receiver provides all the necessary features to detect the symbol rate, and decode the incoming data stream. The user can select the wanted SPDIF input, and when a valid signal is available, the SPDIFRX resamples the incoming signal, decode the Manchester stream, recognize frames, subframes and blocks elements. It delivers to the CPU decoded data, and associated status flags.

The SPDIFRX also offers a signal named spdif_frame_sync, which toggles at the S/PDIF subframe rate that is used to compute the exact sample rate for clock drift algorithms.

# .39 Single wire protocol master interface (SWPMI)

The Single wire protocol master interface (SwPMl) is the master interface corresponding to the Contactless Frontend (CLF) defined in the ETSI TS 102 613 technical specification. The main features are:

• full-duplex communication mode   
• automatic SWP bus state management (active, suspend, resume)   
• configurable bitrate up to 2 Mbit/s automatic SOF, EOF and CRC handling

SWPMI can be served by the DMA controller.

# 3.40 Management data input/output (MDiO) slaves

The devices embed an MDIO slave interface it includes the following features:

32 MDIO Registers addresses, each of which is managed using separate input and   
output data registers: 32 x 16-bit firmware read/write, MDlO read-only output data registers 32 x 16-bit firmware read-only, MDlO write-only input data registers

Configurable slave (port) address

Independently maskable interrupts/events:

MDIO Register write MDIO Register read MDIO protocol error

Able to operate in and wake up from Stop mode

# 3.41 SD/SDIO/MMC card host interfaces (SDMMC)

Two SDMMC host interfaces are available. They support MultiMediaCard System Specification Version 4.51 in three different databus modes: 1 bit (default), 4 bits and 8 bits.

Both interfaces support the SD memory card specifications version 4.1. and the SDIO card specification version 4.0. in two different databus modes: 1 bit (default) and 4 bits.

Each SDMMC host interface supports only one SD/SDIO/MMC card at any one time and a stack of MMC Version 4.51 or previous.

The SDMMC host interface embeds a dedicated DMA controller allowing high-speed transfers between the interface and the SRAM.

# 3.42 Controller area network (FDCAN1, FDCAN2, FDCAN3)

The controller area network (CAN) subsystem consists of two CAN modules, a shared message RAM memory and a clock calibration unit.

All CAN modules (FDCAN1, FDCAN2, and FDCAN3) are compliant with ISO 11898-1 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0.

FDCAN1 supports time triggered CAN (TT-FDCAN) specified in ISO 11898-4, including event synchronized time-triggered communication, global system time, and clock drift compensation. The FDCAN1 contains additional registers, specific to the time triggered feature. The CAN FD option can be used together with event-triggered and time-triggered CAN communication.

A 10-Kbyte message RAM memory implements filters, receive FIFOs, receive buffers, transmit event FIFOs, transmit buffers (and triggers for TT-FDCAN). This message RAM is shared between the three modules - FDCAN1 FDCAN2 and FDCAN3.

The common clock calibration unit is optional. It can be used to generate a calibrated clock for FDCAN1, FDCAN2 and FDCAN3 from the HSI internal RC oscillator and the PLL, by evaluating CAN messages received by the FDCAN1.

# 3.43 Universal serial bus on-the-go high-speed (OTG_HS)

The devices embed a USB OTG high-speed (up to 480 Mbit/s) device/host/OTG peripheral that supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 Mbit/s) and a UTMI low-pin interface (ULPI) for high-speed operation (480 Mbit/s). When using the USB OTG_HS interface in HS mode, an external PHY device connected to the ULPI is required.

The USB OTG_HS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It features software-configurable endpoint setting and supports suspend/resume. The USB OTG_HS controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The main features are:

• Combined Rx and Tx FIFO size of 4 Kbytes with dynamic FIFO sizing   
• Supports the session request protocol (SRP) and host negotiation protocol (HNP)   
• 8 bidirectional endpoints   
• 16 host channels with periodic OUT support   
• Software configurable to OTG1.3 and OTG2.0 modes of operation   
• USB 2.0 LPM (Link Power Management) support   
• Battery Charging Specification Revision 1.2 support   
• Internal FS OTG PHY support External HS or HS OTG operation supporting ULPI in SDR mode The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.   
• Internal USB DMA   
• HNP/SNP/IP inside (no need for any external resistor)   
• For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

# 3.44 Ethernet MAC interface with dedicated DMA controller (ETH)

The devices provide an IEEE-802.3-2002-compliant media access controller (MAC) for ethernet LAN communications through an industry-standard medium-independent interface (MII) or a reduced medium-independent interface (RMIl). The microcontroller requires an external physical interface device (PHY) to connect to the physical LAN bus (twisted-pair, fiber, etc.). The PHY is connected to the device MIl port using 17 signals for MIl or 9 signals for RMIl, and can be clocked using the 25 MHz (MIl) from the microcontroller.

The devices include the following features:

Supports 10 and 100 Mbit/s rates Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM and the descriptors Tagged MAC frame support (VLAN support)   
• Half-duplex (CSMA/CD) and full-duplex operation   
• MAC control sublayer (control frames) support   
• 32-bit CRC generation and removal   
• Several address filtering modes for physical and multicast address (multicast and group addresses) 32-bit status code for each transmitted or received frame Internal FIFOs to buffer transmit and receive frames. The transmit FIFO and the receive FIFO are both 2 Kbytes. Supports hardware PTP (precision time protocol) in accordance with IEEE 1588 2008 (PTP V2) with the time stamp comparator connected to the TIM2 input Triggers interrupt when system time becomes greater than target time

# 3.45 High-definition multimedia interface (HDMI) - consumer electronics control (CEC)

The devices embed a HDMI-CEC controller that provides hardware support for the Consumer Electronics Control (CEC) protocol (Supplement 1 to the HDMI standard).

This protocol provides high-level control functions between all audiovisual products in an environment. It is specified to operate at low speeds with minimum processing and memory overhead. It has a clock domain independent from the CPU clock, allowing the HDMI-CEC controller to wake up the MCU from Stop mode on data reception.

# 3.46 Debug infrastructure

The devices offer a comprehensive set of debug and trace features to support software development and system integration.

Breakpoint debugging   
• Code execution tracing   
• Software instrumentation   
• JTAG debug port   
• Serial-wire debug port   
• Trigger input and output   
• Serial-wire trace port   
• Trace port   
√ Arm® CoreSight™ debug and trace components

The debug can be controlled via a JTAG/Serial-wire debug access port, using industrystandard debugging tools. The trace port performs data capture for logging and analysis.

# 4 Memory mapping

Refer to the product line reference manual for details on the memory mapping as well as the boundary addresses for all peripherals.

# Pinouts, pin descriptions and alternate functions

Figure 4. TFBGA100 ballout   

<table><tr><td rowspan=1 colspan=1>PC14-OSC32_IN</td><td rowspan=1 colspan=1>PC13</td><td rowspan=1 colspan=1>PE2</td><td rowspan=1 colspan=1>PB9</td><td rowspan=1 colspan=1>PB7</td><td rowspan=1 colspan=1>PB4</td><td rowspan=1 colspan=1>PB3</td><td rowspan=1 colspan=1>PA15</td><td rowspan=1 colspan=1>PA14</td><td rowspan=1 colspan=1>PA13</td></tr><tr><td rowspan=1 colspan=1>PC15-OSC32_OUT</td><td rowspan=1 colspan=1>VBAT</td><td rowspan=1 colspan=1>PE3</td><td rowspan=1 colspan=1>PB8</td><td rowspan=1 colspan=1>PB6</td><td rowspan=1 colspan=1>PD5</td><td rowspan=1 colspan=1>PD2</td><td rowspan=1 colspan=1>PC11</td><td rowspan=1 colspan=1>PC10</td><td rowspan=1 colspan=1>PA12</td></tr><tr><td rowspan=1 colspan=1>PHO-OSC_IN</td><td rowspan=1 colspan=1>VSS</td><td rowspan=1 colspan=1>PE4</td><td rowspan=1 colspan=1>PE1</td><td rowspan=1 colspan=1>PB5</td><td rowspan=1 colspan=1>PD6</td><td rowspan=1 colspan=1>PD3</td><td rowspan=1 colspan=1>PC12</td><td rowspan=1 colspan=1>PA9</td><td rowspan=1 colspan=1>PA11</td></tr><tr><td rowspan=1 colspan=1>PH1-OSC_OUT</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>PE5</td><td rowspan=1 colspan=1>PE0</td><td rowspan=1 colspan=1>BOOTO</td><td rowspan=1 colspan=1>PD7</td><td rowspan=1 colspan=1>PD4</td><td rowspan=1 colspan=1>PD0</td><td rowspan=1 colspan=1>PA8</td><td rowspan=1 colspan=1>PA10</td></tr><tr><td rowspan=1 colspan=1>NRST</td><td rowspan=1 colspan=1>PC2_C</td><td rowspan=1 colspan=1>PE6</td><td rowspan=1 colspan=1>VSS</td><td rowspan=1 colspan=1>VSS</td><td rowspan=1 colspan=1>VSS</td><td rowspan=1 colspan=1>VCAP</td><td rowspan=1 colspan=1>PD1</td><td rowspan=1 colspan=1>PC9</td><td rowspan=1 colspan=1>PC7</td></tr><tr><td rowspan=1 colspan=1>PCO</td><td rowspan=1 colspan=1>PC1</td><td rowspan=1 colspan=1>PC3_C</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>VDD33USB</td><td rowspan=1 colspan=1>PDR_ON</td><td rowspan=1 colspan=1>VCAP</td><td rowspan=1 colspan=1>PC8</td><td rowspan=1 colspan=1>PC6</td></tr><tr><td rowspan=1 colspan=1>VSSA</td><td rowspan=1 colspan=1>PA0</td><td rowspan=1 colspan=1>PA4</td><td rowspan=1 colspan=1>PC4</td><td rowspan=1 colspan=1>PB2</td><td rowspan=1 colspan=1>PE10</td><td rowspan=1 colspan=1>PE14</td><td rowspan=1 colspan=1>PD15</td><td rowspan=1 colspan=1>PD11</td><td rowspan=1 colspan=1>PB15</td></tr><tr><td rowspan=1 colspan=1>VDDA</td><td rowspan=1 colspan=1>PA1</td><td rowspan=1 colspan=1>PA5</td><td rowspan=1 colspan=1>PC5</td><td rowspan=1 colspan=1>PE7</td><td rowspan=1 colspan=1>PE11</td><td rowspan=1 colspan=1>PE15</td><td rowspan=1 colspan=1>PD14</td><td rowspan=1 colspan=1>PD10</td><td rowspan=1 colspan=1>PB14</td></tr><tr><td rowspan=1 colspan=1>VSS</td><td rowspan=1 colspan=1>PA2</td><td rowspan=1 colspan=1>PA6</td><td rowspan=1 colspan=1>PB0</td><td rowspan=1 colspan=1>PE8</td><td rowspan=1 colspan=1>PE12</td><td rowspan=1 colspan=1>PB10</td><td rowspan=1 colspan=1>PB13</td><td rowspan=1 colspan=1>PD9</td><td rowspan=1 colspan=1>PD13</td></tr><tr><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>PA3</td><td rowspan=1 colspan=1>PA7</td><td rowspan=1 colspan=1>PB1</td><td rowspan=1 colspan=1>PE9</td><td rowspan=1 colspan=1>PE13</td><td rowspan=1 colspan=1>PB11</td><td rowspan=1 colspan=1>PB12</td><td rowspan=1 colspan=1>PD8</td><td rowspan=1 colspan=1>PD12</td></tr></table>

MSv52520V1

![](images/f1b7be1f8858e935825fb89423a2c5bc448166c836253983575d395429ecfb7e.jpg)  
Figure 5. LQFP100 pinout   
The above figure shows the package top view.

![](images/063ff0beb91e2bde77e3af71f4c8b1622ed8f759af778017366fb85fe5bbdd17.jpg)  
Figure 6. LQFP144 pinout

The above figure shows the package top view.

Figure 7. UFBGA144 ballout   

<table><tr><td rowspan=1 colspan=1>PC13</td><td rowspan=1 colspan=1>PE3</td><td rowspan=1 colspan=1>PE2</td><td rowspan=1 colspan=1>PE1</td><td rowspan=1 colspan=1>PE0</td><td rowspan=1 colspan=1>PB4</td><td rowspan=1 colspan=1>PB3</td><td rowspan=1 colspan=1>PD6</td><td rowspan=1 colspan=1>PD7</td><td rowspan=1 colspan=1>PA15</td><td rowspan=1 colspan=1>PA14</td><td rowspan=1 colspan=1>PA13</td></tr><tr><td rowspan=1 colspan=1>PC14-OSC32_IN</td><td rowspan=1 colspan=1>PE4</td><td rowspan=1 colspan=1>PE5</td><td rowspan=1 colspan=1>PE6</td><td rowspan=1 colspan=1>PB9</td><td rowspan=1 colspan=1>PB5</td><td rowspan=1 colspan=1>PG15</td><td rowspan=1 colspan=1>PG12</td><td rowspan=1 colspan=1>PD5</td><td rowspan=1 colspan=1>PC11</td><td rowspan=1 colspan=1>PC10</td><td rowspan=1 colspan=1>PA12</td></tr><tr><td rowspan=1 colspan=1>PC15-OSC32_OUT</td><td rowspan=1 colspan=1>VBAT</td><td rowspan=1 colspan=1>PF0</td><td rowspan=1 colspan=1>PF1</td><td rowspan=1 colspan=1>PB8</td><td rowspan=1 colspan=1>PB6</td><td rowspan=1 colspan=1>PG14</td><td rowspan=1 colspan=1>PG11</td><td rowspan=1 colspan=1>PD4</td><td rowspan=1 colspan=1>PC12</td><td rowspan=1 colspan=1>VDD33USB</td><td rowspan=1 colspan=1>PA11</td></tr><tr><td rowspan=1 colspan=1>PH0-OSC_IN</td><td rowspan=1 colspan=1>VSS</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>PF2</td><td rowspan=1 colspan=1>BOOTO</td><td rowspan=1 colspan=1>PB7</td><td rowspan=1 colspan=1>PG13</td><td rowspan=1 colspan=1>PG10</td><td rowspan=1 colspan=1>PD3</td><td rowspan=1 colspan=1>PD1</td><td rowspan=1 colspan=1>PA10</td><td rowspan=1 colspan=1>PA9</td></tr><tr><td rowspan=1 colspan=1>PH1-OSC_OUT</td><td rowspan=1 colspan=1>PF3</td><td rowspan=1 colspan=1>PF4</td><td rowspan=1 colspan=1>PF5</td><td rowspan=1 colspan=1>PDR_ON</td><td rowspan=1 colspan=1>VSS</td><td rowspan=1 colspan=1>VSS</td><td rowspan=1 colspan=1>PG9</td><td rowspan=1 colspan=1>PD2</td><td rowspan=1 colspan=1>PD0</td><td rowspan=1 colspan=1>PC9</td><td rowspan=1 colspan=1>PA8</td></tr><tr><td rowspan=1 colspan=1>NRST</td><td rowspan=1 colspan=1>PF7</td><td rowspan=1 colspan=1>PF6</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>PC8</td><td rowspan=1 colspan=1>PC7</td></tr><tr><td rowspan=1 colspan=1>PF10</td><td rowspan=1 colspan=1>PF9</td><td rowspan=1 colspan=1>PF8</td><td rowspan=1 colspan=1>VSS</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>VSS</td><td rowspan=1 colspan=1>VCAP</td><td rowspan=1 colspan=1>VSS</td><td rowspan=1 colspan=1>PG8</td><td rowspan=1 colspan=1>PC6</td></tr><tr><td rowspan=1 colspan=1>PCO</td><td rowspan=1 colspan=1>PC1</td><td rowspan=1 colspan=1>PC2</td><td rowspan=1 colspan=1>PC3</td><td rowspan=1 colspan=1>VSS</td><td rowspan=1 colspan=1>VSS</td><td rowspan=1 colspan=1>VCAP</td><td rowspan=1 colspan=1>PE11</td><td rowspan=1 colspan=1>PD11</td><td rowspan=1 colspan=1>PG7</td><td rowspan=1 colspan=1>PG6</td><td rowspan=1 colspan=1>PG5</td></tr><tr><td rowspan=1 colspan=1>VSSA</td><td rowspan=1 colspan=1>PA0</td><td rowspan=1 colspan=1>PA4</td><td rowspan=1 colspan=1>PC4</td><td rowspan=1 colspan=1>PB2</td><td rowspan=1 colspan=1>PG1</td><td rowspan=1 colspan=1>PE10</td><td rowspan=1 colspan=1>PE12</td><td rowspan=1 colspan=1>PD10</td><td rowspan=1 colspan=1>PG4</td><td rowspan=1 colspan=1>PG3</td><td rowspan=1 colspan=1>PG2</td></tr><tr><td rowspan=1 colspan=1>VREF-</td><td rowspan=1 colspan=1>PA1</td><td rowspan=1 colspan=1>PA5</td><td rowspan=1 colspan=1>PC5</td><td rowspan=1 colspan=1>PF13</td><td rowspan=1 colspan=1>PG0</td><td rowspan=1 colspan=1>PE9</td><td rowspan=1 colspan=1>PE13</td><td rowspan=1 colspan=1>PD9</td><td rowspan=1 colspan=1>PD13</td><td rowspan=1 colspan=1>PD14</td><td rowspan=1 colspan=1>PD15</td></tr><tr><td rowspan=1 colspan=1>VREF+</td><td rowspan=1 colspan=1>PA2</td><td rowspan=1 colspan=1>PA6</td><td rowspan=1 colspan=1>PB0</td><td rowspan=1 colspan=1>PF12</td><td rowspan=1 colspan=1>PF15</td><td rowspan=1 colspan=1>PE8</td><td rowspan=1 colspan=1>PE14</td><td rowspan=1 colspan=1>PD8</td><td rowspan=1 colspan=1>PD12</td><td rowspan=1 colspan=1>PB14</td><td rowspan=1 colspan=1>PB15</td></tr><tr><td rowspan=1 colspan=1>VDDA</td><td rowspan=1 colspan=1>PA3</td><td rowspan=1 colspan=1>PA7</td><td rowspan=1 colspan=1>PB1</td><td rowspan=1 colspan=1>PF11</td><td rowspan=1 colspan=1>PF14</td><td rowspan=1 colspan=1>PE7</td><td rowspan=1 colspan=1>PE15</td><td rowspan=1 colspan=1>PB10</td><td rowspan=1 colspan=1>PB11</td><td rowspan=1 colspan=1>PB12</td><td rowspan=1 colspan=1>PB13</td></tr></table>

The above figure shows the package top view.

Table 6. Legend/abbreviations used in the pinout table   

<table><tr><td rowspan=1 colspan=1>Name</td><td rowspan=1 colspan=1>Abbreviation</td><td rowspan=1 colspan=1>Definition</td></tr><tr><td rowspan=1 colspan=1>Pin name</td><td rowspan=1 colspan=2>Unless otherwise specified in brackets below the pin name, the pin function duringand after reset is the same as the actual pin name</td></tr><tr><td rowspan=4 colspan=1>Pin type</td><td rowspan=1 colspan=1>S</td><td rowspan=1 colspan=1>Supply pin</td></tr><tr><td rowspan=1 colspan=1>I</td><td rowspan=1 colspan=1>Input only pin</td></tr><tr><td rowspan=1 colspan=1>I/O</td><td rowspan=1 colspan=1>Input / output pin</td></tr><tr><td rowspan=1 colspan=1>ANA</td><td rowspan=1 colspan=1>Analog-only Input</td></tr><tr><td rowspan=9 colspan=1>I/O structure</td><td rowspan=1 colspan=1>FT</td><td rowspan=1 colspan=1>5 V tolerant I/O</td></tr><tr><td rowspan=1 colspan=1>TT</td><td rowspan=1 colspan=1>3.3 V tolerant I/O</td></tr><tr><td rowspan=1 colspan=1>B</td><td rowspan=1 colspan=1>Dedicated BOOTO pin</td></tr><tr><td rowspan=1 colspan=1>RST</td><td rowspan=1 colspan=1>Bidirectional reset pin with embedded weak pull-up resistor</td></tr><tr><td rowspan=1 colspan=2>Option for TT and FT I/Os</td></tr><tr><td rowspan=1 colspan=1>_f</td><td rowspan=1 colspan=1>I2C FM+ option</td></tr><tr><td rowspan=1 colspan=1>_a</td><td rowspan=1 colspan=1>analog option (supplied by VDDA)</td></tr><tr><td rowspan=1 colspan=1>_u</td><td rowspan=1 colspan=1>USB option (supplied by VDD33USB)</td></tr><tr><td rowspan=1 colspan=1>_h</td><td rowspan=1 colspan=1>High-speed low-voltage I/O</td></tr><tr><td rowspan=1 colspan=1>Notes</td><td rowspan=1 colspan=2>Unless otherwise specified by a note, all l/Os are set as floating inputs during andafter reset.</td></tr></table>

Table 6. Legend/abbreviations used in the pinout table (continued)   

<table><tr><td rowspan=1 colspan=2>Name</td><td rowspan=1 colspan=1>Abbreviation</td><td rowspan=1 colspan=1>Definition</td></tr><tr><td rowspan=2 colspan=1>Pin functions</td><td rowspan=1 colspan=1>Alternatefunctions</td><td rowspan=1 colspan=2>Functions selected through GPIOx_AFR registers</td></tr><tr><td rowspan=1 colspan=1>Additionalfunctions</td><td rowspan=1 colspan=2>Functions directly selected/enabled through peripheral registers</td></tr></table>

Table 7. STM32H723 pin and ball descriptions   

<table><tr><td colspan="4" rowspan="1">Pin number</td><td colspan="1" rowspan="2">Pin name (functionafter reset)</td><td colspan="1" rowspan="2">d ud</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">Notos</td><td colspan="1" rowspan="2">Alternate functions</td><td colspan="1" rowspan="2">Additionalfunctions</td></tr><tr><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td></tr><tr><td colspan="1" rowspan="1">A3</td><td colspan="1" rowspan="1">1</td><td colspan="1" rowspan="1">1</td><td colspan="1" rowspan="1">A3</td><td colspan="1" rowspan="1">PE2</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">TRACECLK, SAI1_CK1,USART10_RX, SPI4_SCK,SAI1_MCLK_A, SAI4_MCLK_A,OCTOSPIM_P1_IO2, SAI4_CK1,ETH_MII_TXD3, FMC_A23,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">B3</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">A2</td><td colspan="1" rowspan="1">PE3</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TRACED0, TIM15_BKIN, SAI1_SD_B,SAI4_SD_B, USART10_TX, FMC_A19,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">C3</td><td colspan="1" rowspan="1">3</td><td colspan="1" rowspan="1">3</td><td colspan="1" rowspan="1">B2</td><td colspan="1" rowspan="1">PE4</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TRACED1, SAI1_D2,DFSDM1_DATIN3, TIM15_CH1N,SPI4_NSS, SAI1_FS_A, SAI4_FS_A,SAI4_D2, FMC_A20,DCMI_D4/PSSI_D4, LCD_B0,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">D3</td><td colspan="1" rowspan="1">4</td><td colspan="1" rowspan="1">4</td><td colspan="1" rowspan="1">B3</td><td colspan="1" rowspan="1">PE5</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TRACED2, SAI1_CK2,DFSDM1_CKIN3, TIM15_CH1,SPI4_MISO, SAI_SCK_A,SAI4_SCK_A, SAI4_CK2, FMC_A21,DCMI_D6/PSSI_D6, LCD_GO,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">E3</td><td colspan="1" rowspan="1">5</td><td colspan="1" rowspan="1">5</td><td colspan="1" rowspan="1">B4</td><td colspan="1" rowspan="1">PE6</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TRACED3, TIM1_BKIN2, SAI1_D1,TIM15_CH2, SPI4_MOSI, SAI1_SD_A,SAI4_SD_A, SAI4_D1, SAI4_MCLK_B,TIM1_BKIN2_COMP12, FMC_A22,DCMI_D7/PSSI_D7, LCD_G1,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">B2</td><td colspan="1" rowspan="1">6</td><td colspan="1" rowspan="1">6</td><td colspan="1" rowspan="1">C2</td><td colspan="1" rowspan="1">VBAT</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">A2</td><td colspan="1" rowspan="1">7</td><td colspan="1" rowspan="1">7</td><td colspan="1" rowspan="1">A1</td><td colspan="1" rowspan="1">PC13</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td><td colspan="1" rowspan="1">RTC_TAMP1/RTC_TS,WKUP4</td></tr><tr><td colspan="1" rowspan="1">A1</td><td colspan="1" rowspan="1">8</td><td colspan="1" rowspan="1">8</td><td colspan="1" rowspan="1">B1</td><td colspan="1" rowspan="1">PC14-OSC32_IN</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td><td colspan="1" rowspan="1">OSC32_IN</td></tr><tr><td colspan="1" rowspan="1">B1</td><td colspan="1" rowspan="1">9</td><td colspan="1" rowspan="1">9</td><td colspan="1" rowspan="1">C1</td><td colspan="1" rowspan="1">PC15-OSC32_OUT</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td><td colspan="1" rowspan="1">OSC32_OUT</td></tr><tr><td colspan="4" rowspan="1">Pin number</td><td colspan="1" rowspan="2">Pin name (functionafter reset)</td><td colspan="1" rowspan="2">ad1 d</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">Alternate functions</td><td colspan="1" rowspan="2">Additionalfunctions</td></tr><tr><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">10</td><td colspan="1" rowspan="1">C3</td><td colspan="1" rowspan="1">PFO</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_fh</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">I2C2_SDA(boot), I2C5_SDA,OCTOSPIM_P2_IO0, FMC_AO,TIM23_CH1, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">11</td><td colspan="1" rowspan="1">C4</td><td colspan="1" rowspan="1">PF1</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_fh</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">I2C2_SCL(boot), I2C5_SCL,OCTOSPIM_P2_IO1, FMC_A1,TIM23_CH2, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">12</td><td colspan="1" rowspan="1">D4</td><td colspan="1" rowspan="1">PF2</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">I2C2_SMBA, I2C5_SMBA,OCTOSPIM_P2_IO2, FMC_A2,TIM23_CH3, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">13</td><td colspan="1" rowspan="1">E2</td><td colspan="1" rowspan="1">PF3</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OCTOSPIM_P2_IO3, FMC_A3,TIM23_CH4, EVENTOUT</td><td colspan="1" rowspan="1">ADC3_INP5</td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">14</td><td colspan="1" rowspan="1">E3</td><td colspan="1" rowspan="1">PF4</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OCTOSPIM_P2_CLK, FMC_A4,EVENTOUT</td><td colspan="1" rowspan="1">ADC3_INN5,ADC3_INP9</td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">15</td><td colspan="1" rowspan="1">E4</td><td colspan="1" rowspan="1">PF5</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OCTOSPIM_P2_NCLK, FMC_A5,EVENTOUT</td><td colspan="1" rowspan="1">ADC3_INP4</td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">10</td><td colspan="1" rowspan="1">16</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">11</td><td colspan="1" rowspan="1">17</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">18</td><td colspan="1" rowspan="1">F3</td><td colspan="1" rowspan="1">PF6</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM16_CH1, FDCAN3_RX, SPI5_NSS,SAI1_SD_B, UART7_RX, SAI4_SD_B,OCTOSPIM_P1_IO3, TIM23_CH1,EVENTOUT</td><td colspan="1" rowspan="1">ADC3_INN4,ADC3_INP8</td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">19</td><td colspan="1" rowspan="1">F2</td><td colspan="1" rowspan="1">PF7</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM17_CH1, FDCAN3_TX, SPI5_SCK,SAI1_MCLK_B, UART7_TX,SAI4_MCLK_B, OCTOSPIM_P1_IO2,TIM23_CH2, EVENTOUT</td><td colspan="1" rowspan="1">ADC3_INP3</td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">G3</td><td colspan="1" rowspan="1">PF8</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM16_CH1N, SPI5_MISO,SAI1_SCK_B,UART7_RTS/UART7_DE,SAI4_SCK_B, TIM13_CH1,OCTOSPIM_P1_IO0, TIM23_CH3,EVENTOUT</td><td colspan="1" rowspan="1">ADC3_INN3,ADC3_INP7</td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">21</td><td colspan="1" rowspan="1">G2</td><td colspan="1" rowspan="1">PF9</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM17_CH1N, SPI5_MOSI,SAI1_FS_B,UART7_CTS, SAI4_FS_B,TIM14_CH1, OCTOSPIM_P1_IO1,TIM23_CH4, EVENTOUT</td><td colspan="1" rowspan="1">ADC3_INP2</td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">22</td><td colspan="1" rowspan="1">G1</td><td colspan="1" rowspan="1">PF10</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM16_BKIN, SAI1_D3, PSSI_D15,OCTOSPIM_P1_CLK, SAI4_D3,DCMI_D11/PSSI_D11, LCD_DE,EVENTOUT</td><td colspan="1" rowspan="1">ADC3_INN2,ADC3_INP6</td></tr><tr><td colspan="1" rowspan="1">C1</td><td colspan="1" rowspan="1">12</td><td colspan="1" rowspan="1">23</td><td colspan="1" rowspan="1">D1</td><td colspan="1" rowspan="1">PHO-OSC_IN</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td><td colspan="1" rowspan="1">OSC_IN</td></tr><tr><td colspan="4" rowspan="1">Pin number</td><td colspan="1" rowspan="2">Pin name (functionafter reset)</td><td colspan="1" rowspan="2">d ud</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">Alternate functions</td><td colspan="1" rowspan="2">Additionalfunctions</td></tr><tr><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td></tr><tr><td colspan="1" rowspan="1">D1</td><td colspan="1" rowspan="1">13</td><td colspan="1" rowspan="1">24</td><td colspan="1" rowspan="1">E1</td><td colspan="1" rowspan="1">PH1-OSC_OUT</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td><td colspan="1" rowspan="1">OSC_OUT</td></tr><tr><td colspan="1" rowspan="1">E1</td><td colspan="1" rowspan="1">14</td><td colspan="1" rowspan="1">25</td><td colspan="1" rowspan="1">F1</td><td colspan="1" rowspan="1">NRST</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">RST</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">F1</td><td colspan="1" rowspan="1">15</td><td colspan="1" rowspan="1">26</td><td colspan="1" rowspan="1">H1</td><td colspan="1" rowspan="1">PCO</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_D12/FMC_AD12,DFSDM1_CKIN0, DFSDM1_DATIN4,SAI4_FS_B, FMC_A25,OTG_HS_ULPI_STP, LCD_G2,FMC_SDNWE, LCD_R5, EVENTOUT</td><td colspan="1" rowspan="1">ADC123_INP10</td></tr><tr><td colspan="1" rowspan="1">F2</td><td colspan="1" rowspan="1">16</td><td colspan="1" rowspan="1">27</td><td colspan="1" rowspan="1">H2</td><td colspan="1" rowspan="1">PC1</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TRACED0, SAI4_D1, SAI1_D1,DFSDM1_DATIN0, DFSDM1_CKIN4,SPI2_MOSI/I2S2_SDO, SAI1_SD_A,SAI4_SD_A, SDMMC2_CK,OCTOSPIM_P1_IO4, ETH_MDC,MDIOS_MDC, LCD_G5, EVENTOUT</td><td colspan="1" rowspan="1">ADC123_INN10,ADC123_INP11,RTC_TAMP3,WKUP6</td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">H3</td><td colspan="1" rowspan="1">PC2</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_a</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">PWR_DEEPSLEEP, DFSDM1_CKIN1,OCTOSPIM_P1_I05,SPI2_MISO/I2S2_SDI,DFSDM1_CKOUT,OCTOSPIM_P1_IO2,OTG_HS_ULPI_DIR, ETH_MII_TXD2,FMC_SDNE0, EVENTOUT</td><td colspan="1" rowspan="1">ADC123_INN11,ADC123_INP12</td></tr><tr><td colspan="1" rowspan="1">E2(1)</td><td colspan="1" rowspan="1">17(1)</td><td colspan="1" rowspan="1">28(1)</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">PC2_C(2)</td><td colspan="1" rowspan="1">ANA</td><td colspan="1" rowspan="1">TT_a</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">ADC3_INN1,ADC3_INPO</td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">H4</td><td colspan="1" rowspan="1">PC3</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_a</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">PWR_SLEEP, DFSDM1_DATIN1,OCTOSPIM_P1_I06,SPI2_MOSI/I2S2_SDO,OCTOSPIM_P1_I00,OTG_HS_ULPI_NXT,ETH_MII_TX_CLK, FMC_SDCKE0,EVENTOUT</td><td colspan="1" rowspan="1">ADC12_INN12,ADC12_INP13</td></tr><tr><td colspan="1" rowspan="1">F3</td><td colspan="1" rowspan="1">10</td><td colspan="1" rowspan="1">219</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">PC3_C(2)</td><td colspan="1" rowspan="1">ANA</td><td colspan="1" rowspan="1">TT_a</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">ADC3_INP1</td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">30</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">G1</td><td colspan="1" rowspan="1">19</td><td colspan="1" rowspan="1">31</td><td colspan="1" rowspan="1">J1</td><td colspan="1" rowspan="1">VSSA</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">K1</td><td colspan="1" rowspan="1">VREF-</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">32</td><td colspan="1" rowspan="1">L1</td><td colspan="1" rowspan="1">VREF+</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">H1</td><td colspan="1" rowspan="1">21</td><td colspan="1" rowspan="1">33</td><td colspan="1" rowspan="1">M1</td><td colspan="1" rowspan="1">VDDA</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="4" rowspan="1">Pin number</td><td colspan="1" rowspan="2">Pin name (functionafter reset)</td><td colspan="1" rowspan="2">ad1 ud</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">Notos</td><td colspan="1" rowspan="2">Alternate functions</td><td colspan="1" rowspan="2">Additionalfunctions</td></tr><tr><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">10L2PA7</td><td colspan="1" rowspan="1">20</td></tr><tr><td colspan="1" rowspan="1">G2</td><td colspan="1" rowspan="1">22</td><td colspan="1" rowspan="1">34</td><td colspan="1" rowspan="1">J2</td><td colspan="1" rowspan="1">PAO</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM2_CH1/TIM2_ETR, TIM5_CH1,TIM8_ETR, TIM15_BKIN,SPI6_NSS/I2S6_WS,USART2_CTS/USART2_NSS,UART4_TX, SDMMC2_CMD,SAI4_SD_B, ETH_MII_CRS,FMC_A19, EVENTOUT</td><td colspan="1" rowspan="1">ADC1_INP16,WKUP1</td></tr><tr><td colspan="1" rowspan="1">H2</td><td colspan="1" rowspan="1">23</td><td colspan="1" rowspan="1">35</td><td colspan="1" rowspan="1">K2</td><td colspan="1" rowspan="1">PA1</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM2_CH2, TIM5_CH2, LPTIM3_OUT,TIM15_CH1N,USART2_RTS/USART2_DE,UART4_RX, OCTOSPIM_P1_IO3,SAI4_MCLK_B,ETH_MII_RX_CLK/ETH_RMII_REF_CLK, OCTOSPIM_P1_DQS, LCD_R2,EVENTOUT</td><td colspan="1" rowspan="1">ADC1_INN16,ADC1_INP17</td></tr><tr><td colspan="1" rowspan="1">J2</td><td colspan="1" rowspan="1">24</td><td colspan="1" rowspan="1">36</td><td colspan="1" rowspan="1">L2</td><td colspan="1" rowspan="1">PA2</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1">·</td><td colspan="1" rowspan="1">TIM2_CH3, TIM5_CH3, LPTIM4_OUT,TIM15_CH1, OCTOSPIM_P1_IO0,USART2_TX(boot), SAI4_SCK_B,ETH_MDIO, MDIOS_MDIO, LCD_R1,EVENTOUT</td><td colspan="1" rowspan="1">ADC12_INP14,WKUP2</td></tr><tr><td colspan="1" rowspan="1">K2</td><td colspan="1" rowspan="1">25</td><td colspan="1" rowspan="1">37</td><td colspan="1" rowspan="1">M2</td><td colspan="1" rowspan="1">PA3</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM2_CH4, TIM5_CH4, LPTIM5_OUT,TIM15_CH2, I2S6_MCK,OCTOSPIM_P1_IO2,USART2_RX(boot), LCD_B2,OTG_HS_ULPI_D0, ETH_MII_COL,OCTOSPIM_P1_CLK, LCD_B5,EVENTOUT</td><td colspan="1" rowspan="1">ADC12_INP15</td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">26</td><td colspan="1" rowspan="1">38</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">27</td><td colspan="1" rowspan="1">39</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">G3</td><td colspan="1" rowspan="1">28</td><td colspan="1" rowspan="1">40</td><td colspan="1" rowspan="1">J3</td><td colspan="1" rowspan="1">PA4</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">TT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">D1PWREN, TIM5_ETR,SPI1_NSS(boot)/I2S1_WS,SPI3_NSS/I2S3_WS, USART2_CK,SPI6_NSS/I2S6_WS,FMC_D8/FMC_AD8,DCMI_HSYNC/PSSI_DE,LCD_VSYNC, EVENTOUT</td><td colspan="1" rowspan="1">ADC12_INP18,DAC1_OUT1</td></tr><tr><td colspan="1" rowspan="1">H3</td><td colspan="1" rowspan="1">29</td><td colspan="1" rowspan="1">41</td><td colspan="1" rowspan="1">K3</td><td colspan="1" rowspan="1">PA5</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">TT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">D2PWREN, TIM2_CH1/TIM2_ETR,TIM8_CH1N,SPI1_SCK(boot)/I2S1_CK,SPI6_SCK/I2S6_CK,OTG_HS_ULPI_CK,FMC_D9/FMC_AD9, PSSI_D14,LCD_R4, EVENTOUT</td><td colspan="1" rowspan="1">ADC12_INN18,ADC12_INP19,DAC1_OUT2</td></tr><tr><td colspan="4" rowspan="1">Pin number</td><td colspan="1" rowspan="2">Pin name (functionafter reset)</td><td colspan="1" rowspan="2">Pd ud</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">Alternate functions</td><td colspan="1" rowspan="2">Additionalfunctions</td></tr><tr><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td></tr><tr><td colspan="1" rowspan="1">J3</td><td colspan="1" rowspan="1">30</td><td colspan="1" rowspan="1">42</td><td colspan="1" rowspan="1">L3</td><td colspan="1" rowspan="1">PA6</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_BKIN, TIM3_CH1, TIM8_BKIN,SPI1_MISO(boot)/I2S1_SDI,OCTOSPIM_P1_I03,SPI6_MISO/I2S6_SDI, TIM13_CH1,TIM8_BKIN_COMP12, MDIOS_MDC,TIM1_BKIN_COMP12,DCMI_PIXCLK/PSSI_PDCK, LCD_G2,EVENTOUT</td><td colspan="1" rowspan="1">ADC12_INP3</td></tr><tr><td colspan="1" rowspan="1">K3</td><td colspan="1" rowspan="1">31</td><td colspan="1" rowspan="1">43</td><td colspan="1" rowspan="1">M3</td><td colspan="1" rowspan="1">PA7</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">TT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH1N, TIM3_CH2, TIM8_CH1N,SPI1_MOSI(boot)/I2S1_SDO,SPI6_MOSI/I2S6_SDO, TIM14_CH1,OCTOSPIM_P1_I02,ETH_MII_RX_DV/ETH_RMI_CRS_DV,FMC_SDNWE, LCD_VSYNC,EVENTOUT</td><td colspan="1" rowspan="1">ADC12_INN3,ADC12_INP7,OPAMP1_VINM</td></tr><tr><td colspan="1" rowspan="1">G4</td><td colspan="1" rowspan="1">32</td><td colspan="1" rowspan="1">44</td><td colspan="1" rowspan="1">J4</td><td colspan="1" rowspan="1">PC4</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">TT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">PWR_DEEPSLEEP, FMC_A22,DFSDM1_CKIN2, I2S1_MCK,SPDIFRX1_IN3, SDMMC2_CKIN,ETH_MII_RXDO/ETH_RMII_RXDO,FMC_SDNE0, LCD_R7, EVENTOUT</td><td colspan="1" rowspan="1">ADC12_INP4,OPAMP1_VOUT,COMP1_INM</td></tr><tr><td colspan="1" rowspan="1">H4</td><td colspan="1" rowspan="1">33</td><td colspan="1" rowspan="1">45</td><td colspan="1" rowspan="1">K4</td><td colspan="1" rowspan="1">PC5</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">TT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">PWR_SLEEP, SAI4_D3, SAI1_D3,DFSDM1_DATIN2, PSSI_D15,SPDIFRX1_IN4,OCTOSPIM_P1_DQS,ETH_MII_RXD1/ETH_RMII_RXD1,FMC_SDCKE0, COMP1_OUT,LCD_DE, EVENTOUT</td><td colspan="1" rowspan="1">ADC12_INN4,ADC12_INP8,OPAMP1_VINM</td></tr><tr><td colspan="1" rowspan="1">J4</td><td colspan="1" rowspan="1">34</td><td colspan="1" rowspan="1">46</td><td colspan="1" rowspan="1">L4</td><td colspan="1" rowspan="1">PBO</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">TT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH2N, TIM3_CH3, TIM8_CH2N,OCTOSPIM_P1_I01,DFSDM1_CKOUT, UART4_CTS,LCD_R3, OTG_HS_ULPI_D1,ETH_MII_RXD2, LCD_G1, EVENTOUT</td><td colspan="1" rowspan="1">ADC12_INN5,ADC12_INP9,OPAMP1_VINP,COMP1_INP</td></tr><tr><td colspan="1" rowspan="1">K4</td><td colspan="1" rowspan="1">35</td><td colspan="1" rowspan="1">47</td><td colspan="1" rowspan="1">M4</td><td colspan="1" rowspan="1">PB1</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">TIM1_CH3N, TIM3_CH4, TIM8_CH3N,OCTOSPIM_P1_IO0,DFSDM1_DATIN1, LCD_R6,OTG_HS_ULPI_D2, ETH_MII_RXD3,LCD_G0, EVENTOUT</td><td colspan="1" rowspan="1">ADC12_INP5,COMP1_INM</td></tr><tr><td colspan="1" rowspan="1">G5</td><td colspan="1" rowspan="1">36</td><td colspan="1" rowspan="1">48</td><td colspan="1" rowspan="1">J5</td><td colspan="1" rowspan="1">PB2</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">RTC_OUT, SAI4_D1, SAI1_D1,DFSDM1_CKIN1, SAI1_SD_A,SPI3_MOSI/I2S3_SDO, SAI4_SD_A,OCTOSPIM_P1_CLK,OCTOSPIM_P1_DQS, ETH_TX_ER,TIM23_ETR, EVENTOUT</td><td colspan="1" rowspan="1">COMP1_INP</td></tr><tr><td colspan="4" rowspan="1">Pin number</td><td colspan="1" rowspan="2">Pin name (functionafter reset)</td><td colspan="1" rowspan="2">d1 ud</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">Alternate functions</td><td colspan="1" rowspan="2">Additionalfunctions</td></tr><tr><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">49</td><td colspan="1" rowspan="1">M5</td><td colspan="1" rowspan="1">PF11</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">SPI5_MOSI, OCTOSPIM_P1_NCLK,SAI4_SD_B, FMC_NRAS,DCMI_D12/PSSI_D12, TIM24_CH1,EVENTOUT</td><td colspan="1" rowspan="1">ADC1_INP2</td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">50</td><td colspan="1" rowspan="1">L5</td><td colspan="1" rowspan="1">PF12</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OCTOSPIM_P2_DQS, FMC_A6,TIM24_CH2, EVENTOUT</td><td colspan="1" rowspan="1">ADC1_INN2,ADC1_INP6</td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">51</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">52</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">53</td><td colspan="1" rowspan="1">K5</td><td colspan="1" rowspan="1">PF13</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DFSDM1_DATIN6, I2C4_SMBA,FMC_A7, TIM24_CH3, EVENTOUT</td><td colspan="1" rowspan="1">ADC2_INP2</td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">54</td><td colspan="1" rowspan="1">M6</td><td colspan="1" rowspan="1">PF14</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_fha</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DFSDM1_CKIN6, I2C4_SCL, FMC_A8,TIM24_CH4, EVENTOUT</td><td colspan="1" rowspan="1">ADC2_INN2,ADC2_INP6</td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">55</td><td colspan="1" rowspan="1">L6</td><td colspan="1" rowspan="1">PF15</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_fh</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">I2C4_SDA, FMC_A9, EVENTOUT</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">56</td><td colspan="1" rowspan="1">K6</td><td colspan="1" rowspan="1">PG0</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P2_IO4, UART9_RX,FMC_A10, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">57</td><td colspan="1" rowspan="1">J6</td><td colspan="1" rowspan="1">PG1</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">TT_h</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OCTOSPIM_P2_IO5, UART9_TX,FMC_A11, EVENTOUT</td><td colspan="1" rowspan="1">OPAMP2_VINM</td></tr><tr><td colspan="1" rowspan="1">H5</td><td colspan="1" rowspan="1">37</td><td colspan="1" rowspan="1">58</td><td colspan="1" rowspan="1">M7</td><td colspan="1" rowspan="1">PE7</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">TT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_ETR, DFSDM1_DATIN2,UART7_RX, OCTOSPIM_P1_IO4,FMC_D4/FMC_AD4, EVENTOUT</td><td colspan="1" rowspan="1">OPAMP2_VOUT,COMP2_INM</td></tr><tr><td colspan="1" rowspan="1">J5</td><td colspan="1" rowspan="1">38</td><td colspan="1" rowspan="1">59</td><td colspan="1" rowspan="1">L7</td><td colspan="1" rowspan="1">PE8</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">TT_ha</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">TIM1_CH1N, DFSDM1_CKIN2,UART7_TX, OCTOSPIM_P1_IO5,FMC_D5/FMC_AD5, COMP2_OUT,EVENTOUT</td><td colspan="1" rowspan="1">OPAMP2_VINM</td></tr><tr><td colspan="1" rowspan="1">K5</td><td colspan="1" rowspan="1">39</td><td colspan="1" rowspan="1">60</td><td colspan="1" rowspan="1">K7</td><td colspan="1" rowspan="1">PE9</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">TT_ha</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">TIM1_CH1, DFSDM1_CKOUT,UART7_RTS/UART7_DE,OCTOSPIM_P1_I06,FMC_D6/FMC_AD6, EVENTOUT</td><td colspan="1" rowspan="1">OPAMP2_VINP,COMP2_INP</td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">61</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">62</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">G6</td><td colspan="1" rowspan="1">40</td><td colspan="1" rowspan="1">63</td><td colspan="1" rowspan="1">J7</td><td colspan="1" rowspan="1">PE10</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH2N, DFSDM1_DATIN4,UART7_CTS, OCTOSPIM_P1_I07,FMC_D7/FMC_AD7, EVENTOUT</td><td colspan="1" rowspan="1">COMP2_INM</td></tr><tr><td colspan="1" rowspan="1">H6</td><td colspan="1" rowspan="1">41</td><td colspan="1" rowspan="1">64</td><td colspan="1" rowspan="1">H8</td><td colspan="1" rowspan="1">PE11</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_ha</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">TIM1_CH2, DFSDM1_CKIN4,SPI4_NSS(boot), SAI4_SD_B,OCTOSPIM_P1_NCS,FMC_D8/FMC_AD8, LCD_G3,EVENTOUT</td><td colspan="1" rowspan="1">COMP2_INP</td></tr><tr><td colspan="1" rowspan="1">J6</td><td colspan="1" rowspan="1">42</td><td colspan="1" rowspan="1">65</td><td colspan="1" rowspan="1">J8</td><td colspan="1" rowspan="1">PE12</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">TIM1_CH3N, DFSDM1_DATIN5,SPI4_SCK(boot), SAI4_SCK_B,FMC_D9/FMC_AD9, COMP1_OUT,LCD_B4, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">K6</td><td colspan="1" rowspan="1">43</td><td colspan="1" rowspan="1">66</td><td colspan="1" rowspan="1">K8</td><td colspan="1" rowspan="1">PE13</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">TIM1_CH3, DFSDM1_CKIN5,SPI4_MISO(bOot), SAI4_FS_B,FMC_D10/FMC_AD10, COMP2_OUT,LCD_DE, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">G7</td><td colspan="1" rowspan="1">44</td><td colspan="1" rowspan="1">67</td><td colspan="1" rowspan="1">L8</td><td colspan="1" rowspan="1">PE14</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH4, SPI4_MOSI(boot),SAI4_MCLK_B, FMC_D11/FMC_AD11,LCD_CLK, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">H7</td><td colspan="1" rowspan="1">45</td><td colspan="1" rowspan="1">68</td><td colspan="1" rowspan="1">M8</td><td colspan="1" rowspan="1">PE15</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">TIM1_BKIN, USART10_CK,FMC_D12/FMC_AD12,TIM1_BKIN_COMP12, LCD_R7,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">J7</td><td colspan="1" rowspan="1">46</td><td colspan="1" rowspan="1">69</td><td colspan="1" rowspan="1">M9</td><td colspan="1" rowspan="1">PB10</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_fh</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM2_CH3, LPTIM2_IN1, I2C2_SCL,SPI2_SCK/I2S2_CK,DFSDM1_DATIN7, USART3_TX(boot),OCTOSPIM_P1_NCS,OTG_HS_ULPI_D3, ETH_MII_RX_ER,LCD_G4, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">K7</td><td colspan="1" rowspan="1">47</td><td colspan="1" rowspan="1">70</td><td colspan="1" rowspan="1">M10</td><td colspan="1" rowspan="1">PB11</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_f</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM2_CH4, LPTIM2_ETR, I2C2_SDA,DFSDM1_CKIN7, USART3_RX(boot),OTG_HS_ULPI_D4,ETH_MII_TX_EN/ETH_RMII_TX_EN,LCD_G5, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">F8</td><td colspan="1" rowspan="1">48</td><td colspan="1" rowspan="1">71</td><td colspan="1" rowspan="1">H7</td><td colspan="1" rowspan="1">VCAP</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">49</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">50</td><td colspan="1" rowspan="1">72</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">K8</td><td colspan="1" rowspan="1">51</td><td colspan="1" rowspan="1">73</td><td colspan="1" rowspan="1">M11</td><td colspan="1" rowspan="1">PB12</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_BKIN, OCTOSPIM_P1_NCLK,I2C2_SMBA, SPI2_NSS/I2S2_WS,DFSDM1_DATIN1, USART3_CK,FDCAN2_RX, OTG_HS_ULPI_D5,ETH_MII_TXD0/ETH_RMI_TXDO,OCTOSPIM_P1_I00,TIM1_BKIN_COMP12, UART5_RX,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="4" rowspan="1">Pin number</td><td colspan="1" rowspan="2">Pin name (functionafter reset)</td><td colspan="1" rowspan="2">d ud</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">Sotos</td><td colspan="1" rowspan="2">Alternate functions</td><td colspan="1" rowspan="2">Additionalfunctions</td></tr><tr><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td></tr><tr><td colspan="1" rowspan="1">J8</td><td colspan="1" rowspan="1">52</td><td colspan="1" rowspan="1">74</td><td colspan="1" rowspan="1">M12</td><td colspan="1" rowspan="1">PB13</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH1N, LPTIM2_OUT,OCTOSPIM_P1_I02,SPI2_SCK/I2S2_CK, DFSDM1_CKIN1,USART3_CTS/USART3_NSS,FDCAN2_TX, OTG_HS_ULPI_D6,ETH_MII_TXD1/ETH_RMII_TXD1,SDMMC1_D0, DCMI_D2/PSSI_D2,UART5_TX, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">H10</td><td colspan="1" rowspan="1">53</td><td colspan="1" rowspan="1">75</td><td colspan="1" rowspan="1">L11</td><td colspan="1" rowspan="1">PB14</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH2N, TIM12_CH1,TIM8_CH2N, USART1_TX,SPI2_MISO/I2S2_SDI,DFSDM1_DATIN2,USART3_RTS/USART3_DE,UART4_RTS/UART4_DE,SDMMC2_D0, FMC_D10/FMC_AD10,LCD_CLK, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">G10</td><td colspan="1" rowspan="1">54</td><td colspan="1" rowspan="1">76</td><td colspan="1" rowspan="1">L12</td><td colspan="1" rowspan="1">PB15</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">RTC_REFIN, TIM1_CH3N,TIM12_CH2, TIM8_CH3N,USART1_RX, SPI2_MOSI/I2S2_SDO,DFSDM1_CKIN2, UART4_CTS,SDMMC2_D1, FMC_D11/FMC_AD11,LCD_G7, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">K9</td><td colspan="1" rowspan="1">55</td><td colspan="1" rowspan="1">77</td><td colspan="1" rowspan="1">L9</td><td colspan="1" rowspan="1">PD8</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">DFSDM1_CKIN3, USART3_TX(boot),SPDIFRX1_IN2,FMC_D13/FMC_AD13, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">J9</td><td colspan="1" rowspan="1">56</td><td colspan="1" rowspan="1">78</td><td colspan="1" rowspan="1">K9</td><td colspan="1" rowspan="1">PD9</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_DATIN3, USART3_RX(boot),FMC_D14/FMC_AD14, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">H9</td><td colspan="1" rowspan="1">57</td><td colspan="1" rowspan="1">79</td><td colspan="1" rowspan="1">J9</td><td colspan="1" rowspan="1">PD10</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">DFSDM1_CKOUT, USART3_CK,FMC_D15/FMC_AD15, LCD_B3,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">G9</td><td colspan="1" rowspan="1">58</td><td colspan="1" rowspan="1">80</td><td colspan="1" rowspan="1">H9</td><td colspan="1" rowspan="1">PD11</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LPTIM2_IN2, I2C4_SMBA,USART3_CTS/USART3_NSS,OCTOSPIM_P1_IO0, SAI4_SD_A,FMC_A16/FMC_CLE, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">K10</td><td colspan="1" rowspan="1">59</td><td colspan="1" rowspan="1">81</td><td colspan="1" rowspan="1">L10</td><td colspan="1" rowspan="1">PD12</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_fh</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LPTIM1_IN1, TIM4_CH1, LPTIM2_IN1,I2C4_SCL, FDCAN3_RX,USART3_RTS/USART3_DE,OCTOSPIM_P1_IO1, SAI4_FS_A,FMC_A17/FMC_ALE,DCMI_D12/PSSI_D12, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="4" rowspan="1">Pin number</td><td colspan="1" rowspan="2">Pin name (functionafter reset)</td><td colspan="1" rowspan="2">ad ud</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">Alternate functions</td><td colspan="1" rowspan="2">Additionalfunctions</td></tr><tr><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">80</td><td colspan="1" rowspan="1">20</td></tr><tr><td colspan="1" rowspan="1">J10</td><td colspan="1" rowspan="1">60</td><td colspan="1" rowspan="1">82</td><td colspan="1" rowspan="1">K10</td><td colspan="1" rowspan="1">PD13</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_fh</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">LPTIM1_OUT, TIM4_CH2, I2C4_SDA,FDCAN3_TX, OCTOSPIM_P1_IO3,SAI4_SCK_A,UART9_RTS/UART9_DE, FMC_A18,DCMI_D13/PSSI_D13, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">83</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">84</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">H8</td><td colspan="1" rowspan="1">61</td><td colspan="1" rowspan="1">85</td><td colspan="1" rowspan="1">K11</td><td colspan="1" rowspan="1">PD14</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM4_CH3, UART8_CTS, UART9_RX,FMC_DO/FMC_AD0, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">G8</td><td colspan="1" rowspan="1">62</td><td colspan="1" rowspan="1">86</td><td colspan="1" rowspan="1">K12</td><td colspan="1" rowspan="1">PD15</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM4_CH4, UART8_RTS/UART8_DE,UART9_TX, FMC_D1/FMC_AD1,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">87</td><td colspan="1" rowspan="1">J12</td><td colspan="1" rowspan="1">PG2</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM8_BKIN, TIM8_BKIN_COMP12,FMC_A12, TIM24_ETR, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">88</td><td colspan="1" rowspan="1">J11</td><td colspan="1" rowspan="1">PG3</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM8_BKIN2, TIM8_BKIN2_COMP12,FMC_A13, TIM23_ETR, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">89</td><td colspan="1" rowspan="1">J10</td><td colspan="1" rowspan="1">PG4</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM1_BKIN2, TIM1_BKIN2_COMP12,FMC_A14/FMC_BA0, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">90</td><td colspan="1" rowspan="1">H12</td><td colspan="1" rowspan="1">PG5</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM1_ETR, FMC_A15/FMC_BA1,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">91</td><td colspan="1" rowspan="1">H11</td><td colspan="1" rowspan="1">PG6</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM17_BKIN, OCTOSPIM_P1_NCS,FMC_NE3, DCMI_D12/PSSI_D12,LCD_R7, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">92</td><td colspan="1" rowspan="1">H10</td><td colspan="1" rowspan="1">PG7</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">SAI1_MCLK_A, USART6_CK,OCTOSPIM_P2_DQS, FMC_INT,DCMI_D13/PSSI_D13, LCD_CLK,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">93</td><td colspan="1" rowspan="1">G11</td><td colspan="1" rowspan="1">PG8</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM8_ETR, SPI6_NSS/I2S6_WS,USART6_RTS/USART6_DE,SPDIFRX1_IN3, ETH_PPS_OUT,FMC_SDCLK, LCD_G7, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">94</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">F6</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">95</td><td colspan="1" rowspan="1">C11</td><td colspan="1" rowspan="1">VDD33USB</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">F10</td><td colspan="1" rowspan="1">63</td><td colspan="1" rowspan="1">96</td><td colspan="1" rowspan="1">G12</td><td colspan="1" rowspan="1">PC6</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM3_CH1, TIM8_CH1,DFSDM1_CKIN3, I2S2_MCK,USART6_TX, SDMMC1_DODIR,FMC_NWAIT, SDMMC2_D6,SDMMC1_D6, DCMI_DO/PSSI_DO,LCD_HSYNC, EVENTOUT</td><td colspan="1" rowspan="1">SWPMI_IO</td></tr><tr><td colspan="4" rowspan="1">Pin number</td><td colspan="1" rowspan="2">Pin name (functionafter reset)</td><td colspan="1" rowspan="2">ad1 ud</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">Alternate functions</td><td colspan="1" rowspan="2">Additionalfunctions</td></tr><tr><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">80</td><td colspan="1" rowspan="1">20</td></tr><tr><td colspan="1" rowspan="1">E10</td><td colspan="1" rowspan="1">64</td><td colspan="1" rowspan="1">97</td><td colspan="1" rowspan="1">F12</td><td colspan="1" rowspan="1">PC7</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DBTRGIO, TIM3_CH2, TIM8_CH2,DFSDM1_DATIN3, I2S3_MCK,USART6_RX, SDMMC1_D123DIR,FMC_NE1, SDMMC2_D7, SWPMI_TX,SDMMC1_D7, DCMI_D1/PSSI_D1,LCD_G6, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">F9</td><td colspan="1" rowspan="1">65</td><td colspan="1" rowspan="1">98</td><td colspan="1" rowspan="1">F11</td><td colspan="1" rowspan="1">PC8</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TRACED1, TIM3_CH3, TIM8_CH3,USART6_CK,UART5_RTS/UART5_DE,FMC_NE2/FMC_NCE, FMC_INT,SWPMI_RX, SDMMC1_DO,DCMI_D2/PSSI_D2, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">E9</td><td colspan="1" rowspan="1">66</td><td colspan="1" rowspan="1">99</td><td colspan="1" rowspan="1">E11</td><td colspan="1" rowspan="1">PC9</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_fh</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">MCO2, TIM3_CH4, TIM8_CH4,I2C3_ SDA(boot), I2S_CKIN,I2C5_SDA, UART5_CTS,OCTOSPIM_P1_IO0, LCD_G3,SWPMI_SUSPEND, SDMMC1_D1,DCMI_D3/PSSI_D3, LCD_B2,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">D9</td><td colspan="1" rowspan="1">67</td><td colspan="1" rowspan="1">100</td><td colspan="1" rowspan="1">E12</td><td colspan="1" rowspan="1">PA8</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_fh</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">MCO1, TIM1_CH1, TIM8_BKIN2,I2C3_SCL(boot), I2C5_SCL,USART1_CK, OTG_HS_SOF,UART7_RX, TIM8_BKIN2_COMP12,LCD_B3, LCD_R6, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">C9</td><td colspan="1" rowspan="1">68</td><td colspan="1" rowspan="1">101</td><td colspan="1" rowspan="1">D12</td><td colspan="1" rowspan="1">PA9</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_u</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">TIM1_CH2, LPUART1_TX,I2C3_SMBA, SPI2_SCK/I2S2_CK,I2C5_SMBA, USART1_TX(boot),ETH_TX_ER, DCMI_D0/PSSI_D0,LCD_R5, EVENTOUT</td><td colspan="1" rowspan="1">OTG_HS_VBUS</td></tr><tr><td colspan="1" rowspan="1">D10</td><td colspan="1" rowspan="1">69</td><td colspan="1" rowspan="1">102</td><td colspan="1" rowspan="1">D11</td><td colspan="1" rowspan="1">PA10</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_u</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH3, LPUART1_RX,USART1_RX(boot), OTG_HS_ID,MDIOS_MDIO, LCD_B4,DCMI_D1/PSSI_D1, LCD_B1,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">C10</td><td colspan="1" rowspan="1">70</td><td colspan="1" rowspan="1">103</td><td colspan="1" rowspan="1">C12</td><td colspan="1" rowspan="1">PA11</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_u</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH4, LPUART1_CTS,SPI2_NSS/I2S2_WS, UART4_RX,USART1_CTS/USART1_NSS,FDCAN1_RX, LCD_R4, EVENTOUT</td><td colspan="1" rowspan="1">OTG_HS_DM(boot)</td></tr><tr><td colspan="1" rowspan="1">B10</td><td colspan="1" rowspan="1">71</td><td colspan="1" rowspan="1">104</td><td colspan="1" rowspan="1">B12</td><td colspan="1" rowspan="1">PA12</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_u</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">TIM1_ETR,LPUART1_RTS/LPUART1_DE,SPI2_SCK/I2S2_CK, UART4_TX,USART1_RTS/USART1_DE,SAI4_FS_B, FDCAN1_TX,TIM1_BKIN2, LCD_R5, EVENTOUT</td><td colspan="1" rowspan="1">OTG_HS_DP(boot)</td></tr><tr><td colspan="4" rowspan="1">Pin number</td><td colspan="1" rowspan="2">Pin name (functionafter reset)</td><td colspan="1" rowspan="2">ad1 d</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">Alternate functions</td><td colspan="1" rowspan="2">Additionalfunctions</td></tr><tr><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td></tr><tr><td colspan="1" rowspan="1">A10</td><td colspan="1" rowspan="1">72</td><td colspan="1" rowspan="1">105</td><td colspan="1" rowspan="1">A12</td><td colspan="1" rowspan="1">PA13(JTMS/SWDIO)</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">JTMS/SWDIO, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">E7</td><td colspan="1" rowspan="1">73</td><td colspan="1" rowspan="1">106</td><td colspan="1" rowspan="1">G9</td><td colspan="1" rowspan="1">VCAP</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">74</td><td colspan="1" rowspan="1">107</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">75</td><td colspan="1" rowspan="1">108</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">A9</td><td colspan="1" rowspan="1">76</td><td colspan="1" rowspan="1">109</td><td colspan="1" rowspan="1">A11</td><td colspan="1" rowspan="1">PA14(JTCK/SWCLK)</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">JTCK/SWCLK, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">A8</td><td colspan="1" rowspan="1">77</td><td colspan="1" rowspan="1">110</td><td colspan="1" rowspan="1">A10</td><td colspan="1" rowspan="1">PA15(JTDI)</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">JTDI, TIM2_CH1/TIM2_ETR, CEC,SPI1_NSS/I2S1_WS,SPI3_NSS(boot)/I2S3_WS,SPI6_NSS/I2S6_WS,UART4_RTS/UART4_DE, LCD_R3,UART7_TX, LCD_B6, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">B9</td><td colspan="1" rowspan="1">78</td><td colspan="1" rowspan="1">111</td><td colspan="1" rowspan="1">B11</td><td colspan="1" rowspan="1">PC10</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_fh</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_CKIN5, I2C5_SDA,SPI3_SCK(boot)/I2S3_CK,USART3_TX, UART4_TX,OCTOSPIM_P1_IO1, LCD_B1,SWPMI_RX, SDMMC1_D2,DCMI_D8/PSSI_D8, LCD_R2,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">B8</td><td colspan="1" rowspan="1">79</td><td colspan="1" rowspan="1">112</td><td colspan="1" rowspan="1">B10</td><td colspan="1" rowspan="1">PC11</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_fh</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_DATIN5, I2C5_SCL,SPI3_MISO(boot)/I2S3_SDI,USART3_RX, UART4_RX,OCTOSPIM_P1_NCS, SDMMC1_D3,DCMI_D4/PSSI_D4, LCD_B4,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">C8</td><td colspan="1" rowspan="1">80</td><td colspan="1" rowspan="1">113</td><td colspan="1" rowspan="1">C10</td><td colspan="1" rowspan="1">PC12</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TRACED3, FMC_D6/FMC_AD6,TIM15_CH1, I2C5_SMBA,SPI6_SCK/I2S6_CK,SPI3_MOSI(boot)/I2S3_SDO,USART3_CK, UART5_TX,SDMMC1_CK, DCMI_D9/PSSI_D9,LCD_R6, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">D8</td><td colspan="1" rowspan="1">81</td><td colspan="1" rowspan="1">114</td><td colspan="1" rowspan="1">E10</td><td colspan="1" rowspan="1">PD0</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_CKIN6, UART4_RX,FDCAN1_RX(boot), UART9_CTS,FMC_D2/FMC_AD2, LCD_B1,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">E8</td><td colspan="1" rowspan="1">82</td><td colspan="1" rowspan="1">115</td><td colspan="1" rowspan="1">D10</td><td colspan="1" rowspan="1">PD1</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">·</td><td colspan="1" rowspan="1">DFSDM1_DATIN6, UART4_TX,FDCAN1_TX(boot),FMC_D3/FMC_AD3, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="4" rowspan="1">Pin number</td><td colspan="1" rowspan="2">Pin name (functionafter reset)</td><td colspan="1" rowspan="2">ad1 ud</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">Alternate functions</td><td colspan="1" rowspan="2">Additionalfunctions</td></tr><tr><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td></tr><tr><td colspan="1" rowspan="1">B7</td><td colspan="1" rowspan="1">83</td><td colspan="1" rowspan="1">116</td><td colspan="1" rowspan="1">E9</td><td colspan="1" rowspan="1">PD2</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">TRACED2, FMC_D7/FMC_AD7,TIM3_ETR, TIM15_BKIN, UART5_RX,LCD_B7, SDMMC1_CMD,DCMI_D11/PSSI_D11, LCD_B2,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">C7</td><td colspan="1" rowspan="1">84</td><td colspan="1" rowspan="1">117</td><td colspan="1" rowspan="1">D9</td><td colspan="1" rowspan="1">PD3</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_CKOUT,SPI2_SCK/I2S2_CK,USART2_CTS/USART2_NSS,FMC_CLK, DCMI_D5/PSSI_D5,LCD_G7, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">D7</td><td colspan="1" rowspan="1">85</td><td colspan="1" rowspan="1">118</td><td colspan="1" rowspan="1">C9</td><td colspan="1" rowspan="1">PD4</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART2_RTS/USART2_DE,OCTOSPIM_P1_IO4, FMC_NOE,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">B6</td><td colspan="1" rowspan="1">86</td><td colspan="1" rowspan="1">119</td><td colspan="1" rowspan="1">B9</td><td colspan="1" rowspan="1">PD5</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">USART2_TX, OCTOSPIM_P1_IO5,FMC_NWE, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">120</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">121</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">C6</td><td colspan="1" rowspan="1">87</td><td colspan="1" rowspan="1">122</td><td colspan="1" rowspan="1">A8</td><td colspan="1" rowspan="1">PD6</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI4_D1, SAI1_D1, DFSDM1_CKIN4,DFSDM1_DATIN1,SPI3_MOSI/I2S3_SDO, SAI1_SD_A,USART2_RX, SAI4_SD_A,OCTOSPIM_P1_IO6, SDMMC2_CK,FMC_NWAIT, DCMI_D10/PSSI_D10,LCD_B2, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">D6</td><td colspan="1" rowspan="1">88</td><td colspan="1" rowspan="1">123</td><td colspan="1" rowspan="1">A9</td><td colspan="1" rowspan="1">PD7</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">DFSDM1_DATIN4,SPI1_MOSI/I2S1_SDO,DFSDM1_CKIN1, USART2_CK,SPDIFRX1_IN1, OCTOSPIM_P1_I07,SDMMC2_CMD, FMC_NE1,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">124</td><td colspan="1" rowspan="1">E8</td><td colspan="1" rowspan="1">PG9</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FDCAN3_TX, SPI1_MISO/I2S1_SDI,USART6_RX, SPDIFRX1_IN4,OCTOSPIM_P1_IO6, SAI4_FS_B,SDMMC2_D0, FMC_NE2/FMC_NCE,DCMI_VSYNC/PSSI_RDY, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">125</td><td colspan="1" rowspan="1">D8</td><td colspan="1" rowspan="1">PG10</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FDCAN3_RX, OCTOSPIM_P2_IO6,SPI1_NSS/I2S1_WS, LCD_G3,SAI4_SD_B, SDMMC2_D1, FMC_NE3,DCMI_D2/PSSI_D2, LCD_B2,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">00000</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">126</td><td colspan="1" rowspan="1">C8</td><td colspan="1" rowspan="1">PG11</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LPTIM1_IN2, USART10_RX,SPI1_SCK/I2S1_CK, SPDIFRX1_IN1,OCTOSPIM_P2_IO7, SDMMC2_D2,ETH_MI_TX_EN/ETH_RMII_TX_EN,DCMI_D3/PSSI_D3, LCD_B3,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">127</td><td colspan="1" rowspan="1">B8</td><td colspan="1" rowspan="1">PG12</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LPTIM1_IN1, OCTOSPIM_P2_NCS,USART10_TX, SPI6_MISO/I2S6_SDI,USART6_RTS/USART6_DE,SPDIFRX1_IN2, LCD_B4,SDMMC2_D3,ETH_MII_TXD1/ETH_RMI_TXD1,FMC_NE4, TIM23_CH1, LCD_B1,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">128</td><td colspan="1" rowspan="1">D7</td><td colspan="1" rowspan="1">PG13</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TRACED0, LPTIM1_OUT,USART10_CTS/USART10_NSS,SPI6_SCK/I2S6_CK,USART6_CTS/USART6_NSS,SDMMC2_D6,ETH_MII_TXDO/ETH_RMII_TXD0,FMC_A24, TIM23_CH2, LCD_R0,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">129</td><td colspan="1" rowspan="1">C7</td><td colspan="1" rowspan="1">PG14</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TRACED1, LPTIM1_ETR,USART10_RTS/USART10_DE,SPI6_MOSI/I2S6_SDO, USART6_TX,OCTOSPIM_P1_IO7, SDMMC2_D7,ETH_MII_TXD1/ETH_RMII_TXD1,FMC_A25, TIM23_CH3, LCD_B0,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">130</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">131</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">132</td><td colspan="1" rowspan="1">B7</td><td colspan="1" rowspan="1">PG15</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART6_CTS/USART6_NSS,OCTOSPIM_P2_DQS, USART10_CK,FMC_NCAS, DCMI_D13/PSSI_D13,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">A7</td><td colspan="1" rowspan="1">89</td><td colspan="1" rowspan="1">133</td><td colspan="1" rowspan="1">A7</td><td colspan="1" rowspan="1">PB3(JTDO/TRACESWO)</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">JTDO/TRACESWO, TIM2_CH2,SPI1_SCK/I2S1_CK,SPI3_SCK/I2S3_CK,SPI6_SCK/I2S6_CK, SDMMC2_D2,CRS_SYNC, UART7_RX, TIM24_ETR,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="4" rowspan="1">Pin number</td><td colspan="1" rowspan="2">Pin name (functionafter reset)</td><td colspan="1" rowspan="2">d ud</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">Alternate functions</td><td colspan="1" rowspan="2">Additionalfunctions</td></tr><tr><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">20</td></tr><tr><td colspan="1" rowspan="1">A6</td><td colspan="1" rowspan="1">90</td><td colspan="1" rowspan="1">134</td><td colspan="1" rowspan="1">A6</td><td colspan="1" rowspan="1">PB4(NJTRST)</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">NJTRST, TIM16_BKIN, TIM3_CH1,SPI1_MISO/I2S1_SDI,SPI3_MISO/I2S3_SDI,SPI2_NSS/I2S2_WS,SPI6_MISO/I2S6_SDI, SDMMC2_D3,UART7_TX, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">C5</td><td colspan="1" rowspan="1">91</td><td colspan="1" rowspan="1">135</td><td colspan="1" rowspan="1">B6</td><td colspan="1" rowspan="1">PB5</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">TIM17_BKIN, TIM3_CH2, LCD_B5,I2C1_SMBA, SPI1_MOSI/I2S1_SDO,I2C4_SMBA, SPI3_MOSI/I2S3_SDO,SPI6_MOSI/I2S6_SDO, FDCAN2_RX,OTG_HS_ULPI_D7, ETH_PPS_OUT,FMC_SDCKE1, DCMI_D10/PSSI_D10,UART5_RX, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">B5</td><td colspan="1" rowspan="1">92</td><td colspan="1" rowspan="1">136</td><td colspan="1" rowspan="1">C6</td><td colspan="1" rowspan="1">PB6</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_fh</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">TIM16_CH1N, TIM4_CH1,I2C1_SCL(boot), CEC, I2C4_SCL,USART1_TX, LPUART1_TX,FDCAN2_TX, OCTOSPIM_P1_NCS,DFSDM1_DATIN5, FMC_SDNE1,DCMI_D5/PSSI_D5, UART5_TX,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">A5</td><td colspan="1" rowspan="1">93</td><td colspan="1" rowspan="1">137</td><td colspan="1" rowspan="1">D6</td><td colspan="1" rowspan="1">PB7</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_fa</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">TIM17_CH1N, TIM4_CH2, I2C1_SDA,I2C4_SDA, USART1_RX,LPUART1_RX, DFSDM1_CKIN5,FMC_NL, DCMI_VSYNC/PSSI_RDY,EVENTOUT</td><td colspan="1" rowspan="1">PVD_IN</td></tr><tr><td colspan="1" rowspan="1">D5</td><td colspan="1" rowspan="1">94</td><td colspan="1" rowspan="1">138</td><td colspan="1" rowspan="1">D5</td><td colspan="1" rowspan="1">BOOTO</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">B</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VPP</td></tr><tr><td colspan="1" rowspan="1">B4</td><td colspan="1" rowspan="1">95</td><td colspan="1" rowspan="1">139</td><td colspan="1" rowspan="1">C5</td><td colspan="1" rowspan="1">PB8</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_fh</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM16_CH1, TIM4_CH3,DFSDM1_CKIN7, I2C1_SCL,I2C4_SCL, SDMMC1_CKIN,UART4_RX, FDCAN1_RX,SDMMC2_D4, ETH_MII_TXD3,SDMMC1_D4, DCMI_D6/PSSI_D6,LCD_B6, EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">A4</td><td colspan="1" rowspan="1">96</td><td colspan="1" rowspan="1">140</td><td colspan="1" rowspan="1">B5</td><td colspan="1" rowspan="1">PB9</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_fh</td><td colspan="1" rowspan="1">.</td><td colspan="1" rowspan="1">TIM17_CH1, TIM4_CH4,DFSDM1_DATIN7, I2C1_SDA(boot),SPI2_NSS/I2S2_WS, I2C4_SDA,SDMMC1_CDIR, UART4_TX,FDCAN1_TX, SDMMC2_D5,I2C4_SMBA, SDMMC1_D5,DCMI_D7/PSSI_D7, LCD_B7,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="4" rowspan="1">Pin number</td><td colspan="1" rowspan="2">Pin name (functionafter reset)</td><td colspan="1" rowspan="2">ad1 ud</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">20</td><td colspan="1" rowspan="2">Alternate functions</td><td colspan="1" rowspan="2">Additionalfunctions</td></tr><tr><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">0</td><td colspan="1" rowspan="1">20</td></tr><tr><td colspan="1" rowspan="1">D4</td><td colspan="1" rowspan="1">97</td><td colspan="1" rowspan="1">141</td><td colspan="1" rowspan="1">A5</td><td colspan="1" rowspan="1">PE0</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1">·</td><td colspan="1" rowspan="1">LPTIM1_ETR, TIM4_ETR,LPTIM2_ETR, UART8_RX,SAI4_MCLK_A, FMC_NBLO,DCMI_D2/PSSI_D2, LCD_RO,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">C4</td><td colspan="1" rowspan="1">98</td><td colspan="1" rowspan="1">142</td><td colspan="1" rowspan="1">A4</td><td colspan="1" rowspan="1">PE1</td><td colspan="1" rowspan="1">I/O</td><td colspan="1" rowspan="1">FT_h</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LPTIM1_IN2, UART8_TX, FMC_NBL1,DCMI_D3/PSSI_D3, LCD_R6,EVENTOUT</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">99</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">F7</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">143</td><td colspan="1" rowspan="1">E5</td><td colspan="1" rowspan="1">PDR_ON</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">100</td><td colspan="1" rowspan="1">144</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">C2</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">D2</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">s</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">E6</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">E6</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">J1</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">E7</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">E4</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">G4</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">E5</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">G8</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">G10</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">H5</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">H6</td><td colspan="1" rowspan="1">VSS</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">D2</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">D3</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">F5</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">F4</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">s</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">K1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">F5</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">F4</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">F6</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">F7</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">F8</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">F9</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">F10</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">G5</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">G6</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">G7</td><td colspan="1" rowspan="1">VDD</td><td colspan="1" rowspan="1">S</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td></tr></table>

product reference manual for a detailed description of the switch configuration bits

Table 8. STM32H723 pin alternate functions   
20   
20   
20   

<table><tr><td colspan="2" rowspan="2">Port</td><td colspan="1" rowspan="1">AFO</td><td colspan="1" rowspan="1">AF1</td><td colspan="1" rowspan="1">AF2</td><td colspan="1" rowspan="1">AF3</td><td colspan="1" rowspan="1">AF4</td><td colspan="1" rowspan="1">AF5</td><td colspan="1" rowspan="1">AF6</td><td colspan="1" rowspan="1">AF7</td><td colspan="1" rowspan="1">AF8</td><td colspan="1" rowspan="1">AF9</td><td colspan="1" rowspan="1">AF10</td><td colspan="1" rowspan="1">AF11</td><td colspan="1" rowspan="1">AF12</td><td colspan="1" rowspan="1">AF13</td><td colspan="1" rowspan="1">AF14</td><td colspan="1" rowspan="1">AF15</td></tr><tr><td colspan="1" rowspan="1">SYS</td><td colspan="1" rowspan="1">FMCILPTIM1/SAI4/TIM16/17/TIM1x/TIM2x</td><td colspan="1" rowspan="1">FDCAN3/PDM_SAI17TIM3/4/5/12/15</td><td colspan="1" rowspan="1">DFSDM1/LCDILPTIM2/3/4/5/LPUART1/OCTOSPIM_P1/2/TIM8</td><td colspan="1" rowspan="1">CECIDCMI/PSSI/DFSDM1/I2C1/2/3/4/51LPTIM2/OCTOSPIM_P1/TIM15/USART1/10</td><td colspan="1" rowspan="1">CECIFDCAN3/SPI1/2/SPI2/I2S2/SPI3/2S3/SPI4/5/6</td><td colspan="1" rowspan="1">DFSDM1/I2C4/5/OCTOSPIM_P1/SA1/SSPI3/I2S3/UART4</td><td colspan="1" rowspan="1">SDMMC1/SI2/I2S2/SPI13/I2S3/SPI6/UART7IUSART1/2/3/6</td><td colspan="1" rowspan="1">LPUART1/SAI4/SDMMC1/SSPDIFRX1/SPI6/UART4/5/8</td><td colspan="1" rowspan="1">FDCAN1/2/FMCILCD/OCTOSPIM_P1/2/SÅI4/SDMMC2/SPDIFRX1/TIM13/14</td><td colspan="1" rowspan="1">CRS/FMCILCD/OCTOSPIM_P1/OOT1FS/THSISAI4/SDMMC2/TIM8</td><td colspan="1" rowspan="1">DFSDM1/ETH/I2C4/LCD/MDIOS/OCTOSPIM_P1/SDMMC2/SWPMI1/TIM1x/TIM8/UART7/9/UUSART10</td><td colspan="1" rowspan="1">FMC/LCD/DIOSIOCTOSPIM_P1/SDMMC1/TIM1x/TIM8</td><td colspan="1" rowspan="1">COMP/DCMI/PSSI/LCD/TIM1x/TIM23</td><td colspan="1" rowspan="1">LCD/TIM24/UART5</td><td colspan="1" rowspan="1">SYS</td></tr><tr><td colspan="1" rowspan="1">PAO</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM2_CH1/TTIM2ETR</td><td colspan="1" rowspan="1">TIM5_CH1</td><td colspan="1" rowspan="1">TIM8_ETR</td><td colspan="1" rowspan="1">TIM15_BKIN</td><td colspan="1" rowspan="1">SPI6_NSS/I2S6_WS</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART2_CTS/USART2NSS</td><td colspan="1" rowspan="1">UART4_TX</td><td colspan="1" rowspan="1">SDMMC2_CMD</td><td colspan="1" rowspan="1">SAI4_SD_B</td><td colspan="1" rowspan="1">ETH_MII_CRS</td><td colspan="1" rowspan="1">FMC_A19</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PA1</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM2_CH2</td><td colspan="1" rowspan="1">TIM5_CH2</td><td colspan="1" rowspan="1">LPTIM3_OUT</td><td colspan="1" rowspan="1">TIM15_CH1N</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART2_RTS/SART2_DE</td><td colspan="1" rowspan="1">UART4_RX</td><td colspan="1" rowspan="1">OCTOSPIM_P1_03</td><td colspan="1" rowspan="1">SAI4MCLK_B</td><td colspan="1" rowspan="1">ETH_MII_RX_CLK/ET ETHRMILREFCLK</td><td colspan="1" rowspan="1">OCTOSPIM_P1_DQS</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LCD_R2</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PA2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM2_CH3</td><td colspan="1" rowspan="1">TIM5_CH3</td><td colspan="1" rowspan="1">LPTIM4_OUT</td><td colspan="1" rowspan="1">TIM15_CH1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P1_IO0</td><td colspan="1" rowspan="1">USART2_TX</td><td colspan="1" rowspan="1">SAI4_SCK_B</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">ETH_MDIO</td><td colspan="1" rowspan="1">MDIOS_MDIO</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LCD_R1</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PA3</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM2_CH4</td><td colspan="1" rowspan="1">TIM5_CH4</td><td colspan="1" rowspan="1">LPTIM5_OUT</td><td colspan="1" rowspan="1">TIM15_CH2</td><td colspan="1" rowspan="1">I2S6_MCK</td><td colspan="1" rowspan="1">OCTOSPIM_P1102</td><td colspan="1" rowspan="1">USART2_RX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LCD_B2</td><td colspan="1" rowspan="1">OTG_HS_ULPID</td><td colspan="1" rowspan="1">ETH_MII_COL</td><td colspan="1" rowspan="1">OCTOSPIM_P1_CLK</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LCD_B5</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PA4</td><td colspan="1" rowspan="1">D1PWREN</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM5_ETR</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPI1_NSS/I2S1_WS</td><td colspan="1" rowspan="1">SPI3_NSS/2S3_WS</td><td colspan="1" rowspan="1">USART2_CK</td><td colspan="1" rowspan="1">SPI6_NSS/2S6_wS</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">FMC_D8/FMC_AD8</td><td colspan="1" rowspan="1">DCMI_HSYNCIPSI_DE</td><td colspan="1" rowspan="1">LCD_ SYNC</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PA5</td><td colspan="1" rowspan="1">D2PWREN</td><td colspan="1" rowspan="1">TIM2_CH1/TIM2ETR</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM8_CH1N</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPI1_SKTI2S1_CK</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPI6_SCK/I2S6_CK</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OTG_HS_ULPI_CK</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_D9/FFMC_AD9</td><td colspan="1" rowspan="1">PSSI_D14</td><td colspan="1" rowspan="1">LCD_R4</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PA6</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM1_BKIN</td><td colspan="1" rowspan="1">TIM3_CH1</td><td colspan="1" rowspan="1">TIM8_BKIN</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPI1MISO/I2S1_SDI</td><td colspan="1" rowspan="1">OCTOSPIM_P1_I03</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPI6_MISO/I2S6_SDI</td><td colspan="1" rowspan="1">TIM13_CH1</td><td colspan="1" rowspan="1">TIM8_BKINCOMP12</td><td colspan="1" rowspan="1">MDIOS_MDC</td><td colspan="1" rowspan="1">TIM1_BKINCOMP12</td><td colspan="1" rowspan="1">DCMI_PIXCLK/PSSIPDCK</td><td colspan="1" rowspan="1">LCD_G2</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PA7</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM1_CH1N</td><td colspan="1" rowspan="1">TIM3_CH2</td><td colspan="1" rowspan="1">TIM8_CH1N</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPI1_MOSI/I2S1_SDO</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPI6_MOSI/I2S6_SDO</td><td colspan="1" rowspan="1">TIM14_CH1</td><td colspan="1" rowspan="1">OCTOSPIM_1_I02</td><td colspan="1" rowspan="1">ETH_MIILRX_DVIETHTHRMILCCRS_DV</td><td colspan="1" rowspan="1">FMC_SDNWE</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LCDVSYNC</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">SYS</td><td colspan="1" rowspan="1">FMCILPTIM1/SAI4/TIM16/17/TIM1x/TIM2x</td><td colspan="1" rowspan="1">FDCAN3/DMSAI17TIM3/4/5/12/15</td><td colspan="1" rowspan="1">DFSDM1/LCD/LPTIM2/3/4/51LPUART/OCTOSPIM_P1/2/TIM8</td><td colspan="1" rowspan="1">CECIDCMI/PSSI/DFSDM1/I2C1/2/3/4/51LPTIM2/OCTOSPIM_P1/TIM15/USART1/10</td><td colspan="1" rowspan="1">CECIFDCAN3/SPI1/2S1/SPI2II2S2/SPI3/I2S3/SPI4/5/6</td><td colspan="1" rowspan="1">DFSDM1/I2C4/5/OCTOSPIM_P1/SA1/SPI3/I2S3/UART4</td><td colspan="1" rowspan="1">SDMMC1/SPI2/I2S2/SPI3/I2S3/SPI6/UART7IUSART1/2/3/6</td><td colspan="1" rowspan="1">LPUART1/SAI4/SDMMC1/SPDIFRX1/SPI6/UART4/5/8</td><td colspan="1" rowspan="1">FDCAN1/2/FMCILCD/OCTOSPIM_P1/2/SAI4/SDMMC2/SPDIFRX1/TIM13/14</td><td colspan="1" rowspan="1">CRS/FMCILCD/OCTOSPIMP1/O1SIOTG1_HS/SAI4/SDMMC2/TIM8</td><td colspan="1" rowspan="1">DFSDM1/ETH/I2C4/LCD/MDIOS/OCTOSPIM_P1/SDMMC2/SWPMI1/TIM1x/TIM8/UART7/9/USART10</td><td colspan="1" rowspan="1">FMC/LCD/MDIOS/OCTOSPIM_P1/SDMMC1/TIM1x/TIM8</td><td colspan="1" rowspan="1">COMP/DCMI/PSSI/LCD/TIM1x/TTIM23</td><td colspan="1" rowspan="1">LCD/TIM24/UART5</td><td colspan="1" rowspan="1">SYS</td></tr><tr><td colspan="1" rowspan="8"></td><td colspan="1" rowspan="1">PA8</td><td colspan="1" rowspan="1">MCO1</td><td colspan="1" rowspan="1">TIM1_CH1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM8_BKIN2</td><td colspan="1" rowspan="1">I2C3_SCL</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">I2C5_SCL</td><td colspan="1" rowspan="1">USART1_CK</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OTG_HS_SOF</td><td colspan="1" rowspan="1">UART7_RX</td><td colspan="1" rowspan="1">TIM8_BKIN2COMP12</td><td colspan="1" rowspan="1">LCD_B3</td><td colspan="1" rowspan="1">LCD_R6</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PA9</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LPUART1_TX</td><td colspan="1" rowspan="1">I2C3_SMBA</td><td colspan="1" rowspan="1">SPI2_SCKI2S2_CK</td><td colspan="1" rowspan="1">I2C5_SMBA</td><td colspan="1" rowspan="1">USART1_TX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">ETH_TX_ER</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DCMI_D0/PSSIDO</td><td colspan="1" rowspan="1">LCD_R5</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PA10</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH3</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LPUART1_RX</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART1_RX</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OTG_HS_ID</td><td colspan="1" rowspan="1">MDIOS_MDIO</td><td colspan="1" rowspan="1">LCD_B4</td><td colspan="1" rowspan="1">DCMI_1/PSSI_D1</td><td colspan="1" rowspan="1">LCD_B1</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PA11</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH4</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LPUART1_CTS</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPI2_NSS/I2S2_WS</td><td colspan="1" rowspan="1">UART4_RX</td><td colspan="1" rowspan="1">USART1_CTS/ USART1_NSS</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FDCAN1_RX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LCD_R4</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PA12</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_ETR</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LPUART1_RTS/LPUART1_DE</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPI2_SCKI2S2_CK</td><td colspan="1" rowspan="1">UART4_TX</td><td colspan="1" rowspan="1">USART1_RTS/USART1_DED</td><td colspan="1" rowspan="1">SAI4_FS_B</td><td colspan="1" rowspan="1">FDCAN1_TX</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM1_BBKIN2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LCD_R5</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PA13</td><td colspan="1" rowspan="1">JTMS/SWDIO</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PA14</td><td colspan="1" rowspan="1">JTCKISWCLK</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PA15</td><td colspan="1" rowspan="1">JTDI</td><td colspan="1" rowspan="1">TIM2_CH1/TIM2ETR</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">CEC</td><td colspan="1" rowspan="1">SPI1_NSSTI2S1_WS</td><td colspan="1" rowspan="1">SPI3_NSS/I2S3_WS</td><td colspan="1" rowspan="1">SPI6_NSSTI2S6_WS</td><td colspan="1" rowspan="1">UART4_RTS/UART4_DE</td><td colspan="1" rowspan="1">LCD_R3</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">UART7_TX</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LCD_B6</td><td colspan="1" rowspan="1">EVENTOUT</td></tr></table>

Table 8. STM32H723 pin alternate functions (continued)   
20   
20   

<table><tr><td colspan="2" rowspan="13">R201</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td colspan="2" rowspan="2">Port</td><td colspan="1" rowspan="1">AFO</td><td colspan="1" rowspan="1">AF1</td><td colspan="1" rowspan="1">AF2</td><td colspan="1" rowspan="1">AF3</td><td colspan="1" rowspan="1">AF4</td><td colspan="1" rowspan="1">AF5</td><td colspan="1" rowspan="1">AF6</td><td colspan="1" rowspan="1">AF7</td><td colspan="1" rowspan="1">AF8</td><td colspan="1" rowspan="1">AF9</td><td colspan="1" rowspan="1">AF10</td><td colspan="1" rowspan="1">AF11</td><td colspan="1" rowspan="1">AF12</td><td colspan="1" rowspan="1">AF13</td><td colspan="1" rowspan="1">AF14</td><td colspan="1" rowspan="1">AF15</td></tr><tr><td colspan="1" rowspan="1">SYS</td><td colspan="1" rowspan="1">FMCILPTIM1/SAI4/TIM16/17/TIM1x/TIM2x</td><td colspan="1" rowspan="1">FDCAN3/PDM_ SAI17TIM3/4/5/12/15</td><td colspan="1" rowspan="1">DFSDM1/LCD/LPTIM2/3/4/5/ LPUART1/OCTOSPIM_P1/2/TIM8</td><td colspan="1" rowspan="1">CECIDCMI/PSSI/DFSDM1/I2C1/2/3/4/51LPTIM2OCTOSPIM_P1TIM15/USART1/10</td><td colspan="1" rowspan="1">CECIFDCAN3/SP1/2S1/SPI2/I2S2/SPI3/2S3/SPI4/5/6</td><td colspan="1" rowspan="1">DFSDM1/I2C4/5/OCTOSPIM_P1/SA1/SPI3/ 23/UART4</td><td colspan="1" rowspan="1">SDMMC1/SPI2//I2S2/SPI3/I2S3/SPI6/ART7IUSART1/2/3/6</td><td colspan="1" rowspan="1">LPUART1/SAI14SDMMC1/SPDIFRX1/SPI6/UART4/5/8</td><td colspan="1" rowspan="1">FDCAN1/2/FMCILCD/OCTOSPIM_P1/2/SÅI4/SDMMC2/SPDIFRX1/TIM13/14</td><td colspan="1" rowspan="1">CRS/FMCILCD/OCTOSPIM_P1/OTFS|O_HS/SAI4/SDMMC2/TIM8</td><td colspan="1" rowspan="1">DFSDM1/ETH/I2C4/LCD/MDIOS/OCTOSPIM_P1/SDMMC2/SWPMI/TIM1x/TIM8/UART7/9/USART10</td><td colspan="1" rowspan="1">FMC/LCD/MDIOS/OCTOSPIM_P1/SDMMC1/TIM1x/TIM8</td><td colspan="1" rowspan="1">COMPIDCMI/PSSI/LCD/TIM1x/TIM23</td><td colspan="1" rowspan="1">LCD/TIM24/UART5</td><td colspan="1" rowspan="1">SYS</td></tr><tr><td colspan="1" rowspan="1">PB0</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM1_CH2N</td><td colspan="1" rowspan="1">TIM3_CH3</td><td colspan="1" rowspan="1">TIM8_CH2N</td><td colspan="1" rowspan="1">OCTOSSPIM_P1_IO1</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DFSDM1_CKOUT</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">UART4_CTS</td><td colspan="1" rowspan="1">LCD_R3</td><td colspan="1" rowspan="1">OTG_HS_ULPI_D</td><td colspan="1" rowspan="1">ETH_MII_RXD2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LCD_G</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PB1</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM1_CH3N</td><td colspan="1" rowspan="1">TIM3_CH4</td><td colspan="1" rowspan="1">TIM8_CH3N</td><td colspan="1" rowspan="1">OCTOSPIM_P1IOO</td><td colspan="1" rowspan="1">'</td><td colspan="1" rowspan="1">DFSDM1_DATIN1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LCD_R6</td><td colspan="1" rowspan="1">OTG_HS_ULPI_D2</td><td colspan="1" rowspan="1">ETH_MII_RXD3</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LCD_G0</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PB2</td><td colspan="1" rowspan="1">RTC_ OUT</td><td colspan="1" rowspan="1">SAI4_D1</td><td colspan="1" rowspan="1">SAI1_D1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_CKIN1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI1_SD_A</td><td colspan="1" rowspan="1">SPI3_MOSIV/I2S3_ SDO</td><td colspan="1" rowspan="1">SAI4_SD_Å</td><td colspan="1" rowspan="1">OCTOSPIM_P1CLK</td><td colspan="1" rowspan="1">OCTOSPIM_P1_DQS</td><td colspan="1" rowspan="1">ETH_TX_ER</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM23_ETR</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PB3</td><td colspan="1" rowspan="1">JTDO/TRACESWO</td><td colspan="1" rowspan="1">TIM2_CH2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPI1_SCK122S1_CK</td><td colspan="1" rowspan="1">SPI3_SCK/I2S3_CK</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPI6_SCK/I2S6_CK</td><td colspan="1" rowspan="1">SDMMC2_D2</td><td colspan="1" rowspan="1">CRS_ YNC</td><td colspan="1" rowspan="1">UART7_RX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM24_ETR</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PB4</td><td colspan="1" rowspan="1">NJTRST</td><td colspan="1" rowspan="1">TIM16_BKIN</td><td colspan="1" rowspan="1">TIM3_CH1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPI1_MISOI121_SDI</td><td colspan="1" rowspan="1">SPI3_MISO/12_SDI</td><td colspan="1" rowspan="1">SPI2_NSSTI2S2_WS</td><td colspan="1" rowspan="1">SPI6_MISO/12S6_SDI</td><td colspan="1" rowspan="1">SDMMC2_D3</td><td colspan="1" rowspan="1">→</td><td colspan="1" rowspan="1">UART7_TX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PB5</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM17_BKIN</td><td colspan="1" rowspan="1">TIM3_CH2</td><td colspan="1" rowspan="1">LCD_B5</td><td colspan="1" rowspan="1">I2C1SMBA</td><td colspan="1" rowspan="1">SPI1MOSI/2S1_SDO</td><td colspan="1" rowspan="1">I2C4_SMBA</td><td colspan="1" rowspan="1">SPI3_MOSIV/I2S3_SDO</td><td colspan="1" rowspan="1">SPI6_MOSI/I2S6_SDO</td><td colspan="1" rowspan="1">FDCAN2_RX</td><td colspan="1" rowspan="1">OTG_HS_ULLPI_D7</td><td colspan="1" rowspan="1">ETH_PPS_OUT</td><td colspan="1" rowspan="1">FMC_SDC KE1</td><td colspan="1" rowspan="1">DCMI_D10/PSSI_D10</td><td colspan="1" rowspan="1">UART5_RX</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PB6</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM16_CH1N</td><td colspan="1" rowspan="1">TIM4_CH1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">I2C1_SCL</td><td colspan="1" rowspan="1">CEC</td><td colspan="1" rowspan="1">I2C4_SCL</td><td colspan="1" rowspan="1">USART1_TX</td><td colspan="1" rowspan="1">LPUART1_TX</td><td colspan="1" rowspan="1">FDCAN2_TX</td><td colspan="1" rowspan="1">OCTOSPIM_P1NCS</td><td colspan="1" rowspan="1">DFSDM1_DATIN5</td><td colspan="1" rowspan="1">FMC_SDNE1</td><td colspan="1" rowspan="1">DCMI_5/PSSI_D5</td><td colspan="1" rowspan="1">UART5_TX</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PB7</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM17-CH1N</td><td colspan="1" rowspan="1">TIM4_CH2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">I2C1_SDA</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">I2C4_SDA</td><td colspan="1" rowspan="1">USART1_RX</td><td colspan="1" rowspan="1">LPUART1_RX</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DFSDM1_CKINS5</td><td colspan="1" rowspan="1">FMC_NL</td><td colspan="1" rowspan="1">DCMI_SYNCIPSSIRDY</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PB8</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM16_CH1</td><td colspan="1" rowspan="1">TIM4_CH3</td><td colspan="1" rowspan="1">DFSDM1_CKIN7</td><td colspan="1" rowspan="1">I2C1_SCL</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">I2C4_SCL</td><td colspan="1" rowspan="1">SDMMC1_CKIN</td><td colspan="1" rowspan="1">UART4_RX</td><td colspan="1" rowspan="1">FDCAN1_RX</td><td colspan="1" rowspan="1">SDMMC2D4</td><td colspan="1" rowspan="1">ETH_MII_TXD3</td><td colspan="1" rowspan="1">SDMMC1D4</td><td colspan="1" rowspan="1">DCMI_6/PSSI_D6</td><td colspan="1" rowspan="1">LCD_B6</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PB9</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM17_CH1</td><td colspan="1" rowspan="1">TIM4_CH4</td><td colspan="1" rowspan="1">DFSDM1_DATIN7</td><td colspan="1" rowspan="1">I2C1SDA</td><td colspan="1" rowspan="1">SPI2_NSS/I2S2_Ws</td><td colspan="1" rowspan="1">I2C4_SDA</td><td colspan="1" rowspan="1">SDMMC1_CDIR</td><td colspan="1" rowspan="1">UART4_TX</td><td colspan="1" rowspan="1">FDCAN1_TX</td><td colspan="1" rowspan="1">SDMMC2D5</td><td colspan="1" rowspan="1">I2C4SMBA</td><td colspan="1" rowspan="1">SDMMC1D5</td><td colspan="1" rowspan="1">DCMI_7/PSSID7</td><td colspan="1" rowspan="1">LCD_B7</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="2" rowspan="2">Port</td><td colspan="1" rowspan="1">AFO</td><td colspan="1" rowspan="1">AF1</td><td colspan="1" rowspan="1">AF2</td><td colspan="1" rowspan="1">AF3</td><td colspan="1" rowspan="1">AF4</td><td colspan="1" rowspan="1">AF5</td><td colspan="1" rowspan="1">AF6</td><td colspan="1" rowspan="1">AF7</td><td colspan="1" rowspan="1">AF8</td><td colspan="1" rowspan="1">AF9</td><td colspan="1" rowspan="1">AF10</td><td colspan="1" rowspan="1">AF11</td><td colspan="1" rowspan="1">AF12</td><td colspan="1" rowspan="1">AF13</td><td colspan="1" rowspan="1">AF14</td><td colspan="1" rowspan="1">AF15</td></tr><tr><td colspan="1" rowspan="1">SYS</td><td colspan="1" rowspan="1">FMCILPTIM1/SAI4/TIM16/17/TIM1x/TIM2x</td><td colspan="1" rowspan="1">FDCAN3/PDM_SAI17TIM3/4/5/12/15</td><td colspan="1" rowspan="1">DFSDM1/LCD/LPTIM2/3/4/5/LPUART1/OCTOSPIM_P1/2/TIM8</td><td colspan="1" rowspan="1">CECIDCMI/PSSI/DFSDM1/I2C1/2/3|4/51LPTIM2/OCTOSPIM_P1/TIM15/USART1/10</td><td colspan="1" rowspan="1">CECIFDCAN3/SPI1/I2S1/SPI2/I22/SPI3/2S3/SPI4/5/6</td><td colspan="1" rowspan="1">DFSDM1/I2C4/5/OCTOSPIM_P1/SAI1/SSPI3/I2S3/UART4</td><td colspan="1" rowspan="1">SDMMC1/SPI2/I2S2/SPI3/I2S3/SSPI6/UART7IUSART1/2/3/6</td><td colspan="1" rowspan="1">LPUART1/SAI4/SDMMC1/SPDIFRX1/SPI6/UART4/5/8</td><td colspan="1" rowspan="1">FDCAN1/2/FMCILCD/OCTOSPIM_1/2/SAI4/SDMMC2/SPDIFRX1/TIM13/14</td><td colspan="1" rowspan="1">CRS/FMCILCD/OCTOSPIM_P1/OTFSIOTHS/SAI4/SDMMC2/TIM8</td><td colspan="1" rowspan="1">DFSDM1/ETH//2C4/LCD/MDIOS/OCTOSPIM_P1/SDMMC2/SWPMI1/TIM1x/TIM8/UART7/9/USART10</td><td colspan="1" rowspan="1">FMC/LCD/MDIOS/OCTOSPIM_P1/SDMMC1/TIM1x/TIM8</td><td colspan="1" rowspan="1">COMP/DCMI/PSSI/LCD/TIM1x/TIM23</td><td colspan="1" rowspan="1">LCD/TIM24/UART5</td><td colspan="3" rowspan="1">SYS</td></tr><tr><td colspan="1" rowspan="6">A</td><td colspan="1" rowspan="1">PB10</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM2_CH3</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LPTIM2_IN1</td><td colspan="1" rowspan="1">I2C2_SCL</td><td colspan="1" rowspan="1">SPI2_SCKI2S2_CK</td><td colspan="1" rowspan="1">DFSDM1_DATIN7</td><td colspan="1" rowspan="1">USART3_TX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P1_NCS</td><td colspan="1" rowspan="1">OTG_HS_ULPI_D3</td><td colspan="1" rowspan="1">ETH_MII_RX_ER</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LCD_G4</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PB11</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM2_CH4</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LPTIM2_ETR</td><td colspan="1" rowspan="1">I2C2_SDA</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DFSDM1CKIN7</td><td colspan="1" rowspan="1">USART3_RX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OTG_HS_ULPPID</td><td colspan="1" rowspan="1">ETH_MII_TX_EN/ETH_RMII_TX_EN</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LCD_G5</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PB12</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM1_BKIN</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P1NCK</td><td colspan="1" rowspan="1">I2C2_SMBA</td><td colspan="1" rowspan="1">SPI2_NSSTI2S2_WS</td><td colspan="1" rowspan="1">DFSDM1_DATIN1</td><td colspan="1" rowspan="1">USART3_CK</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FDCAN2_RX</td><td colspan="1" rowspan="1">OTG_HS_ULPI_D5</td><td colspan="1" rowspan="1">ETH_MIILTXD0/ETH_RMILTXD0</td><td colspan="1" rowspan="1">OCTOSPIM_P1_I00</td><td colspan="1" rowspan="1">TIM1BKINCOMP12</td><td colspan="1" rowspan="1">UART5_RX</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PB13</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH1N</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LPTIM2OUT</td><td colspan="1" rowspan="1">OCTOSPIM_P1_IO2</td><td colspan="1" rowspan="1">SPI2_SCKTI2S2_CK</td><td colspan="1" rowspan="1">DFSDM1_CKIN1</td><td colspan="1" rowspan="1">USART3_CTS/SART3_NSS</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FDCAN2_TX</td><td colspan="1" rowspan="1">OTG_HS_ULPI_D6</td><td colspan="1" rowspan="1">ETH_MIILTXD1/ETH_RMII_TXD1</td><td colspan="1" rowspan="1">SDMMC1_DO</td><td colspan="1" rowspan="1">DCMI_D2/PSSI_D2</td><td colspan="1" rowspan="1">UART5_TX</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PB14</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH2N</td><td colspan="1" rowspan="1">TIM12_CH1</td><td colspan="1" rowspan="1">TIM8_CH2N</td><td colspan="1" rowspan="1">USART1_TX</td><td colspan="1" rowspan="1">SPI2_MISOII2S2_SDI</td><td colspan="1" rowspan="1">DFSDM1_DATIN2</td><td colspan="1" rowspan="1">USART3_RTS/ USART3_DE</td><td colspan="1" rowspan="1">UART4_RTS/UART4_DE</td><td colspan="1" rowspan="1">SDMMC2DO</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_D10/FMC_AD10</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LCD_CLK</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PB15</td><td colspan="1" rowspan="1">RTCREFIN</td><td colspan="1" rowspan="1">TIM1_CH3N</td><td colspan="1" rowspan="1">TIM12_CH2</td><td colspan="1" rowspan="1">TIM8_CH3N</td><td colspan="1" rowspan="1">USART1_RX</td><td colspan="1" rowspan="1">SPI2_MOSI/I2S2_SDO</td><td colspan="1" rowspan="1">DFSDM1CKIN2</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">UART4_CTS</td><td colspan="1" rowspan="1">SDMMC2_D1</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">FMC_D11/FMC_AD11</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LCD_G7</td><td colspan="3" rowspan="1">EVENTOUT</td></tr></table>

Table 8. STM32H723 pin alternate functions (continued)   
20   
20   

<table><tr><td colspan="1" rowspan="12">20</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td colspan="2" rowspan="2">Port</td><td colspan="1" rowspan="1">AFO</td><td colspan="1" rowspan="1">AF1</td><td colspan="1" rowspan="1">AF2</td><td colspan="1" rowspan="1">AF3</td><td colspan="1" rowspan="1">AF4</td><td colspan="1" rowspan="1">AF5</td><td colspan="1" rowspan="1">AF6</td><td colspan="1" rowspan="1">AF7</td><td colspan="1" rowspan="1">AF8</td><td colspan="1" rowspan="1">AF9</td><td colspan="1" rowspan="1">AF10</td><td colspan="1" rowspan="1">AF11</td><td colspan="1" rowspan="1">AF12</td><td colspan="1" rowspan="1">AF13</td><td colspan="1" rowspan="1">AF14</td><td colspan="1" rowspan="1">AF15</td></tr><tr><td colspan="1" rowspan="1">SYS</td><td colspan="1" rowspan="1">FMCILPTIM1/SAI4/TIM16/177/TIM1x/TIM2x</td><td colspan="1" rowspan="1">FDCAN3/PDM_SAI17TIM3/4/5/12/15</td><td colspan="1" rowspan="1">DFSDM1/LCD/LPTIM2/3/4/5/LPUART/OCTOSPIM_P1/2/TIM8</td><td colspan="1" rowspan="1">CECIDCMI/PSSI/DFSDM1/I2C1/2/3/4/5/LPTIM2/OCTOSPIM_P1/TIM15/USART1/10</td><td colspan="1" rowspan="1">CECIFDCAN3/SPI1/I2S1/SPI2/I22/SPI3/I2S3/SP14/5/6</td><td colspan="1" rowspan="1">DFSDM1/I2C4/5/OCTOSPIM_P1/SI1/SPI3/I2S3/UART4</td><td colspan="1" rowspan="1">SDMMC1/SPI2/I2S2/SPI3/ 23/SPI6/UART7IUSART1/2/3/6</td><td colspan="1" rowspan="1">LPUART1/SAI4/SDMMC1/SPDIFRX1/SPI6/UART4/5/8</td><td colspan="1" rowspan="1">FDCAN1/2/FMC/LCD/OCTOSPIM_P1/2/SAI4/SDMMC2/SSPDIFRX1/TIM13/14</td><td colspan="1" rowspan="1">CRS/FMCILCD/OCTOSPIM_P1/OT1_SIOTG1_HS/SAI4/SDMMC2/TIM8</td><td colspan="1" rowspan="1">DFSDM1/ETH/I2C4/LCD/MDIOS/OCTOSPIM_P1/SDMMC2/SWPMI1/TIM1x/TIM8/UART7/9/USART10</td><td colspan="1" rowspan="1">FMC/LCD/MDIOS/OCTOSPIM_P1/SDMMC1/TIM1x/TIM8</td><td colspan="1" rowspan="1">COMP/DCMI/PSSI/LCD/TIMx/TIM23</td><td colspan="1" rowspan="1">LCD/ TIM24/UART5</td><td colspan="1" rowspan="1">SYS</td></tr><tr><td colspan="1" rowspan="9"></td><td colspan="1" rowspan="1">PCO</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_D12/FMC_AD12</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_CKINO</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_DATIN4</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI4_FS_B</td><td colspan="1" rowspan="1">FMC_A25</td><td colspan="1" rowspan="1">OTG_HS_ULPISTP</td><td colspan="1" rowspan="1">LCD_G2</td><td colspan="1" rowspan="1">FMC_SDNWE</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LCD_R5</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PC1</td><td colspan="1" rowspan="1">TRACEDO</td><td colspan="1" rowspan="1">SAI4_D1</td><td colspan="1" rowspan="1">SAI1_D1</td><td colspan="1" rowspan="1">DFSDM1_DATINO</td><td colspan="1" rowspan="1">DFSDM1CKIN4</td><td colspan="1" rowspan="1">SPI2MOSI/I2SSDOO</td><td colspan="1" rowspan="1">SAI1_SD_\A$</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI4_SD_A</td><td colspan="1" rowspan="1">SDMMC2_CK</td><td colspan="1" rowspan="1">OCTOSPIM_P1_IO4</td><td colspan="1" rowspan="1">ETH_MDC</td><td colspan="1" rowspan="1">MDIOS_MDC</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LCD_G5</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PC2</td><td colspan="1" rowspan="1">PWR EEPSLEEP</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DFSDM1_CCKIN1</td><td colspan="1" rowspan="1">OCTOSSPIM_P1IO5</td><td colspan="1" rowspan="1">SPI2MISO/I2S2_SDI</td><td colspan="1" rowspan="1">DFSDM1_CKOUT</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OCTOSPIM_P1_I02</td><td colspan="1" rowspan="1">OTG_HS_ULLPI_DIR</td><td colspan="1" rowspan="1">ETH_MII_TXD2</td><td colspan="1" rowspan="1">FMC_SDNE0</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PC3</td><td colspan="1" rowspan="1">PWR_SLEEP</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_DATIN1</td><td colspan="1" rowspan="1">OCTOSSPIM_P_IO6</td><td colspan="1" rowspan="1">SPI2MOSI/I2S2_ SDO</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_1_00</td><td colspan="1" rowspan="1">OTG_HS_ULLPINXT</td><td colspan="1" rowspan="1">ETH_MII_TXX_CLK</td><td colspan="1" rowspan="1">FMC_SDCKEO</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PC4</td><td colspan="1" rowspan="1">PWR DEEPSLEEP</td><td colspan="1" rowspan="1">FMC_A22</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_CKIN2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">I2S1_MCK</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPDIFRX1IN33</td><td colspan="1" rowspan="1">SDMMC2_CKIN</td><td colspan="1" rowspan="1">ETH_MII_RXD0/ETH_RMI_RXD0</td><td colspan="1" rowspan="1">FMC_SDNE0</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LCD_R7</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PC5</td><td colspan="1" rowspan="1">PWRSSLEEP</td><td colspan="1" rowspan="1">SAI4_D3</td><td colspan="1" rowspan="1">SAI1_D3</td><td colspan="1" rowspan="1">DFSDM1_DATIN2</td><td colspan="1" rowspan="1">PSSI_D15</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPDIFRX1_IN4</td><td colspan="1" rowspan="1">OCTOSPIM_P1_DQs</td><td colspan="1" rowspan="1">ETH_MII_RXD1/ETHRMIL_RXD1</td><td colspan="1" rowspan="1">FMC_SDCKEO</td><td colspan="1" rowspan="1">COMP1_OUT</td><td colspan="1" rowspan="1">LCD_DE</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PC6</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM3_CH1</td><td colspan="1" rowspan="1">TIM8_CH1</td><td colspan="1" rowspan="1">DFSDM1_CKIN3</td><td colspan="1" rowspan="1">I2S2_MCK</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">USART6_TX</td><td colspan="1" rowspan="1">SDMMC1_DDIR</td><td colspan="1" rowspan="1">FMC_NWAIT</td><td colspan="1" rowspan="1">SDMMC2_D6</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SDMMC1_D6</td><td colspan="1" rowspan="1">DCMI_D0/PSSI_DO</td><td colspan="1" rowspan="1">LCD_HSYNC</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PC7</td><td colspan="1" rowspan="1">DBTRGIO</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM3_CH2</td><td colspan="1" rowspan="1">TIM8_CH2</td><td colspan="1" rowspan="1">DFSDM1_DATIN3</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">I2S3_MCK</td><td colspan="1" rowspan="1">USART6_RX</td><td colspan="1" rowspan="1">SDMMC1_D123DIR</td><td colspan="1" rowspan="1">FMC_NE1</td><td colspan="1" rowspan="1">SDMMC2_D7</td><td colspan="1" rowspan="1">SWPMI_TX</td><td colspan="1" rowspan="1">SDMMC1D7</td><td colspan="1" rowspan="1">DCMI_1/PSSI_D1</td><td colspan="1" rowspan="1">LCD_G6</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PC8</td><td colspan="1" rowspan="1">TRACED1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM3_CH3</td><td colspan="1" rowspan="1">TIM8_CH3</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">USART6_CK</td><td colspan="1" rowspan="1">UART5_RTS/UART5_DE</td><td colspan="1" rowspan="1">FMC_NE2/FMC_NCE</td><td colspan="1" rowspan="1">FMC_INT</td><td colspan="1" rowspan="1">SWPMI_RX</td><td colspan="1" rowspan="1">SDMMC1_DO</td><td colspan="1" rowspan="1">DCMI_D2/PSSI_D2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="2" rowspan="2">Port</td><td colspan="1" rowspan="1">AFO</td><td colspan="1" rowspan="1">AF1</td><td colspan="1" rowspan="1">AF2</td><td colspan="1" rowspan="1">AF3</td><td colspan="1" rowspan="1">AF4</td><td colspan="1" rowspan="1">AF5</td><td colspan="1" rowspan="1">AF6</td><td colspan="1" rowspan="1">AF7</td><td colspan="1" rowspan="1">AF8</td><td colspan="1" rowspan="1">AF9</td><td colspan="1" rowspan="1">AF10</td><td colspan="1" rowspan="1">AF11</td><td colspan="1" rowspan="1">AF12</td><td colspan="1" rowspan="1">AF13</td><td colspan="1" rowspan="1">AF14</td><td colspan="1" rowspan="1">AF15</td></tr><tr><td colspan="1" rowspan="1">SYS</td><td colspan="1" rowspan="1">FMCILPTIM1/SAI4/TIM16/17/TIM1x/TIM2x</td><td colspan="1" rowspan="1">FDCAN3/PDM_SAI17TIM3/4/5/12/15</td><td colspan="1" rowspan="1">DFSDM1/LCD/LPTIM2/3/4/5/LPUART1/OCTOSPIM_P1/2/TIM8</td><td colspan="1" rowspan="1">CECIDCMI/PSSI/DFSDM1/I2C1/2/3/4/51LPTIM2/OCTOSPIM_P1/TIM15/USART1/10</td><td colspan="1" rowspan="1">CECIFDCAN3/SPI1/2S1SPI2/I22/SPI3/2S3/SPI4/5/6</td><td colspan="1" rowspan="1">DFSDM1/I2C4/5/OCTOSPIM_P1/SAI1/SSPI3/I2S3/UART4</td><td colspan="1" rowspan="1">SDMMC1/SPI2/2S2/SPI3/I2S3/SPI6/UART7IUSART1/2/3/6</td><td colspan="1" rowspan="1">LPUART1/SAI4ISDMMC1/SSPDIFRX1/SPI6/UART4/5/8</td><td colspan="1" rowspan="1">FDCAN1/2/FMCILCD/OCTOSPIM_P1/2/SAI4/SDMMC2/SPDIFRX1/TIM13/14</td><td colspan="1" rowspan="1">CRS/FMCILCD/OCTOSPIM_P1/OOT1PSIO_HSISAI4/SDMMC2/TIM8</td><td colspan="1" rowspan="1">DFSDM1/ETH/2C4/LCD/MDIOS/OCTOSPIM_P1/SDMMC2/SWPMI1/TIM1x/TIM8/UART7/9/USART10</td><td colspan="1" rowspan="1">FMC/LCD/DIOSIOCTOSPIM_P1/SDMMC1/TIM1x/TIM8</td><td colspan="1" rowspan="1">COMP/DCMI/PSSI/LCD/TIM1x/TIM23</td><td colspan="1" rowspan="1">LCD/TIM24/UART5</td><td colspan="2" rowspan="1">SYS</td></tr><tr><td colspan="1" rowspan="7">0</td><td colspan="1" rowspan="1">PC9</td><td colspan="1" rowspan="1">MCO2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM3_CH4</td><td colspan="1" rowspan="1">TIM8_CH4</td><td colspan="1" rowspan="1">I2C3_SDA</td><td colspan="1" rowspan="1">I2S_CKIN</td><td colspan="1" rowspan="1">I2C5_SDA</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">UART5_CTS</td><td colspan="1" rowspan="1">OCTOSPIM_P1_IO0</td><td colspan="1" rowspan="1">LCD_G3</td><td colspan="1" rowspan="1">SWPMI_SUSPEND</td><td colspan="1" rowspan="1">SDMMC1_D1</td><td colspan="1" rowspan="1">DCMI_D3/PSSI_D3</td><td colspan="1" rowspan="1">LCD_B2</td><td colspan="2" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PC10</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_CKIN5</td><td colspan="1" rowspan="1">I2C5_SDA</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPI3_SCKJI2S3_CK</td><td colspan="1" rowspan="1">USART3_TX</td><td colspan="1" rowspan="1">UART4_TX</td><td colspan="1" rowspan="1">OCTOSPIM_P1_I01</td><td colspan="1" rowspan="1">LCD_B1</td><td colspan="1" rowspan="1">SWPMI_RX</td><td colspan="1" rowspan="1">SDMMC1D2</td><td colspan="1" rowspan="1">DCMI_D8/PSSI_D8</td><td colspan="1" rowspan="1">LCD_R2</td><td colspan="2" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PC11</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DFSDM1DATIN5</td><td colspan="1" rowspan="1">I2C5_SCL</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPI3_MISO/I2S3_SDI</td><td colspan="1" rowspan="1">USART3RX</td><td colspan="1" rowspan="1">UART4_RX</td><td colspan="1" rowspan="1">OCTOSPIM_P1_NNCS</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SDMMC1_D3</td><td colspan="1" rowspan="1">DCMI_/PSSI_D4</td><td colspan="1" rowspan="1">LCD_B4</td><td colspan="2" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PC12</td><td colspan="1" rowspan="1">TRACED3</td><td colspan="1" rowspan="1">FMC_D6/MCAD6</td><td colspan="1" rowspan="1">TIM15_CH</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">I2C5_SMBA</td><td colspan="1" rowspan="1">SPI6_SSCKI2S6_CKK</td><td colspan="1" rowspan="1">SPI3_MOSI/I2S3_SDO</td><td colspan="1" rowspan="1">USART3CK</td><td colspan="1" rowspan="1">UART5_TX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SDMMC1_CK</td><td colspan="1" rowspan="1">DCMI_9/PSI_D9</td><td colspan="1" rowspan="1">LCD_R6</td><td colspan="2" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PC13</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="2" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PC14</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="2" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PC15</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="2" rowspan="1">EVENTOUT</td></tr></table>

Table 8. STM32H723 pin alternate functions (continued)   
20   
20   

<table><tr><td colspan="2" rowspan="12">R20 pod</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td colspan="2" rowspan="2">Port</td><td colspan="1" rowspan="1">AFO</td><td colspan="1" rowspan="1">AF1</td><td colspan="1" rowspan="1">AF2</td><td colspan="1" rowspan="1">AF3</td><td colspan="1" rowspan="1">AF4</td><td colspan="1" rowspan="1">AF5</td><td colspan="1" rowspan="1">AF6</td><td colspan="1" rowspan="1">AF7</td><td colspan="1" rowspan="1">AF8</td><td colspan="1" rowspan="1">AF9</td><td colspan="1" rowspan="1">AF10</td><td colspan="1" rowspan="1">AF11</td><td colspan="1" rowspan="1">AF12</td><td colspan="1" rowspan="1">AF13</td><td colspan="1" rowspan="1">AF14</td><td colspan="1" rowspan="1">AF15</td></tr><tr><td colspan="1" rowspan="1">SYS</td><td colspan="1" rowspan="1">FMCILPTIM1/SAI4/TIM16/17/TIM1x/TIM2x</td><td colspan="1" rowspan="1">FDCAN3/PDM_SAI17TIM3/4/5/12/15</td><td colspan="1" rowspan="1">DFSDM1/LCD/LPTIM2/3/4/5/LPUART1/OCTOSSPIM_P1/2/TIM8</td><td colspan="1" rowspan="1">CECIDCMI/PSSI/DFSDM1/I2C1/2/3/4/51LPTIM2/OCTOSPIM_P/TIM15/USART1/10</td><td colspan="1" rowspan="1">CECIFDCAN3/SPI1/I2S1/SPI2/I2S2/SPI3/I2S3/SPI4/5/6</td><td colspan="1" rowspan="1">DFSDM1/I2C4/5/OCTOSPIM_P1/SA1/SPI3/I2S3/UART4</td><td colspan="1" rowspan="1">SDMMC1/SPI2/I2S2/SPI3/I23/SPI6/UART7IUSART1/2/3/6</td><td colspan="1" rowspan="1">LPUART1/SAI4/SDMMC1/SPDIFRX1/SPI6/UART4/5/8</td><td colspan="1" rowspan="1">FDCAN1/2/FMC/LCD/OCTOSPIM_P1/2/SÅI4/SDMMC2/SPDIFRX1/TIM13/14</td><td colspan="1" rowspan="1">CRS/FMC/LCD/OCTOSPIM_P1/OTG1_FS/OTHS/SAI4/SDMMC2/TIM8</td><td colspan="1" rowspan="1">DFSDM1/ETH/2C4/LCD/MDIOS/OCTOSPIM_P1/SDMMC2ISWPMI1/TIM1x/TIM8/UART7/9/USART10</td><td colspan="1" rowspan="1">FMC/LCD/MDIOS/OCTOSPIM_P1/SDMMC1/TIM1x/TIM8</td><td colspan="1" rowspan="1">COMP/DCMI/PSSI/LCD/TIM1x/TIM23</td><td colspan="1" rowspan="1">LCD/TIM24/UART5</td><td colspan="1" rowspan="1">SYS</td></tr><tr><td colspan="1" rowspan="1">PD0</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DFSDM1_CKIN6</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">UART4_RX</td><td colspan="1" rowspan="1">FDCAN1_RX</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">UART9_CTS</td><td colspan="1" rowspan="1">FMC_D2/FMC_AD2</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LCD_B1</td><td colspan="1" rowspan="1">EVENTOOUT</td></tr><tr><td colspan="1" rowspan="1">PD1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1DATIN6</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">UART4_TX</td><td colspan="1" rowspan="1">FDCAN1_TX</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_D3/FMC_AD3</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PD2</td><td colspan="1" rowspan="1">TRACED2</td><td colspan="1" rowspan="1">FMC_D7IFMC_AD7</td><td colspan="1" rowspan="1">TIM3_ETR</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM15_BKIN</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">UART5_RX</td><td colspan="1" rowspan="1">LCD_B7</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SDMMC1_CMD</td><td colspan="1" rowspan="1">DCMI_1/PSI_D11</td><td colspan="1" rowspan="1">LCD_B2</td><td colspan="1" rowspan="1">EVENTOOUT</td></tr><tr><td colspan="1" rowspan="1">PD3</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_CKOUT</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPI2_SCKI22_CK</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART2_CTS/SART2NSS</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_CLK</td><td colspan="1" rowspan="1">DCMI_D5/PSSI_D5</td><td colspan="1" rowspan="1">LCD_G7</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PD4</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART2_RTS/SART2DE</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P1_I04</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_NOE</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PD5</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART2_TX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P1_IO5</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_NWE</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PD6</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI4_D1</td><td colspan="1" rowspan="1">SAI1_D1</td><td colspan="1" rowspan="1">DFSDM1_CKIN</td><td colspan="1" rowspan="1">DFSDM1DAIN1</td><td colspan="1" rowspan="1">SPI3_ MOSIV/I2S3_SDO</td><td colspan="1" rowspan="1">SAI1_SD_A</td><td colspan="1" rowspan="1">USART2_RX</td><td colspan="1" rowspan="1">SAI4_SD_A</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OCTOSPPIMPI06</td><td colspan="1" rowspan="1">SDMMC2_CK</td><td colspan="1" rowspan="1">FMC_ NWAIT</td><td colspan="1" rowspan="1">DCMI_D100/PSID10</td><td colspan="1" rowspan="1">LCD_B2</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PD7</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_DATIN4</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPI1MOI/2S1SDO</td><td colspan="1" rowspan="1">DFSDM1_CKIN1</td><td colspan="1" rowspan="1">USART2_CK</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPDIFRX1_IN1</td><td colspan="1" rowspan="1">OCTOSPIM_P1_I07</td><td colspan="1" rowspan="1">SDMMC2_CMD</td><td colspan="1" rowspan="1">FMC_NE1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PD8</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_CKIN3</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">USART3_TX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPDIFRX1_IN2</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">FMC_D13/MCAD13</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="2" rowspan="2">Port</td><td colspan="1" rowspan="1">AFO</td><td colspan="1" rowspan="1">AF1</td><td colspan="1" rowspan="1">AF2</td><td colspan="1" rowspan="1">AF3</td><td colspan="1" rowspan="1">AF4</td><td colspan="1" rowspan="1">AF5</td><td colspan="1" rowspan="1">AF6</td><td colspan="1" rowspan="1">AF7</td><td colspan="1" rowspan="1">AF8</td><td colspan="1" rowspan="1">AF9</td><td colspan="1" rowspan="1">AF10</td><td colspan="1" rowspan="1">AF11</td><td colspan="1" rowspan="1">AF12</td><td colspan="1" rowspan="1">AF13</td><td colspan="1" rowspan="1">AF14</td><td colspan="1" rowspan="1">AF15</td></tr><tr><td colspan="1" rowspan="1">SYS</td><td colspan="1" rowspan="1">FMCILPTIM1/SAI4/TIM16/17/TIM1x/TIM2x</td><td colspan="1" rowspan="1">FDCAN3/PDM_SAI17TIM3/4/5/12/15</td><td colspan="1" rowspan="1">DFSDM1/LCD/LPTIM2/3/4/5/LPUART1/OCTOSPIM_P1/2/TIM8</td><td colspan="1" rowspan="1">CECIDCMI/PSSI/DFSDM1/I2C1/2/3/4/51LPTIM2/OCTOSPIM_P1/TIM15/USART1/10</td><td colspan="1" rowspan="1">CECIFDCAN3/SPI1/2S1/SPI2II2S2/SPI3/I2S3/SPI4/5/6</td><td colspan="1" rowspan="1">DFSDM1/I2C4/5/OCTOSPIM_P1/SAI1/SPI3/I2S3/UART4</td><td colspan="1" rowspan="1">SDMMC1/SPI2/I2S2/SPI3/I23/SPI6/UART7IUSART1/2/3/6</td><td colspan="1" rowspan="1">LPUART1/SAI4/SDMMC1/SPDIFRX1/SPI6/UART4/5/8</td><td colspan="1" rowspan="1">FDCAN1/2/FMC/LCD/OCTOSPIM_P1/2/SAI4/SDMMC2/SPDIFRX1/TIM13/14</td><td colspan="1" rowspan="1">CRS/FMCILCD/OCTOSPIM_P1/OTFSIOTG1_HS/SAI4/SDMMC2/TIM8</td><td colspan="1" rowspan="1">DFSDM1/ETH/I2C4/LCD/MDIOS/OCTOSPIM_P1/SDMMC2SWPMI1/TIM1x/TIM8/UART7/9/USART10</td><td colspan="1" rowspan="1">FMC/LCD/MDIOS/OCTOSPIM_P1/SDMC1/TIM1x/TIM8</td><td colspan="1" rowspan="1">COMP/DCMI/PSSI/LCD/TIM1x/TIM23</td><td colspan="1" rowspan="1">LCD/TIM24/UART5</td><td colspan="3" rowspan="1">SYS</td></tr><tr><td colspan="1" rowspan="7">pod</td><td colspan="1" rowspan="1">PD9</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_DATIN3</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART3_RX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_D14/FMC_AD14</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PD10</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1CKOUT</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">→</td><td colspan="1" rowspan="1">USART3_CK</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_D15/FMC_AD15</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LCD_B3</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PD11</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LPTIM2_IN2</td><td colspan="1" rowspan="1">I2C4_SMBA</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART3_CTS/USART3_NSS</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P1_I00</td><td colspan="1" rowspan="1">SAI4_SD_A</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_A16/FMC_CLE</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PD12</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LPTIM1_IN1</td><td colspan="1" rowspan="1">TIM4_CH1</td><td colspan="1" rowspan="1">LPTIM2_IN1</td><td colspan="1" rowspan="1">I2C4_SCL</td><td colspan="1" rowspan="1">FDCAN3_RX</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">USART3_RTS/SART3_DE</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OCTOSPIM_P1_IO1</td><td colspan="1" rowspan="1">SAI4_FS_A</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">FMC_A17IFMCALE</td><td colspan="1" rowspan="1">DCMI_D12/PSI_D12</td><td colspan="1" rowspan="1">-</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PD13</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LPTIM1_OUT</td><td colspan="1" rowspan="1">TIM4_CH2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">I2C4_SDA</td><td colspan="1" rowspan="1">FDCAN3_TX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P1_I03</td><td colspan="1" rowspan="1">SAI4_SSCK_A</td><td colspan="1" rowspan="1">UART9_RTS/UART9_DE</td><td colspan="1" rowspan="1">FMC_A18</td><td colspan="1" rowspan="1">DCMI_D13/PSSI_D13</td><td colspan="1" rowspan="1"></td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PD14</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM4_CH3</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">UART8_CTS</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">UART9_RX</td><td colspan="1" rowspan="1">FMC_D0/FMC_ADO</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PD15</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM4_CH4</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">UART8_RTS/UART8_DE</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">UART9_TX</td><td colspan="1" rowspan="1">FMC_D1/MC_AD1</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="3" rowspan="1">EVENTOUT</td></tr></table>

Table 8. STM32H723 pin alternate functions (continued)   
20   
20   

<table><tr><td colspan="2" rowspan="13">20DAN</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td colspan="2" rowspan="2">Port</td><td colspan="1" rowspan="1">AFO</td><td colspan="1" rowspan="1">AF1</td><td colspan="1" rowspan="1">AF2</td><td colspan="1" rowspan="1">AF3</td><td colspan="1" rowspan="1">AF4</td><td colspan="1" rowspan="1">AF5</td><td colspan="1" rowspan="1">AF6</td><td colspan="1" rowspan="1">AF7</td><td colspan="1" rowspan="1">AF8</td><td colspan="1" rowspan="1">AF9</td><td colspan="1" rowspan="1">AF10</td><td colspan="1" rowspan="1">AF11</td><td colspan="1" rowspan="1">AF12</td><td colspan="1" rowspan="1">AF13</td><td colspan="1" rowspan="1">AF14</td><td colspan="1" rowspan="1">AF15</td></tr><tr><td colspan="1" rowspan="1">SYS</td><td colspan="1" rowspan="1">FMC/LPTIM1/SAI4/TIM16/17/TIM1x/TIM2x</td><td colspan="1" rowspan="1">FDCAN3/PDM_SAI17TIM3/4/5/12/15</td><td colspan="1" rowspan="1">DFSDM1/LCD/LPTIM2/3/4/5/ LPUART 1/OCTOSSPIM_P1/2/TIM8</td><td colspan="1" rowspan="1">CECIDCMI/PSSI/DFSDM1/I2C1/2/3/4/51LPTIM2/OCTOSPIM__P1/TIM15/USART1/10</td><td colspan="1" rowspan="1">CECIFDCAN3/SPI1//2S1/SPI2/I2S2/SPI3/2S3/SP14/5/6</td><td colspan="1" rowspan="1">DFSDM1/I2C4/5/OCTOSPIM_P1/SA1/SPI3/I2S3/UART4</td><td colspan="1" rowspan="1">SDMMC1/SPI2/I2S2/SPI3/I2S3/SSPI6/ART7/USART1/2/3/6</td><td colspan="1" rowspan="1">LPUART1/SAI4/SDMMC1/SPDIFRX1/SPI6/UART4/5/8</td><td colspan="1" rowspan="1">FDCAN1/2/FMCILCD/OCTOSPIM_P1/2/SÅI4/SDMMC2/SPDIFRX1/TIM13/14</td><td colspan="1" rowspan="1">CRS/FMC/LCD/OCTOSPIM_P1/OT1FSO_HS/SAI14/SDMMC2/TIM8</td><td colspan="1" rowspan="1">DFSDM1/ETT/12C4/LCD/MDIOS/OCTOSPIM_P1/SMMC2/SWPMI/TIM1x/TIM8/UART7/9/USART10</td><td colspan="1" rowspan="1">FMC/LCD/MDIOS/OCTOSPIM_P1/SDMMC1/TM1x/TIM8</td><td colspan="1" rowspan="1">COMP/DCMI/PSSI/LCD/TIM1x/TIM23</td><td colspan="1" rowspan="1">LCD/TIM24/UART5</td><td colspan="1" rowspan="1">SYS</td></tr><tr><td colspan="1" rowspan="1">PE0</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LPTIM1_ETR</td><td colspan="1" rowspan="1">TIM4_ETR</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LPTIM2_ETR</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">UART8_RX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI4_MCLK_A</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_NBL0</td><td colspan="1" rowspan="1">DCMI_2/PSSIDD</td><td colspan="1" rowspan="1">LCD_R0</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PE1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LPTIM1_IN2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">UART8_TX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_NBL1</td><td colspan="1" rowspan="1">DCMI_D3/PSSI_D3</td><td colspan="1" rowspan="1">LCD_R6</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PE2</td><td colspan="1" rowspan="1">TRACECLK</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SAI1_CCK1</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">USART10_RX</td><td colspan="1" rowspan="1">SPI4_SCK</td><td colspan="1" rowspan="1">SAI1_MCLK_A</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI4_MCLK_A</td><td colspan="1" rowspan="1">OCTOSPIM_P1_02</td><td colspan="1" rowspan="1">SAI4_CK1</td><td colspan="1" rowspan="1">ETH_MII_TXD3</td><td colspan="1" rowspan="1">FMC_A23</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PE3</td><td colspan="1" rowspan="1">TRACEDO</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM15_BKIN</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI1_SD_B</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI4_SD_B</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">USART10_TX</td><td colspan="1" rowspan="1">FMC_A19</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PE4</td><td colspan="1" rowspan="1">TRACED1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI1_D2</td><td colspan="1" rowspan="1">DFSDM1_DATIN3</td><td colspan="1" rowspan="1">TIM15_CH1N</td><td colspan="1" rowspan="1">SPI4_NSS</td><td colspan="1" rowspan="1">SAI1_FS_A</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI4_FS_A</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI4_D2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_A20</td><td colspan="1" rowspan="1">DCMI_4/PSSI_D4</td><td colspan="1" rowspan="1">LCD_B0</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PE5</td><td colspan="1" rowspan="1">TRACED2</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SAI1_CK2</td><td colspan="1" rowspan="1">DFSDM1_CKIN3</td><td colspan="1" rowspan="1">TIM15_CH11</td><td colspan="1" rowspan="1">SPI4MISO</td><td colspan="1" rowspan="1">SAI1_SCK_A</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI4_SCK_A</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SAI4_CK2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_A21</td><td colspan="1" rowspan="1">DCMI_6/PSI_D6</td><td colspan="1" rowspan="1">LCD_G0</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PE6</td><td colspan="1" rowspan="1">TRACED3</td><td colspan="1" rowspan="1">TIM1BKIN2</td><td colspan="1" rowspan="1">SAI1_D1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM15_CH2</td><td colspan="1" rowspan="1">SPI4_MOST</td><td colspan="1" rowspan="1">SAI1_SD_A</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI4_SD_A</td><td colspan="1" rowspan="1">SAI4_D1</td><td colspan="1" rowspan="1">SAI4MCLK_B</td><td colspan="1" rowspan="1">TIM1_BKIN2_COMP12</td><td colspan="1" rowspan="1">FMC_A22</td><td colspan="1" rowspan="1">DCMI_7/PSSI_D7</td><td colspan="1" rowspan="1">LCD_G1</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PE7</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM1_ETR</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DFSDM1DATIN2</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">UART7_RX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_PI04</td><td colspan="1" rowspan="1">→</td><td colspan="1" rowspan="1">FMC_D4/MICAD4</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PE8</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH1N</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_CKIN2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">UART7_TX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_PI05</td><td colspan="1" rowspan="1">→</td><td colspan="1" rowspan="1">FMC_D5/FMC_AD5</td><td colspan="1" rowspan="1">COMP2_OUT</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PE9</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM1_CH1</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DFSDM1_CKOUT</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">UART7_RTS/UART7_DE</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_PI06</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_D6/FMC_AD6</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="2" rowspan="2">Port</td><td colspan="1" rowspan="1">AFO</td><td colspan="1" rowspan="1">AF1</td><td colspan="1" rowspan="1">AF2</td><td colspan="1" rowspan="1">AF3</td><td colspan="1" rowspan="1">AF4</td><td colspan="1" rowspan="1">AF5</td><td colspan="1" rowspan="1">AF6</td><td colspan="1" rowspan="1">AF7</td><td colspan="1" rowspan="1">AF8</td><td colspan="1" rowspan="1">AF9</td><td colspan="1" rowspan="1">AF10</td><td colspan="1" rowspan="1">AF11</td><td colspan="1" rowspan="1">AF12</td><td colspan="1" rowspan="1">AF13</td><td colspan="1" rowspan="1">AF14</td><td colspan="1" rowspan="1">AF15</td></tr><tr><td colspan="1" rowspan="1">SYS</td><td colspan="1" rowspan="1">FMCILPTIM1/SAI4/TIM16/17/TIM1x/TIM2x</td><td colspan="1" rowspan="1">FDCAN3/PDM_SAI17TIM3/4/5/12/15</td><td colspan="1" rowspan="1">DFSDM1/LCDILPTIM2/3/4/5/LPUART1/OCTOSPIM_P1/2/TIM8</td><td colspan="1" rowspan="1">CECIDCMI/PSSI/DFSDM1/I2C1/2/3/4/51LPTIM2/OCTOSPIM_P1/TIM15/USART1/10</td><td colspan="1" rowspan="1">CECIFDCAN3/SP1/2S1/SPI2II2/SPI3/I2S3/SPI4/5/6</td><td colspan="1" rowspan="1">DFSDM1/I2C4/5/OCTOSPIM_P1/SAI1/SPI3/I2S3/UART4</td><td colspan="1" rowspan="1">SDMMC1/SPI2/I2S2/SPI3/I2S3/SPI6/UART7IUSART1/2/3/6</td><td colspan="1" rowspan="1">LPUART1/SAI4/SDMMC1/SPDIFRX1/SPI6/UART4/5/8</td><td colspan="1" rowspan="1">FDCAN1/2/FMCILCD/OCTOSPIM_P1/2/SAI4/SDMMC2/SPDIFRX1/TIM13/14</td><td colspan="1" rowspan="1">CRS/FMC/LCD/OCTOSPIM_P1/OTFSIOTGHS/SAI4/SDMMC2/TIM8</td><td colspan="1" rowspan="1">DFSDM1/ETH/2C4/LCD/MDIOS/OCTOSPIM_P1/SDMMC2/SWPMI1/TIM1x/TIM8/UART7/9/USART10</td><td colspan="1" rowspan="1">FMC/LCD/MDIOS/OCTOSPIM_P1/SDMMC1/TIM1x/TIM8</td><td colspan="1" rowspan="1">COMP/DCMI/PSSI/LCD/TIM1x/TIM23</td><td colspan="1" rowspan="1">LCD/TIM24/UART5</td><td colspan="3" rowspan="1">SYS</td></tr><tr><td colspan="1" rowspan="6">DA</td><td colspan="1" rowspan="1">PE10</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM1_CH2N</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DFSDM1_DATIN4</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">UART7_CTS</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OCTOSPIM_P1_I07</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">FMC_D7/FMC_AD7</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PE11</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1_CKIN4</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPI4_NSS</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI4_SD_B</td><td colspan="1" rowspan="1">OCTOSPIM_P1_NCS</td><td colspan="1" rowspan="1">FMC_D8/FMC_AD8</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LCD_G3</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PE12</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH3N</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1DATIN5</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPI4_SCK</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI4_SCKB</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">FMC_D9/FFMC_AD9</td><td colspan="1" rowspan="1">COMP1_OUT</td><td colspan="1" rowspan="1">LCD_B4</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PE13</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH3</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">DFSDM1CKIN5</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPI4_MISO</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI4_FS_B</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">FMC_D10/FMC_AD10</td><td colspan="1" rowspan="1">COMP2_OUT</td><td colspan="1" rowspan="1">LCD_DE</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PE14</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_CH4</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPI4_MOSI</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SAI4_MMCLKB</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_D11/FMC_AD11</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LCD_CLK</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PE15</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_BKIN</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">USART10_CK</td><td colspan="1" rowspan="1">FMC_D12/MCAD12</td><td colspan="1" rowspan="1">TIM1BKINCOMP12</td><td colspan="1" rowspan="1">LCD_R7</td><td colspan="3" rowspan="1">EVENTOUT</td></tr></table>

Table 8. STM32H723 pin alternate functions (continued)   
20   
20   

<table><tr><td colspan="2" rowspan="13">R20A1</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td colspan="2" rowspan="2">Port</td><td colspan="1" rowspan="1">AFO</td><td colspan="1" rowspan="1">AF1</td><td colspan="1" rowspan="1">AF2</td><td colspan="1" rowspan="1">AF3</td><td colspan="1" rowspan="1">AF4</td><td colspan="1" rowspan="1">AF5</td><td colspan="1" rowspan="1">AF6</td><td colspan="1" rowspan="1">AF7</td><td colspan="1" rowspan="1">AF8</td><td colspan="1" rowspan="1">AF9</td><td colspan="1" rowspan="1">AF10</td><td colspan="1" rowspan="1">AF11</td><td colspan="1" rowspan="1">AF12</td><td colspan="1" rowspan="1">AF13</td><td colspan="1" rowspan="1">AF14</td><td colspan="1" rowspan="1">AF15</td></tr><tr><td colspan="1" rowspan="1">SYS</td><td colspan="1" rowspan="1">FMCILPTIM1/SAI4/TIM16/17/TIM1x/TIM2x</td><td colspan="1" rowspan="1">FDCAN3/PDM_SAI117TIM3/4/5/12/15</td><td colspan="1" rowspan="1">DFSDM1/LCD/LPTIM2/3/4/5/LPUART /OCTOSSPIMP1/2/TIM8</td><td colspan="1" rowspan="1">CECIDCMI/PSSI/DFSDM1/I2C1/2/3/4/5/LPTIM2/OCTOSPIM_P1/IM15/USART1/10</td><td colspan="1" rowspan="1">CECIFDDCAN3/S1/2S1/SPI2/I2S2/SPI3/I2S3/SPI4/5/6</td><td colspan="1" rowspan="1">DFSDM1/I2C4/5/OCTOSPIM_P1/SA1/SPI3/I2S3/UART4</td><td colspan="1" rowspan="1">SDMMC1/SPI2/I2S2/SPI3/I2S3/SPI6/UART7IUSART1/2/3/6</td><td colspan="1" rowspan="1">LPUART1/SAI4/SDMMC1/SPDIFRX1ISPI6/UART4/5/8</td><td colspan="1" rowspan="1">FDCAN1/2/FMCILCD/OCTOSPIM_P1/2/SÅI4/SDMMC2/SPDIFRX1/TIM13/14</td><td colspan="1" rowspan="1">CRS/FMCILCD/OCTOSPIM_P1/OTG1_FS/OTHS|SAI4/SDMMC2/TIM8</td><td colspan="1" rowspan="1">DFSDM1/ETH/I2C4/LCD/MDIOS/OCTOSPIM_P1/SDMMC2/SWMI1/TIM1x/TIM8/UART7/9/ USART10</td><td colspan="1" rowspan="1">FMC/LCD/MDIOSIOCTOSPI_P1/SDMMC1/TIM1x/TIM8</td><td colspan="1" rowspan="1">COMP/DCMI/PSIILCD/TIM1x/TIM23</td><td colspan="1" rowspan="1">LCD/TIM24/UART5</td><td colspan="1" rowspan="1">SYS</td></tr><tr><td colspan="1" rowspan="1">PF0</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">I2C2_SDA</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">I2C5_SDA</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OCTOSPIM_P2_IO0</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">FMC_AO</td><td colspan="1" rowspan="1">TIM23_CH11</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PF1</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">I2C2_SCL</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">I2C5_SCL</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OCTOSPIM_PIO1</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_A1</td><td colspan="1" rowspan="1">TIM23_CH2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PF2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">I2C2SMBA</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">I2C5_SMBA</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OCTOSPIM_P2_IO2</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_A2</td><td colspan="1" rowspan="1">TIM23_CH3</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PF3</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P2_IO3</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_A3</td><td colspan="1" rowspan="1">TIM23_CH44</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PF4</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P2_CLK</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_A4</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PF5</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P2_NCK</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_A5</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PF6</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM16_CH11</td><td colspan="1" rowspan="1">FDCAN3_RX</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPI5_NSSS</td><td colspan="1" rowspan="1">SAI1_SD_B</td><td colspan="1" rowspan="1">UART7_RX</td><td colspan="1" rowspan="1">SAI4_SD_B</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P1_IO3</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM23_CH11</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PF7</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM17_CH1</td><td colspan="1" rowspan="1">FDCAN3_TX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPI5_SCK</td><td colspan="1" rowspan="1">SAI1_MCLK_B</td><td colspan="1" rowspan="1">UART7_TX</td><td colspan="1" rowspan="1">SAI4_MCLKB</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P1_IO2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM23_CH2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PF8</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM16_CH1N</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPI5_MISO</td><td colspan="1" rowspan="1">SAI1_SCK_B</td><td colspan="1" rowspan="1">UART7_RTS/UARTDE</td><td colspan="1" rowspan="1">SAI4_SCK_B</td><td colspan="1" rowspan="1">TIM13_CH1</td><td colspan="1" rowspan="1">OCTOSPIM_P1_IO0</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM23_CH3</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PF9</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM17_CH1N</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPI5_MOST</td><td colspan="1" rowspan="1">SAI1_FS_B</td><td colspan="1" rowspan="1">UART7_CTS</td><td colspan="1" rowspan="1">SAI4_FS_B</td><td colspan="1" rowspan="1">TIM14_CH1</td><td colspan="1" rowspan="1">OCTOSPIM__PI01</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM23_CH4</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="2" rowspan="2">Port</td><td colspan="1" rowspan="1">AFO</td><td colspan="1" rowspan="1">AF1</td><td colspan="1" rowspan="1">AF2</td><td colspan="1" rowspan="1">AF3</td><td colspan="1" rowspan="1">AF4</td><td colspan="1" rowspan="1">AF5</td><td colspan="1" rowspan="1">AF6</td><td colspan="1" rowspan="1">AF7</td><td colspan="1" rowspan="1">AF8</td><td colspan="1" rowspan="1">AF9</td><td colspan="1" rowspan="1">AF10</td><td colspan="1" rowspan="1">AF11</td><td colspan="1" rowspan="1">AF12</td><td colspan="1" rowspan="1">AF13</td><td colspan="1" rowspan="1">AF14</td><td colspan="1" rowspan="1">AF15</td></tr><tr><td colspan="1" rowspan="1">SYS</td><td colspan="1" rowspan="1">FMCILPTIM1/SAI4/TIM16/17/TIM1x/TIM2x</td><td colspan="1" rowspan="1">FDCAN3/PDM_SAI17TIM3/4/5/12/15</td><td colspan="1" rowspan="1">DFSDM1/LCD/LPTIM2/3/4/5/LPUART1/OCTOSPIM_P1/2/TIM8</td><td colspan="1" rowspan="1">CECIDCMI/PSSI/DFSDM1/I2C1/2/3/4/51LPTIM2/OCTOSPIM_P1/TIM15/USART1/10</td><td colspan="1" rowspan="1">CECIFDCAN3/SPI1/I2S1/SPI2/I2S2/SPI3//2S3/SPI4/5/6</td><td colspan="1" rowspan="1">DFSDM1/l2C4/51OCTOSPIMP1/SA1/SPI3/I2S3/UART4</td><td colspan="1" rowspan="1">SDMMC1/SSI2/I2S2/SPI3/I2S3/SPI6/ART7USART1/2/3/6</td><td colspan="1" rowspan="1">LPUART1/SAI4/SDMMC1/SSPDIFRX1/SPI6/UART4/5/8</td><td colspan="1" rowspan="1">FDCAN1/2/FMCILCDIOCTOSPIM_P1/2/SAI4/SDMMC2/SPDIFRX1/TIM13/14</td><td colspan="1" rowspan="1">CRS/MCILCD/OCTOSPIM_P1/OTSTHSISA4/SDMMC2/TIM8</td><td colspan="1" rowspan="1">DFSDM1/ETH/I2C4/LCD/MDIOS/OCTOSPIM_P1/SMC2/WPMI1/TIM1x/TIM8/UART7/9/USART10</td><td colspan="1" rowspan="1">FMC/LCD/MDIOS/OOCTOSPIM_P1/SDMMC1/TIM1x/TIM8</td><td colspan="1" rowspan="1">COMP/DCMI/PSSI/LD/TIM1x/TIM23</td><td colspan="1" rowspan="1">LCD/TIM24/UART5</td><td colspan="3" rowspan="1">SYS</td></tr><tr><td colspan="1" rowspan="6">Ppo</td><td colspan="1" rowspan="1">PF10</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM16_BKIN</td><td colspan="1" rowspan="1">SAI1_D3</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">PSSI_D15</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P1_CLK</td><td colspan="1" rowspan="1">SAI4_D3</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DCMI_D1/PSI_D11</td><td colspan="1" rowspan="1">LCD_DE</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PF11</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPI5_MOSI</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P1NCK</td><td colspan="1" rowspan="1">SAI4_SD_B</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_NRAS</td><td colspan="1" rowspan="1">DCMI_12/PSSI_D12</td><td colspan="1" rowspan="1">TIM24_CH1</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PF12</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_PDQS</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_A6</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM24_CH2</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PF13</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DFSDM1DATIN6</td><td colspan="1" rowspan="1">I2C4_SMBA</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_A7</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM24_CH3</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PF14</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DFSDM1_CKIN6</td><td colspan="1" rowspan="1">I2C4_SCL</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_A8</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM24_CH4</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PF15</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">I2C4_SDA</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_A9</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="3" rowspan="1">EVENT OUT</td></tr></table>

Table 8. STM32H723 pin alternate functions (continued)   
20   
20   

<table><tr><td colspan="2" rowspan="13">R20(S</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td colspan="2" rowspan="2">Port</td><td colspan="1" rowspan="1">AF0</td><td colspan="1" rowspan="1">AF1</td><td colspan="1" rowspan="1">AF2</td><td colspan="1" rowspan="1">AF3</td><td colspan="1" rowspan="1">AF4</td><td colspan="1" rowspan="1">AF5</td><td colspan="1" rowspan="1">AF6</td><td colspan="1" rowspan="1">AF7</td><td colspan="1" rowspan="1">AF8</td><td colspan="1" rowspan="1">AF9</td><td colspan="1" rowspan="1">AF10</td><td colspan="1" rowspan="1">AF11</td><td colspan="1" rowspan="1">AF12</td><td colspan="1" rowspan="1">AF13</td><td colspan="1" rowspan="1">AF14</td><td colspan="1" rowspan="1">AF15</td></tr><tr><td colspan="1" rowspan="1">SYS</td><td colspan="1" rowspan="1">FMC/LPTIM1/SAI4/TIM16/17/TIM1x/TIM2x</td><td colspan="1" rowspan="1">FDCAN3/PDM_SAI17TIM3/4/5/12/15</td><td colspan="1" rowspan="1">DFSDM1/LCD/LPTIM2/3/4/5/LPUART1/OCTOSPIM_P1/2/TIM8</td><td colspan="1" rowspan="1">CECIDCMI/PSSI/DFSDM1/I2C1/2/3/4/51LPTIM2/OCTOSPIM_P1/TIM15/USART1/10</td><td colspan="1" rowspan="1">CECIFDCAN3/SP1/2S1/SPI2II22/SPI3/2S3/SPI4/5/6</td><td colspan="1" rowspan="1">DFSDM1/I2C4/5/OCTOSPIM_P1/SA1/SSPI13/I2S3/UART4</td><td colspan="1" rowspan="1">SDMMC1/SPI2/I2S2/SPI3/I2S3/SPI6/UART7IUSART1/2/3/6</td><td colspan="1" rowspan="1">LPUART1/SAI4/SDMMC1/SPDIFRX1/SPI6/UART4/518</td><td colspan="1" rowspan="1">FDCAN1/2/FMCILCD/OCTOSPIM_P1/2/SAI4/SDMMC2/SPDIFRX1/TIM13/14</td><td colspan="1" rowspan="1">CRS/FMCILCD/OCTOSPIM_P1/OTFSIOO_HSISA4/SDMMC2/TIM8</td><td colspan="1" rowspan="1">DFSDM1/ETH/2C4/LCD/MDIOS/OCTOSPIM_P1/SDMMC2/SWPMI1/TIM1x/TIM8/UART7/9/USART10</td><td colspan="1" rowspan="1">FMC/LCD/MDIOS/OCTOSPIM_P1/SDMMC1/TIM1x/TIM88</td><td colspan="1" rowspan="1">COMP/DCMI/PSSI/LCD/TIM1x/TIM23</td><td colspan="1" rowspan="1">LCD/ TIM24/UART5</td><td colspan="1" rowspan="1">SYS</td></tr><tr><td colspan="1" rowspan="1">PGO</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P2_I04</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">UART9_RX</td><td colspan="1" rowspan="1">FMC_A10</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PG1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P2_I05</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">UART9_TX</td><td colspan="1" rowspan="1">FMC_A11</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PG2</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM8_BKIN</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM8_BKIN_COMP12</td><td colspan="1" rowspan="1">FMC_A12</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM24_ETR</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PG3</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM8_BKIN2</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM8_KIN2COMP12</td><td colspan="1" rowspan="1">FMC_A13</td><td colspan="1" rowspan="1">TIM23_ETR</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PG4</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM1_BKIN2</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM1_BBKINCOMP12</td><td colspan="1" rowspan="1">FMC_A14/FMC_BAO</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PG5</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM1_ETR</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">FMC_A15/FMC_BA1</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PG6</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">TIM17_BKIN</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OCTOSPIM_P1_NCS</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_NE3</td><td colspan="1" rowspan="1">DCMI_D122/PSD12</td><td colspan="1" rowspan="1">LCD_R7</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PG7</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SAI1_MCLKA</td><td colspan="1" rowspan="1">USART6_CK</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OCTOSPIM_P2_DQS</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FMC_INT</td><td colspan="1" rowspan="1">DCMI_D13/PSD13</td><td colspan="1" rowspan="1">LCD_CLK</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PG8</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">TIM8_EETR</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPI6_NSS/I2S6__Ws</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">USART6_RTS/USART6_DE</td><td colspan="1" rowspan="1">SPDIFRX1_IN3</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">ETH_PPS_OUT</td><td colspan="1" rowspan="1">FMC_SDCLK</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">LCD_G7</td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PG9</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FDCAN3_TX</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPI1_MISO/I2S1_SDI</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">USART6R</td><td colspan="1" rowspan="1">SPDIFRX1I IN</td><td colspan="1" rowspan="1">OCTOSPIM_P1_I06</td><td colspan="1" rowspan="1">SAI4_FS_B</td><td colspan="1" rowspan="1">SDMMC2_DO</td><td colspan="1" rowspan="1">FMC_NE2/FMC_NCE</td><td colspan="1" rowspan="1">DCMI_SYNCIPSSI_RDY</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">EVENTOUT</td></tr><tr><td colspan="2" rowspan="2">Port</td><td colspan="1" rowspan="1">AFO</td><td colspan="1" rowspan="1">AF1</td><td colspan="1" rowspan="1">AF2</td><td colspan="1" rowspan="1">AF3</td><td colspan="1" rowspan="1">AF4</td><td colspan="1" rowspan="1">AF5</td><td colspan="1" rowspan="1">AF6</td><td colspan="1" rowspan="1">AF7</td><td colspan="1" rowspan="1">AF8</td><td colspan="1" rowspan="1">AF9</td><td colspan="1" rowspan="1">AF10</td><td colspan="1" rowspan="1">AF11</td><td colspan="1" rowspan="1">AF12</td><td colspan="1" rowspan="1">AF13</td><td colspan="1" rowspan="1">AF14</td><td colspan="1" rowspan="1">AF15</td></tr><tr><td colspan="1" rowspan="1">SYS</td><td colspan="1" rowspan="1">FMCILPTIM1/SAI4/TIM16/17/TIM1x/TIM2x</td><td colspan="1" rowspan="1">FDCAN3/PDM_SAI17TIM3/4/5/12/15</td><td colspan="1" rowspan="1">DFSDM1/LCD/LPTIM2/3/4/5/LPUART1/OCTOSPIM_P1/2/TIM8</td><td colspan="1" rowspan="1">CECIDCMI/PSSI/DFSDM1/I2C1/2/3/4/51LPTIM2/OCTOSPIM_P1/IM15/USART1/10</td><td colspan="1" rowspan="1">CECIFDCAN3/SP1/2S1/SPI2/IS2/SPI3/2S3/SPI4/5/6</td><td colspan="1" rowspan="1">DFSDM1/I2C4/5/OCTOSPIM_P1/SA1/SPI3/I2S3/UART4</td><td colspan="1" rowspan="1">SDMMC1/SPI2/I2S2/SPI3/I2S3/SPI6/UART7IUSART1/2/3/6</td><td colspan="1" rowspan="1">LPUART1/SAI4/SDMMC1/SPDIFRX1/SPI6/UART4/5/8</td><td colspan="1" rowspan="1">FDCAN1/2/FMCILCD/OCTOSPIM_P1/2/SAI4/SDMMC2/SPDIFRX1/TIM13/14</td><td colspan="1" rowspan="1">CRS/FMC/LCD/OCTOSPIM_P1/OTG1_FS/O_HS/SAI4/SDMMC2/TIM8</td><td colspan="1" rowspan="1">DFSDM1/ETH/I2C4/LCD/MDIOS/OCTOSPIM_P1/SDMMC2/SWPMI1/ T1x/TIM8/UART7/9/USART10</td><td colspan="1" rowspan="1">FMC/LCD/MDIOS/OCTOSPIM_P1/SDMMC1/TIM1x/TIM8</td><td colspan="1" rowspan="1">COMP/DCMI/PSSI/LCD/TIM1x/TIM23</td><td colspan="1" rowspan="1">LCD/TIM24/UART5</td><td colspan="3" rowspan="1">SYS</td></tr><tr><td colspan="1" rowspan="6">(</td><td colspan="1" rowspan="1">PG10</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">FDCAN3_RX</td><td colspan="1" rowspan="1">OCTOSPIM_P2_IO6</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">SPI1_NSS/I2S1_wS</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LCD_G3</td><td colspan="1" rowspan="1">SAI4_SD_B</td><td colspan="1" rowspan="1">SDMMC2D1</td><td colspan="1" rowspan="1">FMC_NE3</td><td colspan="1" rowspan="1">DCMI_D2/PSSI_D2</td><td colspan="1" rowspan="1">LCD_B2</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PG11</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LPTIM1_IN2</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">USART10__RX</td><td colspan="1" rowspan="1">SPI1_SCK/IZS1_CK</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SPDIFRX1JIN1</td><td colspan="1" rowspan="1">OCTOSPIM_P2_I07</td><td colspan="1" rowspan="1">SDMMC2_D2</td><td colspan="1" rowspan="1">ETH_MII_TX_EN/ETH_RMII_TX_EN</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">DCMI_3/PSSI_D3</td><td colspan="1" rowspan="1">LCD_B3</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PG12</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">LPTIM1_IN1</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">OCTOSPIM_P2_NCS</td><td colspan="1" rowspan="1">USART10_TX</td><td colspan="1" rowspan="1">SPI6_MISO/2S6_SDI</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">USART6RTS/ USART6_DE</td><td colspan="1" rowspan="1">SPDIFRX1SIN2</td><td colspan="1" rowspan="1">LCD_B4</td><td colspan="1" rowspan="1">SDMMC2_D3</td><td colspan="1" rowspan="1">ETH_MII_T1/ETH_RMI_TXD1</td><td colspan="1" rowspan="1">FMC_NE4</td><td colspan="1" rowspan="1">TIM23_CH11</td><td colspan="1" rowspan="1">LCD_B1</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PG13</td><td colspan="1" rowspan="1">TRACEDO</td><td colspan="1" rowspan="1">LPTIM1_OUT</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART10_CTS/USART10_NSS</td><td colspan="1" rowspan="1">SPI6_SCK/I2S6_CK</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART6_CTS/UUSART6_NSS</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">SDMMC2_D6</td><td colspan="1" rowspan="1">ETH_MIILTXD0/ETH_RMII_TXD0</td><td colspan="1" rowspan="1">FMC_A24</td><td colspan="1" rowspan="1">TIM23_CH2</td><td colspan="1" rowspan="1">LCD_R0</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PG14</td><td colspan="1" rowspan="1">TRACED1</td><td colspan="1" rowspan="1">LPTIM1_ETR</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART10_RTS/USART10_DE</td><td colspan="1" rowspan="1">SPI6_MOSI/I2S6_SDO</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART6_TX</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_P1I07</td><td colspan="1" rowspan="1">SDMMC2D7</td><td colspan="1" rowspan="1">ETH_MII_TT1/ETHRMIITXD1</td><td colspan="1" rowspan="1">FMC_A25</td><td colspan="1" rowspan="1">TIM23_CH3</td><td colspan="1" rowspan="1">LCD_B0</td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PG15</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART6_CTS/USART6NS</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">OCTOSPIM_PDQS</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">USART10_CK</td><td colspan="1" rowspan="1">FMC_NCAs</td><td colspan="1" rowspan="1">DCMI_D13/PSID13</td><td colspan="1" rowspan="1"></td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="2"></td><td colspan="1" rowspan="1">PHO</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="3" rowspan="1">EVENTOUT</td></tr><tr><td colspan="1" rowspan="1">PH1</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="3" rowspan="1">EVENTOUT</td></tr></table>

# Electrical characteristics

# 6.1

# Parameter conditions

Un

# 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of junction temperature, supply voltage and frequencies by tests in production on 100% of the devices with a junction temperature at Tj = 25 C and Tj = TJmax (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean±3o).

# 6.1.2 Typical values

Unless otherwise specified, typical data are based on Tj = 25 °C, VDD = 3.3 V (for the 1.7 V ≤ VDD ≤ 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean±2σ).

# 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

# 6.1.4

# Loading capacito

The loading conditions used for pin parameter measurement are shown in Figure 8.

# 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 9.

![](images/206c442fa6f4ecc1c95c4a45f86fbc0001b3c77ffdf4700fc4270abcf542261b.jpg)  
Figure 8. Pin loading conditions

![](images/206b3148f48d967ee3a669e46e9d9bf3c8d682a03c7bb0ebc6855dd76b4a789e.jpg)  
Figure 9. Pin input voltage

MS19011V2

MS19010V2

# 6.1.6 Power supply scheme

![](images/935c3242ab358e12a12850732dbd6299826f71d4ecea9255b02de83c020a495d.jpg)  
Figure 10. Power supply scheme

# 6.1.7 Current consumption measurement

![](images/6eb32d3c77baaa0b1a20ddedd716f5ef52e9b6ab32740b61afad924c11c5f62a.jpg)

# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in Table 9: Voltage characteristics, Table 10: Current characteristics, and Table 11: Thermal characteristics may cause permanent damage to the device. These are stress ratings only and the functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard, extended mission profiles are available on demand.

Note:

For information on product lifetime estimation, refer to application note AN5337: Guidelines for estimating STM32H7 MCUs lifetime, available from the STMicroelectronics website www.st.com.

Figure 11. Current consumption measurement scheme   
Table 9. Voltage characteristics   

<table><tr><td rowspan=1 colspan=1>Symbols</td><td rowspan=1 colspan=1>Ratings</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>VD-Vs(1)</td><td rowspan=1 colspan=1>External main supply voltage (including VDD,VDDLDO, VDDA, VDD33USB, VBAT</td><td rowspan=1 colspan=1>-0.3</td><td rowspan=1 colspan=1>4.0</td><td rowspan=1 colspan=1>V</td></tr><tr><td rowspan=4 colspan=1>VIN({2</td><td rowspan=1 colspan=1>Input voltage on FT_xxx pins</td><td rowspan=1 colspan=1>Vss-0.3</td><td rowspan=1 colspan=1>Min(Min(VDD,VDDA, VDD33USB,VBAT)+ 4.0, 6 V(3)(4)(5)&#x27;</td><td rowspan=1 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>Input voltage on TT_xx pins</td><td rowspan=1 colspan=1>Vss-0.3</td><td rowspan=1 colspan=1>4.0</td><td rowspan=1 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>Input voltage on BOOT0 pin</td><td rowspan=1 colspan=1>Vss</td><td rowspan=1 colspan=1>9.0</td><td rowspan=1 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>Input voltage on any other pins</td><td rowspan=1 colspan=1>Vss-0.3</td><td rowspan=1 colspan=1>4.0</td><td rowspan=1 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>|∆VDDx|</td><td rowspan=1 colspan=1>Variations between different VDDx powerpins of the same domain</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>mV</td></tr><tr><td rowspan=1 colspan=1>|Vssx-Vssl</td><td rowspan=1 colspan=1>Variations between all the different groundpins</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>mV</td></tr></table>

A main power (VDD VDDA VpD33u: VBAT) and ground (Vss VsSA) pins must always be connee to the external power supply, in the permitted range.   
2. Vi maximum must always be respected. Refer to Table 50: I/O current injection susceptibility for the maximum allowed injected current values.   
3. Th foula has  e appli  powe sppls elated he Isuctue esibed bye pen table.   
4. To sustain a voltage higher than 4 V the internal pull-up/pull-down resistors must be disabled.   
5When an FT_a pin is used by an analog peripheral such as ADC, the maximum ViN is 4 V.

Table 10. Current characteristics   

<table><tr><td rowspan=1 colspan=1>Symbols</td><td rowspan=1 colspan=1>Ratings</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>∑IVDD</td><td rowspan=1 colspan=1>Total current into sum of all VDD power lines (source)(</td><td rowspan=1 colspan=1>620</td><td rowspan=11 colspan=1>mA</td></tr><tr><td rowspan=1 colspan=1>∑IVss</td><td rowspan=1 colspan=1>Total current out of sum of ll ground lines (sink)</td><td rowspan=1 colspan=1>620</td></tr><tr><td rowspan=1 colspan=1>IVDD</td><td rowspan=1 colspan=1>axiu urnt    </td><td rowspan=1 colspan=1>100</td></tr><tr><td rowspan=1 colspan=1>IVss</td><td rowspan=1 colspan=1>Maximum current out  each ground pin (ik</td><td rowspan=1 colspan=1>100</td></tr><tr><td rowspan=2 colspan=1>Io</td><td rowspan=1 colspan=1>Output current sunk or sourced by any l/O and control pin, exceptPxy_C</td><td rowspan=1 colspan=1>20</td></tr><tr><td rowspan=1 colspan=1>Output current sunk or sourced by Pxy_C pins</td><td rowspan=1 colspan=1>1</td></tr><tr><td rowspan=2 colspan=1>∑|(PIN)</td><td rowspan=1 colspan=1>Total output current sunk by sum of allI/Os and control pns(2</td><td rowspan=1 colspan=1>140</td></tr><tr><td rowspan=1 colspan=1>T uu ul / ol </td><td rowspan=1 colspan=1>140</td></tr><tr><td rowspan=2 colspan=1>|INJ(PIN(3)(4)</td><td rowspan=1 colspan=1>Injected current on FT_xxx, TT_xx, RST and B pins except PA4,PA5</td><td rowspan=1 colspan=1>-5/+0</td></tr><tr><td rowspan=1 colspan=1>Injected current on PA4, PA5</td><td rowspan=1 colspan=1>-0/0</td></tr><tr><td rowspan=1 colspan=1>∑|INJ(PIN</td><td rowspan=1 colspan=1>Total injected current (sum of all I/Os and control pins)(5)</td><td rowspan=1 colspan=1>±25</td></tr></table>

All main power (VDD VDDA, VDD3usb) and ground (Vss, VSSA) pins must always be connected to the external power supplies, in the permitted range.

Thi curren consuption must be correcty istributedo alls and control pis. The al uut current must not be sunk/sourced between two consecutive power supply pins referring to high pn count QFP packages.

Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.

pi     V    o    V r e exceeed Ree also ableVoltage haracterstics o emaximulowe input ol values.

W l    n   e positive and negative injected currents (instantaneous values).

Table 11. Thermal characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=2>Ratings</td><td rowspan=1 colspan=1>Value</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>TSTG</td><td rowspan=1 colspan=2>Storage temperature range</td><td rowspan=1 colspan=1>- 65 to +150</td><td rowspan=1 colspan=1>°C</td></tr><tr><td rowspan=1 colspan=1>TJ</td><td rowspan=1 colspan=1>Maximum junctiontemperature</td><td rowspan=1 colspan=1>Industrial temperature range 6</td><td rowspan=1 colspan=1>125</td><td rowspan=1 colspan=1></td></tr></table>

# 6.3 Operating conditions

# 6.3.1 General operating conditions

Table 12. General operating conditions   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Operatingconditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=2>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>Standard operating voltage</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.62(1)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=2>3.6</td><td rowspan=14 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>VDDLDO</td><td rowspan=1 colspan=1>Supply voltage for the internalregulator</td><td rowspan=1 colspan=1>VDDLDO ≤ VDD</td><td rowspan=1 colspan=1>1.62(1)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=2>3.6</td></tr><tr><td rowspan=2 colspan=1>VDD33USB</td><td rowspan=2 colspan=1>Standard operating voltage,USB domain</td><td rowspan=1 colspan=1>USB used</td><td rowspan=1 colspan=1>3.0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=2>3.6</td></tr><tr><td rowspan=1 colspan=1>USB not used</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=2>3.6</td></tr><tr><td rowspan=5 colspan=1>VDDA</td><td rowspan=5 colspan=1>Analog operating voltage</td><td rowspan=1 colspan=1>ADC or COMP used</td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=2></td></tr><tr><td rowspan=1 colspan=1>DAC used</td><td rowspan=1 colspan=1>1.8</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>OPAMP used</td><td rowspan=1 colspan=1>2.0</td><td rowspan=1 colspan=1>-</td><td rowspan=3 colspan=2>3.6</td></tr><tr><td rowspan=1 colspan=1>VREFBUF used</td><td rowspan=1 colspan=1>1.8</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>ADC, DAC, OPAMP,COMP, VREFBUF notused</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>VBAT</td><td rowspan=1 colspan=1>Supply voltage for Backupdomain</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.2(2)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=2>3.6</td></tr><tr><td rowspan=4 colspan=1>VIN</td><td rowspan=4 colspan=1>l/O Input voltage</td><td rowspan=1 colspan=1>TT_xx /O exceptPxy_C</td><td rowspan=1 colspan=1>-0.3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=2>VDD+0.3</td></tr><tr><td rowspan=1 colspan=1>Pxy_C I/O</td><td rowspan=1 colspan=1>-0.3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=2>Min(VDDA,VDD +0.3</td></tr><tr><td rowspan=1 colspan=1>BOOTO</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=2>9</td></tr><tr><td rowspan=1 colspan=1>All I/Os exceptBOOTO, TT_xx andPxy_C</td><td rowspan=1 colspan=1>-0.3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=2>Min(VDD. VDDA,VD35S) + 3.6 &lt;5(3</td></tr><tr><td rowspan=8 colspan=1>VCORE</td><td rowspan=4 colspan=1>Internal regulator ON (LDO)(4</td><td rowspan=1 colspan=1>VOS3</td><td rowspan=1 colspan=1>0.95</td><td rowspan=1 colspan=1>1.0</td><td rowspan=1 colspan=2>1.05</td><td rowspan=8 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>VOS2</td><td rowspan=1 colspan=1>1.05</td><td rowspan=1 colspan=1>1.10</td><td rowspan=1 colspan=2>1.15</td></tr><tr><td rowspan=1 colspan=1>VOS1</td><td rowspan=1 colspan=1>1.15</td><td rowspan=1 colspan=1>1.21</td><td rowspan=1 colspan=2>1.26</td></tr><tr><td rowspan=1 colspan=1>VOSO</td><td rowspan=1 colspan=1>1.30</td><td rowspan=1 colspan=1>1.36</td><td rowspan=1 colspan=2>1.40</td></tr><tr><td rowspan=4 colspan=1>Regulator OFF: external VCOREvoltage must be supplied fromexternal regulator on VCAP pins</td><td rowspan=1 colspan=1>VOS3</td><td rowspan=1 colspan=1>0.98</td><td rowspan=1 colspan=1>1.03</td><td rowspan=1 colspan=2>1.08</td></tr><tr><td rowspan=1 colspan=1>VOS2</td><td rowspan=1 colspan=1>1.08</td><td rowspan=1 colspan=1>1.13</td><td rowspan=1 colspan=2>1.18</td></tr><tr><td rowspan=1 colspan=1>VOS1</td><td rowspan=1 colspan=1>1.18</td><td rowspan=1 colspan=1>1.23</td><td rowspan=1 colspan=2>1.28</td></tr><tr><td rowspan=1 colspan=1>VOSO</td><td rowspan=1 colspan=1>1.33</td><td rowspan=1 colspan=1>1.38</td><td rowspan=1 colspan=2>1.40</td></tr></table>

Table 12. General operating conditions (continued)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Operatingconditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=5 colspan=1>fCPU</td><td rowspan=5 colspan=1>Arm® Cortex®-M7 clockfrequency</td><td rowspan=1 colspan=1>VOS3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>170</td><td rowspan=17 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>VOS2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>300</td></tr><tr><td rowspan=1 colspan=1>VOS1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>400</td></tr><tr><td rowspan=1 colspan=1>VOSO</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>520</td></tr><tr><td rowspan=1 colspan=1>VOSO andCPU_FREQ_BOOST</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>550</td></tr><tr><td rowspan=4 colspan=1>fACLK</td><td rowspan=4 colspan=1>AXI clock frequency</td><td rowspan=1 colspan=1>VOS3</td><td rowspan=1 colspan=1>:</td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>85</td></tr><tr><td rowspan=1 colspan=1>VOS2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>150</td></tr><tr><td rowspan=1 colspan=1>VOS1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>200</td></tr><tr><td rowspan=1 colspan=1>VOSO</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>275</td></tr><tr><td rowspan=4 colspan=1>fHCLK</td><td rowspan=4 colspan=1>AHB clock frequency</td><td rowspan=1 colspan=1>VOS3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>85</td></tr><tr><td rowspan=1 colspan=1>VOS2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>150</td></tr><tr><td rowspan=1 colspan=1>VOS1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>200</td></tr><tr><td rowspan=1 colspan=1>VOSO</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>275</td></tr><tr><td rowspan=4 colspan=1>fpCLK</td><td rowspan=4 colspan=1>APB clock frequency</td><td rowspan=1 colspan=1>VOS3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>42.5(5)</td></tr><tr><td rowspan=1 colspan=1>VOS2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>75</td></tr><tr><td rowspan=1 colspan=1>VOS1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>100</td></tr><tr><td rowspan=1 colspan=1>VOSO</td><td rowspan=1 colspan=1>:</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>137.5</td></tr><tr><td rowspan=3 colspan=1>TA(6)</td><td rowspan=1 colspan=1>Ambient temperature fortemperature range 3</td><td rowspan=1 colspan=1>Maximum powerdissipation</td><td rowspan=1 colspan=1>-40</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>125</td><td rowspan=3 colspan=1>°C</td></tr><tr><td rowspan=2 colspan=1>Ambient temperature fortemperature range 6</td><td rowspan=1 colspan=1>Maximum powerdissipation</td><td rowspan=1 colspan=1>-40</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>85</td></tr><tr><td rowspan=1 colspan=1>Low-powerdissipation(7)</td><td rowspan=1 colspan=1>-40</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>105</td></tr></table>

OF. The DR can only be swithed OFF though he DR_ON pin that not available in all packages.

VBAT minimum value can be reduced to 0 V if VDD is present

This value corresponds to the maximum APB clock frequency when at least one peripheral is enabled.

temperature configuration and the maximum temperature.

Thermal characteristics).

Table 13. Supply voltage and maximum temperature configuration   

<table><tr><td rowspan=1 colspan=1>Power scale</td><td rowspan=1 colspan=1>VCORE source</td><td rowspan=1 colspan=1>Max. Tj (C)</td><td rowspan=1 colspan=1>Min. VDD(V)</td><td rowspan=1 colspan=1>Min. VDDLDO (V)</td></tr><tr><td rowspan=2 colspan=1>VOSO</td><td rowspan=1 colspan=1>LDO</td><td rowspan=2 colspan=1>105</td><td rowspan=1 colspan=1>1.7</td><td rowspan=1 colspan=1>1.7</td></tr><tr><td rowspan=1 colspan=1>External (Bypass)</td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>VOS1</td><td rowspan=1 colspan=1>LDO</td><td rowspan=2 colspan=1>125</td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>1.62</td></tr><tr><td rowspan=1 colspan=1>External (Bypass)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>VOS2 or VOS3</td><td rowspan=1 colspan=1>LDO</td><td rowspan=2 colspan=1>125</td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>1.62</td></tr><tr><td rowspan=1 colspan=1>External (Bypass)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>:</td></tr><tr><td rowspan=3 colspan=1>SVOS4/SVOS5</td><td rowspan=2 colspan=1>LDO</td><td rowspan=1 colspan=1>125</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=1>105</td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>1.62</td></tr><tr><td rowspan=1 colspan=1>External (Bypass)</td><td rowspan=1 colspan=1>125</td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>-</td></tr></table>

# 6.3.2 VCAP external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor CExT to the VCAP pin. CExT is specified in Table 14. Two external capacitors can be connected to VCAP pins.

![](images/14d4429ef922a0743a58f8023f33acc770dff601361f173250c275ab28081fee.jpg)  
Figure 12. External capacitor T

Legend: ESR is the equivalent series resistance.

Table 14. VCAP operating conditions(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td></tr><tr><td rowspan=1 colspan=1>CEXT</td><td rowspan=1 colspan=1>Capacitance of external capacitor</td><td rowspan=1 colspan=1>2.2 μF(2)(3)</td></tr><tr><td rowspan=1 colspan=1>ESR</td><td rowspan=1 colspan=1>ESR of external capacitor</td><td rowspan=1 colspan=1>&lt; 100 mΩ</td></tr></table>

When bypassing the voltage regulator, the two 2. F VAp capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

2.This value corresponds to CEXT typical value. A variation of +/-20% is tolerated.

If a third VCAP pin is available on the package, it must be connected to the other VCAP pins but no additional capacitor is required.

# 6.3.3 Operating conditions at power-up / power-down

Sujec  eneraleratindtions  TA

Table 15. Operating conditions at power-up/power-down   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=2 colspan=1>tvDD</td><td rowspan=1 colspan=1>VDD rise time rate</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>∞</td><td rowspan=8 colspan=1>µs/V</td></tr><tr><td rowspan=1 colspan=1>VDD fall time rate</td><td rowspan=1 colspan=1>10</td><td rowspan=1 colspan=1>∞</td></tr><tr><td rowspan=2 colspan=1>tvDDA</td><td rowspan=1 colspan=1>VDDAA rise time rate</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>∞</td></tr><tr><td rowspan=1 colspan=1>VDDAA fall time rate</td><td rowspan=1 colspan=1>10</td><td rowspan=1 colspan=1>∞</td></tr><tr><td rowspan=2 colspan=1>tvDDUSB</td><td rowspan=1 colspan=1>VDDUSB rise time rate</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>∞</td></tr><tr><td rowspan=1 colspan=1>VDDUSBg fall time rate</td><td rowspan=1 colspan=1>10</td><td rowspan=1 colspan=1>∞</td></tr><tr><td rowspan=2 colspan=1>tvCORE(1)</td><td rowspan=1 colspan=1>VCORE rise time rate(2)</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>285</td></tr><tr><td rowspan=1 colspan=1>VCOREfall time rate</td><td rowspan=1 colspan=1>10</td><td rowspan=1 colspan=1>∞</td></tr></table>

tycoRE should be achieved when VcoRE is provided by an external supply voltage (bypass with DLDO = VCOoRE).

os   bo   ai   yD rising and VcoRE rising.

# 6.3.4 Embedded reset and power control block characteristics

The parameters given in Table 16 are derived from tests performed under ambient temperature and VDD supply voltage conditions summarized in Table 12: General operating conditions.

Table 16. Reset and power control block characteristics   

<table><tr><td colspan="1" rowspan="1">Symbol</td><td colspan="1" rowspan="1">Parameter</td><td colspan="1" rowspan="1">Conditions</td><td colspan="1" rowspan="1">Min</td><td colspan="1" rowspan="1">Typ</td><td colspan="1" rowspan="1">Max</td><td colspan="1" rowspan="1">Unit</td></tr><tr><td colspan="1" rowspan="1">tRSTTEMPO(1)</td><td colspan="1" rowspan="1">Reset temporizationafter BORO released</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">377</td><td colspan="1" rowspan="1">550</td><td colspan="1" rowspan="1">μs</td></tr><tr><td colspan="1" rowspan="2">VBORO/POR/PDR</td><td colspan="1" rowspan="2">Power-on/power-down resetthreshold</td><td colspan="1" rowspan="1">Rising edge(1)</td><td colspan="1" rowspan="1">1.62</td><td colspan="1" rowspan="1">1.67</td><td colspan="1" rowspan="1">1.71</td><td colspan="1" rowspan="22">V</td></tr><tr><td colspan="1" rowspan="1">Falling edge</td><td colspan="1" rowspan="1">1.58</td><td colspan="1" rowspan="1">1.62</td><td colspan="1" rowspan="1">1.68</td></tr><tr><td colspan="1" rowspan="2">VBOR1</td><td colspan="1" rowspan="2">Brown-out reset threshold 1</td><td colspan="1" rowspan="1">Rising edge</td><td colspan="1" rowspan="1">2.04</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">2.15</td></tr><tr><td colspan="1" rowspan="1">Falling edge</td><td colspan="1" rowspan="1">1.95</td><td colspan="1" rowspan="1">2.00</td><td colspan="1" rowspan="1">2.06</td></tr><tr><td colspan="1" rowspan="2">VBOR2</td><td colspan="1" rowspan="2">Brown-out reset threshold 2</td><td colspan="1" rowspan="1">Rising edge</td><td colspan="1" rowspan="1">2.34</td><td colspan="1" rowspan="1">2.41</td><td colspan="1" rowspan="1">2.47</td></tr><tr><td colspan="1" rowspan="1">Falling edge</td><td colspan="1" rowspan="1">2.25</td><td colspan="1" rowspan="1">2.31</td><td colspan="1" rowspan="1">2.37</td></tr><tr><td colspan="1" rowspan="2">VBOR3</td><td colspan="1" rowspan="2">Brown-out reset threshold 3</td><td colspan="1" rowspan="1">Rising edge</td><td colspan="1" rowspan="1">2.63</td><td colspan="1" rowspan="1">2.70</td><td colspan="1" rowspan="1">2.78</td></tr><tr><td colspan="1" rowspan="1">Falling edge</td><td colspan="1" rowspan="1">2.54</td><td colspan="1" rowspan="1">2.61</td><td colspan="1" rowspan="1">2.68</td></tr><tr><td colspan="1" rowspan="2">VpVDo</td><td colspan="1" rowspan="2">Programmable VoltageDetector threshold 0</td><td colspan="1" rowspan="1">Rising edge</td><td colspan="1" rowspan="1">1.90</td><td colspan="1" rowspan="1">1.96</td><td colspan="1" rowspan="1">2.01</td></tr><tr><td colspan="1" rowspan="1">Falling edge</td><td colspan="1" rowspan="1">1.81</td><td colspan="1" rowspan="1">1.86</td><td colspan="1" rowspan="1">1.91</td></tr><tr><td colspan="1" rowspan="2">VpVD1</td><td colspan="1" rowspan="2">Programmable VoltageDetector threshold 1</td><td colspan="1" rowspan="1">Rising edge</td><td colspan="1" rowspan="1">2.05</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">2.16</td></tr><tr><td colspan="1" rowspan="1">Falling edge</td><td colspan="1" rowspan="1">1.96</td><td colspan="1" rowspan="1">2.01</td><td colspan="1" rowspan="1">2.06</td></tr><tr><td colspan="1" rowspan="2">VpVD2</td><td colspan="1" rowspan="2">Programmable VoltageDetector threshold 2</td><td colspan="1" rowspan="1">Rising edge</td><td colspan="1" rowspan="1">2.19</td><td colspan="1" rowspan="1">2.26</td><td colspan="1" rowspan="1">2.32</td></tr><tr><td colspan="1" rowspan="1">Falling edge</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">2.15</td><td colspan="1" rowspan="1">2.21</td></tr><tr><td colspan="1" rowspan="2">VpVD3</td><td colspan="1" rowspan="2">Programmable VoltageDetector threshold 3</td><td colspan="1" rowspan="1">Rising edge</td><td colspan="1" rowspan="1">2.35</td><td colspan="1" rowspan="1">2.41</td><td colspan="1" rowspan="1">2.47</td></tr><tr><td colspan="1" rowspan="1">Falling edge</td><td colspan="1" rowspan="1">2.25</td><td colspan="1" rowspan="1">2.31</td><td colspan="1" rowspan="1">2.37</td></tr><tr><td colspan="1" rowspan="2">VpvVD4</td><td colspan="1" rowspan="2">Programmable VoltageDetector threshold 4</td><td colspan="1" rowspan="1">Rising edge</td><td colspan="1" rowspan="1">2.49</td><td colspan="1" rowspan="1">2.56</td><td colspan="1" rowspan="1">2.62</td></tr><tr><td colspan="1" rowspan="1">Falling edge</td><td colspan="1" rowspan="1">2.39</td><td colspan="1" rowspan="1">2.45</td><td colspan="1" rowspan="1">2.51</td></tr><tr><td colspan="1" rowspan="2">VpVD5</td><td colspan="1" rowspan="2">Programmable VoltageDetector threshold 5</td><td colspan="1" rowspan="1">Rising edge</td><td colspan="1" rowspan="1">2.64</td><td colspan="1" rowspan="1">2.71</td><td colspan="1" rowspan="1">2.78</td></tr><tr><td colspan="1" rowspan="1">Falling edge</td><td colspan="1" rowspan="1">2.55</td><td colspan="1" rowspan="1">2.61</td><td colspan="1" rowspan="1">2.68</td></tr><tr><td colspan="1" rowspan="2">VpVD6</td><td colspan="1" rowspan="2">Programmable VoltageDetector threshold 6</td><td colspan="1" rowspan="1">Rising edge</td><td colspan="1" rowspan="1">2.78</td><td colspan="1" rowspan="1">2.86</td><td colspan="1" rowspan="1">2.94</td></tr><tr><td colspan="1" rowspan="1">Falling edge in Run mode</td><td colspan="1" rowspan="1">2.69</td><td colspan="1" rowspan="1">2.76</td><td colspan="1" rowspan="1">2.83</td></tr><tr><td colspan="1" rowspan="1">Vhyst_POR_PDR</td><td colspan="1" rowspan="1">Hysteresis voltage forPower-on/power-down reset(including BORO)</td><td colspan="1" rowspan="1">Hysteresis in Run mode</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">43.00</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="2">mV</td></tr><tr><td colspan="1" rowspan="1">Vhyst_BOR_PVD</td><td colspan="1" rowspan="1">Hysteresis voltage for BOR(except BORO)</td><td colspan="1" rowspan="1">Hysteresis in Run mode</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">100</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">IDD_BOR_PVD(1)</td><td colspan="1" rowspan="1">BOR and PVD consumptionfrom VDD</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.630</td><td colspan="1" rowspan="2">μA</td></tr><tr><td colspan="1" rowspan="1">|DD_POR_PVD</td><td colspan="1" rowspan="1">POR and PVD consumptionfrom VDD</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">0.8</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">1.200</td></tr><tr><td colspan="1" rowspan="2">VAVM_O</td><td colspan="1" rowspan="2">Analog voltage detector forVDDA threshold 0</td><td colspan="1" rowspan="1">Rising edge</td><td colspan="1" rowspan="1">1.66</td><td colspan="1" rowspan="1">1.71</td><td colspan="1" rowspan="1">1.76</td><td colspan="1" rowspan="8">V</td></tr><tr><td colspan="1" rowspan="1">Falling edge</td><td colspan="1" rowspan="1">1.56</td><td colspan="1" rowspan="1">1.61</td><td colspan="1" rowspan="1">1.66</td></tr><tr><td colspan="1" rowspan="2">VAVM_1</td><td colspan="1" rowspan="2">Analog voltage detector forVDDA threshold 1</td><td colspan="1" rowspan="1">Rising edge</td><td colspan="1" rowspan="1">2.06</td><td colspan="1" rowspan="1">2.12</td><td colspan="1" rowspan="1">2.19</td></tr><tr><td colspan="1" rowspan="1">Falling edge</td><td colspan="1" rowspan="1">1.96</td><td colspan="1" rowspan="1">2.02</td><td colspan="1" rowspan="1">2.08</td></tr><tr><td colspan="1" rowspan="2">VAVM_2</td><td colspan="1" rowspan="2">Analog voltage detector forVDDA threshold 2</td><td colspan="1" rowspan="1">Rising edge</td><td colspan="1" rowspan="1">2.42</td><td colspan="1" rowspan="1">2.50</td><td colspan="1" rowspan="1">2.58</td></tr><tr><td colspan="1" rowspan="1">Falling edge</td><td colspan="1" rowspan="1">2.35</td><td colspan="1" rowspan="1">2.42</td><td colspan="1" rowspan="1">2.49</td></tr><tr><td colspan="1" rowspan="2">VAVM_3</td><td colspan="1" rowspan="2">Analog voltage detector forVDDA threshold 3</td><td colspan="1" rowspan="1">Rising edge</td><td colspan="1" rowspan="1">2.74</td><td colspan="1" rowspan="1">2.83</td><td colspan="1" rowspan="1">2.91</td></tr><tr><td colspan="1" rowspan="1">Falling edge</td><td colspan="1" rowspan="1">2.64</td><td colspan="1" rowspan="1">2.72</td><td colspan="1" rowspan="1">2.80</td></tr><tr><td colspan="1" rowspan="1">Vhyst_VDDA</td><td colspan="1" rowspan="1">Hysteresis of VDDA voltagedetector</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">100</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">mV</td></tr><tr><td colspan="1" rowspan="1">IDD_PVM</td><td colspan="1" rowspan="1">PVM consumption fromVDD(1)</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.25</td><td colspan="1" rowspan="1">μA</td></tr><tr><td colspan="1" rowspan="1">|DD_VDDA</td><td colspan="1" rowspan="1">Voltage detectorconsumption on VDDA()</td><td colspan="1" rowspan="1">Resistor bridge</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">2.5</td><td colspan="1" rowspan="1">μA</td></tr></table>

Guaranteed by design.

# 6.3.5 Embedded reference voltage characteristics

The parameters given in Table 17 are derived from tests performed under ambient temperature and VDD supply voltage conditions summarized in Table 12: General operating conditions.

Table 17. Embedded reference voltage   

<table><tr><td colspan="1" rowspan="1">Symbol</td><td colspan="1" rowspan="1">Parameter</td><td colspan="1" rowspan="1">Conditions</td><td colspan="1" rowspan="1">Min</td><td colspan="1" rowspan="1">Typ</td><td colspan="1" rowspan="1">Max</td><td colspan="1" rowspan="1">Unit</td></tr><tr><td colspan="1" rowspan="1">VREFINT</td><td colspan="1" rowspan="1">Internal reference voltages</td><td colspan="1" rowspan="1">-40°C&lt;Tj&lt;TJmax</td><td colspan="1" rowspan="1">1.180</td><td colspan="1" rowspan="1">1.216</td><td colspan="1" rowspan="1">1.255</td><td colspan="1" rowspan="1">V</td></tr><tr><td colspan="1" rowspan="1">ts_refi(1)(2)</td><td colspan="1" rowspan="1">ADC sampling time whenreading the internal referencevoltage</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">4.3</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="3">μs</td></tr><tr><td colspan="1" rowspan="1">ts_vbat{2)</td><td colspan="1" rowspan="1">VBAT sampling time whenreading the internal VBATreference voltage</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">9</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">tstartvrefint()</td><td colspan="1" rowspan="1">Start time of reference voltagebuffer when ADC is enable</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">4.4</td></tr><tr><td colspan="1" rowspan="1">refbuur()</td><td colspan="1" rowspan="1">Reference Bufferconsumption for ADC</td><td colspan="1" rowspan="1">VDD = 3.3 V</td><td colspan="1" rowspan="1">9</td><td colspan="1" rowspan="1">13.5</td><td colspan="1" rowspan="1">23</td><td colspan="1" rowspan="1">μA</td></tr><tr><td colspan="1" rowspan="1">ΔVREFINT(2)</td><td colspan="1" rowspan="1">Internal reference voltagespread over the temperaturerange</td><td colspan="1" rowspan="1">-40&lt;Tj&lt;TJmax</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">5</td><td colspan="1" rowspan="1">15</td><td colspan="1" rowspan="1">mV</td></tr><tr><td colspan="1" rowspan="1">Toeff(2)</td><td colspan="1" rowspan="1">Average temperaturecoefficient</td><td colspan="1" rowspan="1">Average temperaturecoefficient</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">20</td><td colspan="1" rowspan="1">70</td><td colspan="1" rowspan="1">ppm/</td></tr><tr><td colspan="1" rowspan="1">VDDcoef)</td><td colspan="1" rowspan="1">Average Voltage coefficient</td><td colspan="1" rowspan="1">3.0 V &lt; VDD &lt; 3.6 V</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">10</td><td colspan="1" rowspan="1">1370</td><td colspan="1" rowspan="1">ppm/V</td></tr><tr><td colspan="1" rowspan="1">VREFINT_DIV1</td><td colspan="1" rowspan="1">1/4 reference voltage</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">25</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="3">%VREFINT</td></tr><tr><td colspan="1" rowspan="1">VREFINT_DIV2</td><td colspan="1" rowspan="1">1/2 reference voltage</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">50</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">VREFINT_DIV3</td><td colspan="1" rowspan="1">3/4 reference voltage</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">75</td><td colspan="1" rowspan="1">-</td></tr></table>

The shortest sampling time for the application can be determined by multiple iterations. Guaranteed by design. Guaranteed by design. and tested in production at 3.3 V.

Table 18. Internal reference voltage calibration values   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Memory address</td></tr><tr><td rowspan=1 colspan=1>VREFIN_CAL</td><td rowspan=1 colspan=1>Raw data acquired at temperature of 30 °C, VDDA = 3.3 V</td><td rowspan=1 colspan=1>1FF1 E860 - 1FF1 E861</td></tr></table>

# 6.3.6 Embedded USB regulator characteristics

The parameters given in Table 19 are derived from tests performed under ambient temperature and VDD supply voltage conditions summarized in Table 12: General operating conditions.

Table 19. USB regulator characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>VREGOUTV33V</td><td rowspan=1 colspan=1>Regulated output voltage</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.6</td><td rowspan=1 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>IOUT</td><td rowspan=1 colspan=1>Output current load sinked byUSB block</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>20</td><td rowspan=1 colspan=1>mA</td></tr><tr><td rowspan=1 colspan=1>TWKUP</td><td rowspan=1 colspan=1>Wakeup time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>120</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>us</td></tr></table>

# 6.3.7 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in Figure 11: Current consumption measurement scheme.

All the Run-mode current consumption measurements given in this section are performed with a CoreMark code.

# Typical and maximum current consumption

The MCU is placed under the following conditions:

• All I/O pins are in analog input mode.   
• All peripherals are disabled except when explicitly mentioned. The flash memory access time is adjusted with the minimum wait states number, depending on the facLk frequency (refer to the table "Number of wait states according to CPU clock (frcc__ck) frequency and VcoRErange" available in the reference manual). When the peripherals are enabled, the AHB clock frequency is the CPU frequency divided by 2 and the APB clock frequency is AHB clock frequency divided by 2. For typical values, the power supply is 3 V unless otherwise specified.

The parameters given in the below tables are derived from tests performed at supply voltage conditions summarized in Table 12: General operating conditions, and at ambient temperature unless otherwise specified.

Table 20. Typical and maximum current consumption in Run mode, code with data processing running from ITCM(1)   

<table><tr><td rowspan=1 colspan=5>code witn data processing Tunmng froi frCM&#x27;</td><td rowspan=1 colspan=6>code witn data processing Tunmng froi frCM&#x27;</td></tr><tr><td rowspan=2 colspan=1>Symbol</td><td rowspan=2 colspan=1>Parameter</td><td rowspan=2 colspan=2>Conditions</td><td rowspan=2 colspan=1>frcccckMHZ)</td><td rowspan=2 colspan=1>Typ</td><td rowspan=1 colspan=4>Max(2)</td><td rowspan=2 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>Trj=$25°</td><td rowspan=1 colspan=1>Tj=$85°</td><td rowspan=1 colspan=1>Tj=c105 °C</td><td rowspan=1 colspan=1>Tj =c125 °</td></tr><tr><td rowspan=26 colspan=1>IDD</td><td rowspan=26 colspan=1>Supplycurrent inRun mode</td><td rowspan=17 colspan=1>Allperipheralsdisabled</td><td rowspan=2 colspan=1>VOSO(3)</td><td rowspan=1 colspan=1>550</td><td rowspan=1 colspan=1>145</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>260</td><td rowspan=1 colspan=1>330</td><td rowspan=1 colspan=1>-</td><td rowspan=26 colspan=1>mA</td></tr><tr><td rowspan=1 colspan=1>520</td><td rowspan=1 colspan=1>135</td><td rowspan=1 colspan=1>160</td><td rowspan=1 colspan=1>260</td><td rowspan=1 colspan=1>320</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=4 colspan=1>VOSO</td><td rowspan=1 colspan=1>520</td><td rowspan=1 colspan=1>135</td><td rowspan=1 colspan=1>160</td><td rowspan=1 colspan=1>260</td><td rowspan=1 colspan=1>320</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>480</td><td rowspan=1 colspan=1>125</td><td rowspan=1 colspan=1>150</td><td rowspan=1 colspan=1>250</td><td rowspan=1 colspan=1>310</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>450</td><td rowspan=1 colspan=1>115</td><td rowspan=1 colspan=1>150</td><td rowspan=1 colspan=1>240</td><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>105</td><td rowspan=1 colspan=1>130</td><td rowspan=1 colspan=1>230</td><td rowspan=1 colspan=1>290</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>VOS1</td><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>90.5</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>220</td><td rowspan=1 colspan=1>280</td></tr><tr><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>69.5</td><td rowspan=1 colspan=1>84</td><td rowspan=1 colspan=1>150</td><td rowspan=1 colspan=1>200</td><td rowspan=1 colspan=1>260</td></tr><tr><td rowspan=4 colspan=1>VOS2</td><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>63</td><td rowspan=1 colspan=1>74</td><td rowspan=1 colspan=1>130</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>220</td></tr><tr><td rowspan=1 colspan=1>280</td><td rowspan=1 colspan=1>58</td><td rowspan=1 colspan=1>69</td><td rowspan=1 colspan=1>120</td><td rowspan=1 colspan=1>160</td><td rowspan=1 colspan=1>210</td></tr><tr><td rowspan=1 colspan=1>216</td><td rowspan=1 colspan=1>45.5</td><td rowspan=1 colspan=1>56</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>150</td><td rowspan=1 colspan=1>200</td></tr><tr><td rowspan=1 colspan=1>200</td><td rowspan=1 colspan=1>42</td><td rowspan=1 colspan=1>53</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>140</td><td rowspan=1 colspan=1>200</td></tr><tr><td rowspan=2 colspan=1></td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>32.5</td><td rowspan=1 colspan=1>40</td><td rowspan=1 colspan=1>80</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>160</td></tr><tr><td rowspan=1 colspan=1>168</td><td rowspan=1 colspan=1>32</td><td rowspan=1 colspan=1>40</td><td rowspan=1 colspan=1>79</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>160</td></tr><tr><td rowspan=1 colspan=1>VOS3</td><td rowspan=1 colspan=1>144</td><td rowspan=1 colspan=1>28</td><td rowspan=1 colspan=1>36</td><td rowspan=1 colspan=1>75</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>150</td></tr><tr><td rowspan=2 colspan=1></td><td rowspan=1 colspan=1>60</td><td rowspan=1 colspan=1>13.5</td><td rowspan=1 colspan=1>21</td><td rowspan=1 colspan=1>61</td><td rowspan=1 colspan=1>90</td><td rowspan=1 colspan=1>140</td></tr><tr><td rowspan=1 colspan=1>25</td><td rowspan=1 colspan=1>6.9</td><td rowspan=1 colspan=1>14</td><td rowspan=1 colspan=1>54</td><td rowspan=1 colspan=1>83</td><td rowspan=1 colspan=1>130</td></tr><tr><td rowspan=9 colspan=1>Allperipheralsenabled</td><td rowspan=2 colspan=1>Vo $</td><td rowspan=1 colspan=1>550</td><td rowspan=1 colspan=1>215</td><td rowspan=1 colspan=1>250</td><td rowspan=1 colspan=1>360</td><td rowspan=1 colspan=1>430</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>520</td><td rowspan=1 colspan=1>205</td><td rowspan=1 colspan=1>240</td><td rowspan=1 colspan=1>350</td><td rowspan=1 colspan=1>420</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>VOSO</td><td rowspan=1 colspan=1>520</td><td rowspan=1 colspan=1>205</td><td rowspan=1 colspan=1>240</td><td rowspan=1 colspan=1>350</td><td rowspan=1 colspan=1>420</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>160</td><td rowspan=1 colspan=1>190</td><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>370</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>VOS1</td><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>135</td><td rowspan=1 colspan=1>160</td><td rowspan=1 colspan=1>230</td><td rowspan=1 colspan=1>290</td><td rowspan=1 colspan=1>360</td></tr><tr><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>105</td><td rowspan=1 colspan=1>130</td><td rowspan=1 colspan=1>200</td><td rowspan=1 colspan=1>250</td><td rowspan=1 colspan=1>330</td></tr><tr><td rowspan=2 colspan=1>VOS2</td><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>95</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>210</td><td rowspan=1 colspan=1>280</td></tr><tr><td rowspan=1 colspan=1>280</td><td rowspan=1 colspan=1>88</td><td rowspan=1 colspan=1>100</td><td rowspan=1 colspan=1>160</td><td rowspan=1 colspan=1>210</td><td rowspan=1 colspan=1>270</td></tr><tr><td rowspan=1 colspan=1>VOS3</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>49</td><td rowspan=1 colspan=1>58</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>140</td><td rowspan=1 colspan=1>190</td></tr></table>

a oestcoutatn peorne acehas flenc cnsptih. Guaranteed by characterization results, unless otherwise specified. CPU_FREQ_BOOST is enabled.

Table 21. Typical and maximum current consumption in Run mode, code with data processing running from flash memory, cache ON(1)   

<table><tr><td rowspan=2 colspan=1>Symbol</td><td rowspan=2 colspan=1>Parameter</td><td rowspan=2 colspan=2>Conditions</td><td rowspan=2 colspan=1>frccckMHz)</td><td rowspan=2 colspan=1>Typ</td><td rowspan=1 colspan=4>Max(2)</td><td rowspan=2 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>Tj=25 °</td><td rowspan=1 colspan=1>Tj =85 °</td><td rowspan=1 colspan=1>Tj =105 °</td><td rowspan=1 colspan=1>Tj=125 °</td></tr><tr><td rowspan=25 colspan=1>IDD</td><td rowspan=25 colspan=1>Supplycurrent in Runmode</td><td rowspan=16 colspan=1>Allperipheralsdisabled</td><td rowspan=2 colspan=1>VOSO(3)</td><td rowspan=1 colspan=1>550</td><td rowspan=1 colspan=1>145</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>270</td><td rowspan=1 colspan=1>330</td><td rowspan=1 colspan=1>-</td><td rowspan=25 colspan=1>mA</td></tr><tr><td rowspan=1 colspan=1>520</td><td rowspan=1 colspan=1>140</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>260</td><td rowspan=1 colspan=1>320</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>VOSO</td><td rowspan=1 colspan=1>520</td><td rowspan=1 colspan=1>140</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>260</td><td rowspan=1 colspan=1>320</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>140</td><td rowspan=1 colspan=1>230</td><td rowspan=1 colspan=1>290</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>VOS1</td><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>92</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>180</td><td rowspan=1 colspan=1>220</td><td rowspan=1 colspan=1>290</td></tr><tr><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>71</td><td rowspan=1 colspan=1>86</td><td rowspan=1 colspan=1>150</td><td rowspan=1 colspan=1>200</td><td rowspan=1 colspan=1>260</td></tr><tr><td rowspan=3 colspan=1>VOS2</td><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>64</td><td rowspan=1 colspan=1>75</td><td rowspan=1 colspan=1>130</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>220</td></tr><tr><td rowspan=1 colspan=1>280</td><td rowspan=1 colspan=1>59</td><td rowspan=1 colspan=1>70</td><td rowspan=1 colspan=1>120</td><td rowspan=1 colspan=1>160</td><td rowspan=1 colspan=1>210</td></tr><tr><td rowspan=1 colspan=1>216</td><td rowspan=1 colspan=1>46.5</td><td rowspan=1 colspan=1>:</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>:</td></tr><tr><td rowspan=2 colspan=1></td><td rowspan=1 colspan=1>200</td><td rowspan=1 colspan=1>42.5</td><td rowspan=1 colspan=1>53</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>140</td><td rowspan=1 colspan=1>200</td></tr><tr><td rowspan=1 colspan=1>180</td><td rowspan=1 colspan=1>36</td><td rowspan=1 colspan=1>43</td><td rowspan=1 colspan=1>83</td><td rowspan=1 colspan=1>120</td><td rowspan=1 colspan=1>160</td></tr><tr><td rowspan=5 colspan=1>VOS3</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>33.5</td><td rowspan=1 colspan=1>41</td><td rowspan=1 colspan=1>81</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>160</td></tr><tr><td rowspan=1 colspan=1>168</td><td rowspan=1 colspan=1>33</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>144</td><td rowspan=1 colspan=1>29</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>60</td><td rowspan=1 colspan=1>14</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>25</td><td rowspan=1 colspan=1>6.85</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=6 colspan=1>Allperipheralsenabled</td><td rowspan=2 colspan=1>VOSO(3)</td><td rowspan=1 colspan=1>550</td><td rowspan=1 colspan=1>220</td><td rowspan=1 colspan=1>250</td><td rowspan=1 colspan=1>360</td><td rowspan=1 colspan=1>430</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>520</td><td rowspan=1 colspan=1>210</td><td rowspan=1 colspan=1>240</td><td rowspan=1 colspan=1>350</td><td rowspan=1 colspan=1>420</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>VOSO</td><td rowspan=1 colspan=1>520</td><td rowspan=1 colspan=1>210</td><td rowspan=1 colspan=1>240</td><td rowspan=1 colspan=1>350</td><td rowspan=1 colspan=1>420</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>160</td><td rowspan=1 colspan=1>190</td><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>370</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>VOS1</td><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>140</td><td rowspan=1 colspan=1>160</td><td rowspan=1 colspan=1>240</td><td rowspan=1 colspan=1>290</td><td rowspan=1 colspan=1>360</td></tr><tr><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>105</td><td rowspan=1 colspan=1>130</td><td rowspan=1 colspan=1>200</td><td rowspan=1 colspan=1>250</td><td rowspan=1 colspan=1>330</td></tr><tr><td rowspan=3 colspan=1></td><td rowspan=2 colspan=1>VOS2</td><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>96</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>210</td><td rowspan=1 colspan=1>280</td></tr><tr><td rowspan=1 colspan=1>280</td><td rowspan=1 colspan=1>89</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>160</td><td rowspan=1 colspan=1>210</td><td rowspan=1 colspan=1>270</td></tr><tr><td rowspan=1 colspan=1>VOS3</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>59</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>140</td><td rowspan=1 colspan=1>190</td></tr></table>

a oestcoutatn peorne acehas flenc cnsptih. Guaranteed by characterization results, unless otherwise specified. 3.CPU_FREQ_BOOST is enabled.

Table 22. Typical and maximum current consumption in Run mode, code with data processing running from flash memory, cache OFF(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>frcc ckMHZ)</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=18 colspan=1>IDD</td><td rowspan=18 colspan=1>Supply currentin Run mode</td><td rowspan=9 colspan=1>All peripheralsdisabled</td><td rowspan=2 colspan=1>VOSO(2)</td><td rowspan=1 colspan=1>550</td><td rowspan=1 colspan=1>99</td><td rowspan=18 colspan=1>mA</td></tr><tr><td rowspan=1 colspan=1>520</td><td rowspan=1 colspan=1>95</td></tr><tr><td rowspan=2 colspan=1>VOSO</td><td rowspan=1 colspan=1>520</td><td rowspan=1 colspan=1>95</td></tr><tr><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>76.5</td></tr><tr><td rowspan=2 colspan=1>VOS1</td><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>66.5</td></tr><tr><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>51.5</td></tr><tr><td rowspan=2 colspan=1>VOS2</td><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>47.5</td></tr><tr><td rowspan=1 colspan=1>280</td><td rowspan=1 colspan=1>43.5</td></tr><tr><td rowspan=1 colspan=1>VOS3</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>24.5</td></tr><tr><td rowspan=9 colspan=1>All peripheralsenabled</td><td rowspan=2 colspan=1>VOSO(2)</td><td rowspan=1 colspan=1>550</td><td rowspan=1 colspan=1>170</td></tr><tr><td rowspan=1 colspan=1>520</td><td rowspan=1 colspan=1>165</td></tr><tr><td rowspan=2 colspan=1>VOSO</td><td rowspan=1 colspan=1>520</td><td rowspan=1 colspan=1>165</td></tr><tr><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>130</td></tr><tr><td rowspan=2 colspan=1>VOS1</td><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>115</td></tr><tr><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>87</td></tr><tr><td rowspan=2 colspan=1>VOS2</td><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>79</td></tr><tr><td rowspan=1 colspan=1>280</td><td rowspan=1 colspan=1>73.5</td></tr><tr><td rowspan=1 colspan=1>VOS3</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>41</td></tr></table>

Data are in DTCM for best computation performance, the cache has no influence on consumption in this case. CPU_FREQ_BOOST is enabled.

Table 23. Typical consumption in Run mode and corresponding performance versus code position   

<table><tr><td rowspan=2 colspan=1>Symbol</td><td rowspan=2 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=2 colspan=1>frcc cck(MHZz)</td><td rowspan=2 colspan=1>Coremark</td><td rowspan=2 colspan=1>Typ</td><td rowspan=2 colspan=2>Unit</td><td rowspan=2 colspan=1>|DD/Coremark</td><td rowspan=2 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>Peripheral</td><td rowspan=1 colspan=1>Code</td></tr><tr><td rowspan=14 colspan=1>IDD</td><td rowspan=14 colspan=1>Supplycurrent inRun mode</td><td rowspan=8 colspan=1>Allperipheralsdisabled,cache ON</td><td rowspan=1 colspan=1>ITCM</td><td rowspan=1 colspan=1>550</td><td rowspan=1 colspan=1>2778</td><td rowspan=1 colspan=1>145</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>52.2</td><td rowspan=14 colspan=1>μA/Core-mark</td></tr><tr><td rowspan=2 colspan=1>FLASH</td><td rowspan=2 colspan=1>550</td><td rowspan=2 colspan=1>2778</td><td rowspan=2 colspan=1>145</td><td rowspan=1 colspan=2></td><td rowspan=2 colspan=1></td><td rowspan=2 colspan=1>52.2</td></tr><tr><td rowspan=1 colspan=2></td></tr><tr><td rowspan=1 colspan=1>AXISRAM</td><td rowspan=1 colspan=1>550</td><td rowspan=1 colspan=1>2778</td><td rowspan=1 colspan=1>145</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>52.2</td></tr><tr><td rowspan=2 colspan=1>SRAM 1</td><td rowspan=2 colspan=1>550</td><td rowspan=2 colspan=1>2778</td><td rowspan=2 colspan=1>150</td><td rowspan=1 colspan=2></td><td rowspan=2 colspan=1></td><td rowspan=2 colspan=1>54.0</td></tr><tr><td rowspan=1 colspan=2></td></tr><tr><td rowspan=2 colspan=1>SRAM 4</td><td rowspan=2 colspan=1>550</td><td rowspan=2 colspan=1>2778</td><td rowspan=2 colspan=1>145</td><td rowspan=1 colspan=2>mA</td><td rowspan=2 colspan=1>mA</td><td rowspan=2 colspan=1>52.2</td></tr><tr><td rowspan=1 colspan=2>mA</td></tr><tr><td rowspan=6 colspan=1>Allperipheralsdisabledcache OFF</td><td rowspan=2 colspan=1>FLASH</td><td rowspan=2 colspan=1>550</td><td rowspan=2 colspan=1>923</td><td rowspan=2 colspan=1>99</td><td rowspan=1 colspan=2></td><td rowspan=2 colspan=1></td><td rowspan=2 colspan=1>107.3</td></tr><tr><td rowspan=1 colspan=2></td></tr><tr><td rowspan=1 colspan=1>AXISRAM</td><td rowspan=1 colspan=1>550</td><td rowspan=1 colspan=1>1271</td><td rowspan=1 colspan=1>105</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>82.6</td></tr><tr><td rowspan=2 colspan=1>SRAM 1</td><td rowspan=2 colspan=1>550</td><td rowspan=2 colspan=1>790</td><td rowspan=2 colspan=1>96.5</td><td rowspan=1 colspan=2></td><td rowspan=2 colspan=1></td><td rowspan=2 colspan=1>122.2</td></tr><tr><td rowspan=1 colspan=2></td></tr><tr><td rowspan=1 colspan=1>SRAM 4</td><td rowspan=1 colspan=1>550</td><td rowspan=1 colspan=1>723</td><td rowspan=1 colspan=1>89.5</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>123.8</td></tr></table>

Table 24. Typical current consumption in Autonomous mode   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>frcc_c_ckMHZz)</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=2 colspan=1>IDD</td><td rowspan=2 colspan=1>Supply current inAutonous mode</td><td rowspan=1 colspan=1>Run, D1Stop,D2Stop</td><td rowspan=1 colspan=1>VOS3</td><td rowspan=1 colspan=1>64</td><td rowspan=1 colspan=1>3.6</td><td rowspan=2 colspan=1>mA</td></tr><tr><td rowspan=1 colspan=1>Run,D1Standby,D2Standby</td><td rowspan=1 colspan=1>VOS3</td><td rowspan=1 colspan=1>64</td><td rowspan=1 colspan=1>2.6</td></tr></table>

Table 25. Typical and maximum current consumption in Sleep mode   

<table><tr><td rowspan=2 colspan=1>Symbol</td><td rowspan=2 colspan=1>Parameter</td><td rowspan=2 colspan=2>Conditions</td><td rowspan=2 colspan=1>frcc cckMHZ)</td><td rowspan=2 colspan=1>Typ</td><td rowspan=1 colspan=4>Max(1)</td><td rowspan=2 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>$T_j==$25°</td><td rowspan=1 colspan=1>Tj=85 °</td><td rowspan=1 colspan=1>Tj =105 </td><td rowspan=1 colspan=1>Tj =125 °</td></tr><tr><td rowspan=9 colspan=1>IDD(Sleep)</td><td rowspan=9 colspan=1>Supplycurrent inSleep mode</td><td rowspan=9 colspan=1>Allperipheralsdisabled</td><td rowspan=2 colspan=1>VOSO()</td><td rowspan=1 colspan=1>550</td><td rowspan=1 colspan=1>36</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=9 colspan=1>mA</td></tr><tr><td rowspan=1 colspan=1>520</td><td rowspan=1 colspan=1>33.5</td><td rowspan=1 colspan=1>60</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>240</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>VOSO</td><td rowspan=1 colspan=1>520</td><td rowspan=1 colspan=1>33.5</td><td rowspan=1 colspan=1>60</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>240</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>27</td><td rowspan=1 colspan=1>52</td><td rowspan=1 colspan=1>160</td><td rowspan=1 colspan=1>230</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>VOS1</td><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>22.5</td><td rowspan=1 colspan=1>39</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>240</td></tr><tr><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>18.5</td><td rowspan=1 colspan=1>34</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>160</td><td rowspan=1 colspan=1>240</td></tr><tr><td rowspan=2 colspan=1>VOS2</td><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>16.5</td><td rowspan=1 colspan=1>28</td><td rowspan=1 colspan=1>85</td><td rowspan=1 colspan=1>130</td><td rowspan=1 colspan=1>190</td></tr><tr><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>9.7</td><td rowspan=1 colspan=1>21</td><td rowspan=1 colspan=1>78</td><td rowspan=1 colspan=1>120</td><td rowspan=1 colspan=1>190</td></tr><tr><td rowspan=1 colspan=1>VOS3</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>8.5</td><td rowspan=1 colspan=1>17</td><td rowspan=1 colspan=1>61</td><td rowspan=1 colspan=1>96</td><td rowspan=1 colspan=1>150</td></tr></table>

Guaranteed by characterization results. CPU_FREQ_BOOST is enabled.

Table 26. Typical and maximum current consumption in Stop mode   

<table><tr><td rowspan=2 colspan=1>Symbol</td><td rowspan=2 colspan=1>Parameter</td><td rowspan=2 colspan=2>Conditions</td><td rowspan=2 colspan=1>Typ</td><td rowspan=1 colspan=4>Max(1)</td><td rowspan=2 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>T_j=$25°</td><td rowspan=1 colspan=1>Tj=$85°</td><td rowspan=1 colspan=1>Tj=105 °</td><td rowspan=1 colspan=1>Tj=125C</td></tr><tr><td rowspan=6 colspan=1>IDD(Stop)</td><td rowspan=6 colspan=1>Supplycurrent inStop andStopmodes</td><td rowspan=3 colspan=1>Flash memory in low-power mode</td><td rowspan=1 colspan=1>SVOS5</td><td rowspan=1 colspan=1>0.52</td><td rowspan=1 colspan=1>3.7</td><td rowspan=1 colspan=1>26</td><td rowspan=1 colspan=1>44</td><td rowspan=1 colspan=1>72</td><td rowspan=6 colspan=1>mA</td></tr><tr><td rowspan=1 colspan=1>SVOS4</td><td rowspan=1 colspan=1>0.81</td><td rowspan=1 colspan=1>6.1</td><td rowspan=1 colspan=1>39</td><td rowspan=1 colspan=1>64</td><td rowspan=1 colspan=1>110</td></tr><tr><td rowspan=1 colspan=1>SVOS3</td><td rowspan=1 colspan=1>1.15</td><td rowspan=1 colspan=1>8.6</td><td rowspan=1 colspan=1>51</td><td rowspan=1 colspan=1>82</td><td rowspan=1 colspan=1>130</td></tr><tr><td rowspan=3 colspan=1>Flash memory innormal mode</td><td rowspan=1 colspan=1>SVOS5</td><td rowspan=1 colspan=1>0.535</td><td rowspan=1 colspan=1>3.7</td><td rowspan=1 colspan=1>26</td><td rowspan=1 colspan=1>44</td><td rowspan=1 colspan=1>72</td></tr><tr><td rowspan=1 colspan=1>SVOS4</td><td rowspan=1 colspan=1>0.96</td><td rowspan=1 colspan=1>6.2</td><td rowspan=1 colspan=1>39</td><td rowspan=1 colspan=1>64</td><td rowspan=1 colspan=1>110</td></tr><tr><td rowspan=1 colspan=1>SVOS3</td><td rowspan=1 colspan=1>1.45</td><td rowspan=1 colspan=1>8.8</td><td rowspan=1 colspan=1>51</td><td rowspan=1 colspan=1>83</td><td rowspan=1 colspan=1>130</td></tr></table>

Guaranteed by characterization results.

Table 27. Typical and maximum current consumption in Standby mode   

<table><tr><td rowspan=2 colspan=1>Symbol</td><td rowspan=2 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=4>Typ(1)</td><td rowspan=1 colspan=4>Max at 3.6 v(2)</td><td rowspan=2 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>BackupSRAM</td><td rowspan=1 colspan=1>RTCandLS(3)</td><td rowspan=1 colspan=1>1.65V</td><td rowspan=1 colspan=1>2.4 V</td><td rowspan=1 colspan=1>3 V</td><td rowspan=1 colspan=1>3.3 V</td><td rowspan=1 colspan=1>Tj=25c</td><td rowspan=1 colspan=1>Tj=85°c</td><td rowspan=1 colspan=1>Tj=105°c</td><td rowspan=1 colspan=1>Tj=1125c</td></tr><tr><td rowspan=4 colspan=1>IDD(Standby)</td><td rowspan=4 colspan=1>Supplycurrent inStandbymode,IWDG OFF</td><td rowspan=1 colspan=1>OFF</td><td rowspan=1 colspan=1>OFF</td><td rowspan=1 colspan=1>2.2</td><td rowspan=1 colspan=1>2.35</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>2.8</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=4 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>ON</td><td rowspan=1 colspan=1>OFF</td><td rowspan=1 colspan=1>3.5</td><td rowspan=1 colspan=1>3.7</td><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>4.3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>OFF</td><td rowspan=1 colspan=1>ON</td><td rowspan=1 colspan=1>2.2</td><td rowspan=1 colspan=1>2.4</td><td rowspan=1 colspan=1>2.85</td><td rowspan=1 colspan=1>3.25</td><td rowspan=1 colspan=1>4.5</td><td rowspan=1 colspan=1>15</td><td rowspan=1 colspan=1>30</td><td rowspan=1 colspan=1>64</td></tr><tr><td rowspan=1 colspan=1>ON</td><td rowspan=1 colspan=1>ON</td><td rowspan=1 colspan=1>3.5</td><td rowspan=1 colspan=1>3.8</td><td rowspan=1 colspan=1>4.35</td><td rowspan=1 colspan=1>4.75</td><td rowspan=1 colspan=1>8.3</td><td rowspan=1 colspan=1>39</td><td rowspan=1 colspan=1>75</td><td rowspan=1 colspan=1>140</td></tr></table>

These values are given for PDR OFF. When the PDR is ON, the typical current consumption is increased (refer to Table 16: Reset and power control block characteristics.

The LSE is in Low-drive mode.

Table 28. Typical and maximum current consumption in VBAT mode   

<table><tr><td rowspan=2 colspan=1>Sym-bol</td><td rowspan=2 colspan=1>Para-meter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=4>Typ</td><td rowspan=1 colspan=4>Max at 3.6 V(1)(2)</td><td rowspan=2 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>Back-upSRAM</td><td rowspan=1 colspan=1>RTCandLSE(3)</td><td rowspan=1 colspan=1>1.2 V</td><td rowspan=1 colspan=1>2 V</td><td rowspan=1 colspan=1>3 V</td><td rowspan=1 colspan=1>3.3 V</td><td rowspan=1 colspan=1>T_j=$25 °</td><td rowspan=1 colspan=1>T_j=$85°</td><td rowspan=1 colspan=1>Tj=105c</td><td rowspan=1 colspan=1>$T_{=125°c</td></tr><tr><td rowspan=4 colspan=1>IDD(VBAT)</td><td rowspan=4 colspan=1>Supplycurrent inVBATmode</td><td rowspan=1 colspan=1>OFF</td><td rowspan=1 colspan=1>OFF</td><td rowspan=1 colspan=1>0.008</td><td rowspan=1 colspan=1>0.01</td><td rowspan=1 colspan=1>0.025</td><td rowspan=1 colspan=1>0.05</td><td rowspan=1 colspan=1>0.3</td><td rowspan=1 colspan=1>3.1</td><td rowspan=1 colspan=1>7.4</td><td rowspan=1 colspan=1>18</td><td rowspan=4 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>ON</td><td rowspan=1 colspan=1>OFF</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>1.7</td><td rowspan=1 colspan=1>1.9</td><td rowspan=1 colspan=1>1.9</td><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>28</td><td rowspan=1 colspan=1>53</td><td rowspan=1 colspan=1>91</td></tr><tr><td rowspan=1 colspan=1>OFF</td><td rowspan=1 colspan=1>ON</td><td rowspan=1 colspan=1>0.4</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>0.75</td><td rowspan=1 colspan=1>0.8</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>ON</td><td rowspan=1 colspan=1>ON</td><td rowspan=1 colspan=1>1.8</td><td rowspan=1 colspan=1>2.1</td><td rowspan=1 colspan=1>2.8</td><td rowspan=1 colspan=1>3.2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results.   
Guaranteed by characterization results. The LDO regulator is used before switching to VBAT mode. The LSE is in Low-drive mode.

# I/O system current consumption

The current consumption of the l/O system has two components: static and dynamic.

# I/O static current consumption

All the l/Os used as input with pull-up or pull-down generate a current consumption when the pin is externally held to the opposite level.

The value of this current consumption can be simply computed by using the pull-up/pulldown resistors values given in Table 51: I/O static characteristics.

For the output pins, any internal or external pull-up or pull-down and external load must also be considered to estimate the current consumption.

An additional l/O current consumption is due to l/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these l/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

# Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid a current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

# I/O dynamic current consumption

In addition to the internal peripheral current consumption (see Table 29: Peripheral current consumption in Run mode), the l/Os used by an application also contribute to the current consumption. When an l/O pin switches, it uses the current from the MCU supply voltage to supply the l/O pin circuitry and to charge/discharge the capacitive load (internal and external) connected to the pin:

![](images/08bda6fde4720e22abf13cbb0bfe65120ea8eea08bee3393ee1a3f61d96053ad.jpg)

where

Isw is the current sunk by a switching l/O to charge/discharge the capacitive load   
VDDx is the MCU supply voltage   
fsw is the l/O switching frequency   
e ttal apacan een y the  =

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

# On-chip peripheral current consumption

The MCU is placed under the following conditions:

All peripherals are disabled unless otherwise mentioned.

The I/O compensation cell is enabled.

ccCcpcL=ck/CL=k.

The given value is calculated by measuring the difference of current consumption

with all peripherals clocked off   
with only one peripheral clocked on   
frc_c_ck = 550 MHz (Scale 0), frcc_c_ck = 400 MHz (Scale 1), frcc_c_ck = 300 MHz   
(Scale 2), frcc_c_ck = 170 MHz (Scale 3)

The ambient operating temperature is 25 °C and VDD=3.3 √ The LDO regulator supplies VRE

Table 29. Peripheral current consumption in Run mode   

<table><tr><td colspan="2" rowspan="2">Peripheral</td><td colspan="4" rowspan="1">IDD(Typ)</td><td colspan="1" rowspan="2">Unit</td></tr><tr><td colspan="1" rowspan="1">VOSO</td><td colspan="1" rowspan="1">VOS1</td><td colspan="1" rowspan="1">VOS2</td><td colspan="1" rowspan="1">VOS3</td></tr><tr><td colspan="1" rowspan="12">AHB3</td><td colspan="1" rowspan="1">MDMA</td><td colspan="1" rowspan="1">3.70</td><td colspan="1" rowspan="1">3.10</td><td colspan="1" rowspan="1">2.90</td><td colspan="1" rowspan="1">2.60</td><td colspan="1" rowspan="12">μA/MHz</td></tr><tr><td colspan="1" rowspan="1">DMA2D</td><td colspan="1" rowspan="1">2.70</td><td colspan="1" rowspan="1">2.30</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">1.90</td></tr><tr><td colspan="1" rowspan="1">Flash memory</td><td colspan="1" rowspan="1">15.20</td><td colspan="1" rowspan="1">14.00</td><td colspan="1" rowspan="1">12.00</td><td colspan="1" rowspan="1">10.90</td></tr><tr><td colspan="1" rowspan="1">FMC registers</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.80</td><td colspan="1" rowspan="1">0.70</td></tr><tr><td colspan="1" rowspan="1">FMC kernel</td><td colspan="1" rowspan="1">7.00</td><td colspan="1" rowspan="1">6.10</td><td colspan="1" rowspan="1">5.60</td><td colspan="1" rowspan="1">5.40</td></tr><tr><td colspan="1" rowspan="1">OCTOSPI1 registers</td><td colspan="1" rowspan="1">1.40</td><td colspan="1" rowspan="1">1.30</td><td colspan="1" rowspan="1">0.50</td><td colspan="1" rowspan="1">0.40</td></tr><tr><td colspan="1" rowspan="1">OCTOSPI1 kernel</td><td colspan="1" rowspan="1">3.10</td><td colspan="1" rowspan="1">1.20</td><td colspan="1" rowspan="1">0.50</td><td colspan="1" rowspan="1">0.20</td></tr><tr><td colspan="1" rowspan="1">SDMMC1 registers</td><td colspan="1" rowspan="1">8.70</td><td colspan="1" rowspan="1">7.60</td><td colspan="1" rowspan="1">6.90</td><td colspan="1" rowspan="1">6.10</td></tr><tr><td colspan="1" rowspan="1">SDMMC1 kernel</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">1.80</td><td colspan="1" rowspan="1">1.40</td><td colspan="1" rowspan="1">1.20</td></tr><tr><td colspan="1" rowspan="1">OCTOSPI2 registers</td><td colspan="1" rowspan="1">1.40</td><td colspan="1" rowspan="1">1.30</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.60</td></tr><tr><td colspan="1" rowspan="1">OCTOSPI2 kernel</td><td colspan="1" rowspan="1">2.50</td><td colspan="1" rowspan="1">1.50</td><td colspan="1" rowspan="1">1.40</td><td colspan="1" rowspan="1">0.50</td></tr><tr><td colspan="1" rowspan="1">AXI SRAM</td><td colspan="1" rowspan="1">8.50</td><td colspan="1" rowspan="1">7.50</td><td colspan="1" rowspan="1">6.90</td><td colspan="1" rowspan="1">6.00</td></tr><tr><td colspan="1" rowspan="9">AHB1</td><td colspan="1" rowspan="1">DMA1</td><td colspan="1" rowspan="1">0.70</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.50</td><td colspan="1" rowspan="1">0.40</td><td colspan="1" rowspan="9">μA/MHz</td></tr><tr><td colspan="1" rowspan="1">DMA2</td><td colspan="1" rowspan="1">1.00</td><td colspan="1" rowspan="1">0.80</td><td colspan="1" rowspan="1">0.70</td><td colspan="1" rowspan="1">0.70</td></tr><tr><td colspan="1" rowspan="1">DMAMUX1</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td></tr><tr><td colspan="1" rowspan="1">ADC1/2 registers</td><td colspan="1" rowspan="1">4.50</td><td colspan="1" rowspan="1">4.00</td><td colspan="1" rowspan="1">3.60</td><td colspan="1" rowspan="1">2.30</td></tr><tr><td colspan="1" rowspan="1">ADC1/2 kernel</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.80</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.40</td></tr><tr><td colspan="1" rowspan="1">USB1 registers</td><td colspan="1" rowspan="1">20.80</td><td colspan="1" rowspan="1">17.50</td><td colspan="1" rowspan="1">16.50</td><td colspan="1" rowspan="1">14.80</td></tr><tr><td colspan="1" rowspan="1">USB1 kernel</td><td colspan="1" rowspan="1">1.20</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.90</td></tr><tr><td colspan="1" rowspan="1">USB1 ULPI kernel</td><td colspan="1" rowspan="1">31.00</td><td colspan="1" rowspan="1">30.00</td><td colspan="1" rowspan="1">29.50</td><td colspan="1" rowspan="1">27.00</td></tr><tr><td colspan="1" rowspan="1">Ethernet</td><td colspan="1" rowspan="1">17.30</td><td colspan="1" rowspan="1">14.40</td><td colspan="1" rowspan="1">13.70</td><td colspan="1" rowspan="1">12.30</td></tr><tr><td colspan="1" rowspan="1">voSO</td><td colspan="1" rowspan="1">VOS1</td><td colspan="1" rowspan="1">VOS2</td><td colspan="1" rowspan="1">VOS3</td></tr><tr><td colspan="1" rowspan="11">AHB2</td><td colspan="1" rowspan="1">DCMI</td><td colspan="1" rowspan="1">4.80</td><td colspan="1" rowspan="1">4.00</td><td colspan="1" rowspan="1">3.80</td><td colspan="1" rowspan="1">3.40</td><td colspan="1" rowspan="11">μA/MHz</td></tr><tr><td colspan="1" rowspan="1">HSEM</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td></tr><tr><td colspan="1" rowspan="1">RNG1 registers</td><td colspan="1" rowspan="1">1.20</td><td colspan="1" rowspan="1">1.00</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.70</td></tr><tr><td colspan="1" rowspan="1">RNG1 kernel</td><td colspan="1" rowspan="1">15.00</td><td colspan="1" rowspan="1">13.60</td><td colspan="1" rowspan="1">10.00</td><td colspan="1" rowspan="1">9.00</td></tr><tr><td colspan="1" rowspan="1">SDMMC2 registers</td><td colspan="1" rowspan="1">15.00</td><td colspan="1" rowspan="1">12.20</td><td colspan="1" rowspan="1">11.70</td><td colspan="1" rowspan="1">10.40</td></tr><tr><td colspan="1" rowspan="1">SDMMC2 kernel</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">1.80</td><td colspan="1" rowspan="1">1.40</td><td colspan="1" rowspan="1">1.20</td></tr><tr><td colspan="1" rowspan="1">BDMA</td><td colspan="1" rowspan="1">6.50</td><td colspan="1" rowspan="1">5.90</td><td colspan="1" rowspan="1">4.80</td><td colspan="1" rowspan="1">4.30</td></tr><tr><td colspan="1" rowspan="1">SRAM1</td><td colspan="1" rowspan="1">2.40</td><td colspan="1" rowspan="1">2.00</td><td colspan="1" rowspan="1">1.80</td><td colspan="1" rowspan="1">1.60</td></tr><tr><td colspan="1" rowspan="1">SRAM2</td><td colspan="1" rowspan="1">2.70</td><td colspan="1" rowspan="1">2.30</td><td colspan="1" rowspan="1">2.00</td><td colspan="1" rowspan="1">1.80</td></tr><tr><td colspan="1" rowspan="1">CORDIC</td><td colspan="1" rowspan="1">0.80</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.50</td><td colspan="1" rowspan="1">0.50</td></tr><tr><td colspan="1" rowspan="1">FMAC</td><td colspan="1" rowspan="1">2.40</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">1.90</td><td colspan="1" rowspan="1">1.60</td></tr><tr><td colspan="1" rowspan="16">AHB4</td><td colspan="1" rowspan="1">GPIOA</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="18">μA/MHz</td></tr><tr><td colspan="1" rowspan="1">GPIOB</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.80</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td></tr><tr><td colspan="1" rowspan="1">GPIOC</td><td colspan="1" rowspan="1">0.50</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td></tr><tr><td colspan="1" rowspan="1">GPIOD</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.80</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td></tr><tr><td colspan="1" rowspan="1">GPIOE</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.80</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td></tr><tr><td colspan="1" rowspan="1">GPIOF</td><td colspan="1" rowspan="1">0.30</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td></tr><tr><td colspan="1" rowspan="1">GPIOG</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.80</td><td colspan="1" rowspan="1">0.30</td><td colspan="1" rowspan="1">0.20</td></tr><tr><td colspan="1" rowspan="1">GPIOH</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td></tr><tr><td colspan="1" rowspan="1">GPIOJ</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.80</td><td colspan="1" rowspan="1">0.30</td><td colspan="1" rowspan="1">0.20</td></tr><tr><td colspan="1" rowspan="1">GPIOK</td><td colspan="1" rowspan="1">0.80</td><td colspan="1" rowspan="1">0.80</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td></tr><tr><td colspan="1" rowspan="1">HSEM</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td></tr><tr><td colspan="1" rowspan="1">BDMA</td><td colspan="1" rowspan="1">6.50</td><td colspan="1" rowspan="1">5.90</td><td colspan="1" rowspan="1">4.80</td><td colspan="1" rowspan="1">4.30</td></tr><tr><td colspan="1" rowspan="1">CRC</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.30</td><td colspan="1" rowspan="1">0.30</td><td colspan="1" rowspan="1">0.30</td></tr><tr><td colspan="1" rowspan="1">ADC3 registers</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">1.40</td><td colspan="1" rowspan="1">1.30</td><td colspan="1" rowspan="1">1.20</td></tr><tr><td colspan="1" rowspan="1">ADC3 kernel</td><td colspan="1" rowspan="1">0.40</td><td colspan="1" rowspan="1">0.30</td><td colspan="1" rowspan="1">0.30</td><td colspan="1" rowspan="1">0.20</td></tr><tr><td colspan="1" rowspan="1">Backup SRAM</td><td colspan="1" rowspan="1">1.80</td><td colspan="1" rowspan="1">1.00</td><td colspan="1" rowspan="1">1.00</td><td colspan="1" rowspan="1">0.80</td></tr><tr><td colspan="1" rowspan="2">APB3</td><td colspan="1" rowspan="1">LTDC</td><td colspan="1" rowspan="1">9.00</td><td colspan="1" rowspan="1">7.90</td><td colspan="1" rowspan="1">7.70</td><td colspan="1" rowspan="1">6.40</td></tr><tr><td colspan="1" rowspan="1">WWDG1</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.50</td><td colspan="1" rowspan="1">0.50</td><td colspan="1" rowspan="1">0.50</td></tr><tr><td colspan="1" rowspan="1">VOSO</td><td colspan="1" rowspan="1">VOS1</td><td colspan="1" rowspan="1">VOS2</td><td colspan="1" rowspan="1">VOS3</td></tr><tr><td colspan="1" rowspan="33">APB1</td><td colspan="1" rowspan="1">TIM2</td><td colspan="1" rowspan="1">4.50</td><td colspan="1" rowspan="1">4.40</td><td colspan="1" rowspan="1">3.30</td><td colspan="1" rowspan="1">3.00</td><td colspan="1" rowspan="33">μA/MHz</td></tr><tr><td colspan="1" rowspan="1">TIM3</td><td colspan="1" rowspan="1">3.80</td><td colspan="1" rowspan="1">3.20</td><td colspan="1" rowspan="1">2.90</td><td colspan="1" rowspan="1">2.70</td></tr><tr><td colspan="1" rowspan="1">TIM4</td><td colspan="1" rowspan="1">3.60</td><td colspan="1" rowspan="1">3.10</td><td colspan="1" rowspan="1">2.60</td><td colspan="1" rowspan="1">2.50</td></tr><tr><td colspan="1" rowspan="1">TIM5</td><td colspan="1" rowspan="1">4.10</td><td colspan="1" rowspan="1">3.40</td><td colspan="1" rowspan="1">3.10</td><td colspan="1" rowspan="1">2.90</td></tr><tr><td colspan="1" rowspan="1">TIM6</td><td colspan="1" rowspan="1">1.50</td><td colspan="1" rowspan="1">1.10</td><td colspan="1" rowspan="1">1.00</td><td colspan="1" rowspan="1">1.00</td></tr><tr><td colspan="1" rowspan="1">TIM7</td><td colspan="1" rowspan="1">1.40</td><td colspan="1" rowspan="1">1.10</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.90</td></tr><tr><td colspan="1" rowspan="1">TIM12</td><td colspan="1" rowspan="1">2.30</td><td colspan="1" rowspan="1">1.80</td><td colspan="1" rowspan="1">1.60</td><td colspan="1" rowspan="1">1.60</td></tr><tr><td colspan="1" rowspan="1">TIM13</td><td colspan="1" rowspan="1">1.90</td><td colspan="1" rowspan="1">1.40</td><td colspan="1" rowspan="1">1.30</td><td colspan="1" rowspan="1">1.20</td></tr><tr><td colspan="1" rowspan="1">TIM14</td><td colspan="1" rowspan="1">1.60</td><td colspan="1" rowspan="1">1.20</td><td colspan="1" rowspan="1">1.10</td><td colspan="1" rowspan="1">1.10</td></tr><tr><td colspan="1" rowspan="1">TIM23</td><td colspan="1" rowspan="1">4.60</td><td colspan="1" rowspan="1">3.90</td><td colspan="1" rowspan="1">3.60</td><td colspan="1" rowspan="1">3.40</td></tr><tr><td colspan="1" rowspan="1">TIM24</td><td colspan="1" rowspan="1">4.40</td><td colspan="1" rowspan="1">3.80</td><td colspan="1" rowspan="1">3.50</td><td colspan="1" rowspan="1">3.30</td></tr><tr><td colspan="1" rowspan="1">LPTIM1 registers</td><td colspan="1" rowspan="1">3.50</td><td colspan="1" rowspan="1">2.90</td><td colspan="1" rowspan="1">2.70</td><td colspan="1" rowspan="1">2.60</td></tr><tr><td colspan="1" rowspan="1">LPTIM1 kernel</td><td colspan="1" rowspan="1">2.60</td><td colspan="1" rowspan="1">2.30</td><td colspan="1" rowspan="1">2.00</td><td colspan="1" rowspan="1">1.80</td></tr><tr><td colspan="1" rowspan="1">SPI2 registers</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">1.60</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.80</td></tr><tr><td colspan="1" rowspan="1">SPI2 kernel</td><td colspan="1" rowspan="1">1.50</td><td colspan="1" rowspan="1">1.20</td><td colspan="1" rowspan="1">1.10</td><td colspan="1" rowspan="1">1.00</td></tr><tr><td colspan="1" rowspan="1">SPI3 registers</td><td colspan="1" rowspan="1">2.40</td><td colspan="1" rowspan="1">2.00</td><td colspan="1" rowspan="1">1.90</td><td colspan="1" rowspan="1">1.80</td></tr><tr><td colspan="1" rowspan="1">SPDIFRX registers</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.50</td><td colspan="1" rowspan="1">0.50</td><td colspan="1" rowspan="1">0.50</td></tr><tr><td colspan="1" rowspan="1">SPDIFRX kernel</td><td colspan="1" rowspan="1">3.50</td><td colspan="1" rowspan="1">2.80</td><td colspan="1" rowspan="1">2.40</td><td colspan="1" rowspan="1">2.20</td></tr><tr><td colspan="1" rowspan="1">USART2 registers</td><td colspan="1" rowspan="1">6.60</td><td colspan="1" rowspan="1">5.70</td><td colspan="1" rowspan="1">5.20</td><td colspan="1" rowspan="1">4.90</td></tr><tr><td colspan="1" rowspan="1">USART2 kernel</td><td colspan="1" rowspan="1">4.80</td><td colspan="1" rowspan="1">4.80</td><td colspan="1" rowspan="1">4.60</td><td colspan="1" rowspan="1">3.80</td></tr><tr><td colspan="1" rowspan="1">USART3 registers</td><td colspan="1" rowspan="1">5.90</td><td colspan="1" rowspan="1">5.40</td><td colspan="1" rowspan="1">4.60</td><td colspan="1" rowspan="1">4.30</td></tr><tr><td colspan="1" rowspan="1">USART3 kernel</td><td colspan="1" rowspan="1">4.00</td><td colspan="1" rowspan="1">3.40</td><td colspan="1" rowspan="1">3.00</td><td colspan="1" rowspan="1">2.90</td></tr><tr><td colspan="1" rowspan="1">UART4 registers</td><td colspan="1" rowspan="1">5.60</td><td colspan="1" rowspan="1">4.80</td><td colspan="1" rowspan="1">3.50</td><td colspan="1" rowspan="1">3.10</td></tr><tr><td colspan="1" rowspan="1">UART4 kernel</td><td colspan="1" rowspan="1">3.80</td><td colspan="1" rowspan="1">3.20</td><td colspan="1" rowspan="1">3.00</td><td colspan="1" rowspan="1">2.40</td></tr><tr><td colspan="1" rowspan="1">UART5 registers</td><td colspan="1" rowspan="1">5.60</td><td colspan="1" rowspan="1">4.60</td><td colspan="1" rowspan="1">4.40</td><td colspan="1" rowspan="1">4.00</td></tr><tr><td colspan="1" rowspan="1">UART5 kernel</td><td colspan="1" rowspan="1">3.90</td><td colspan="1" rowspan="1">3.40</td><td colspan="1" rowspan="1">3.30</td><td colspan="1" rowspan="1">3.20</td></tr><tr><td colspan="1" rowspan="1">UART7 registers</td><td colspan="1" rowspan="1">5.40</td><td colspan="1" rowspan="1">4.60</td><td colspan="1" rowspan="1">4.20</td><td colspan="1" rowspan="1">3.90</td></tr><tr><td colspan="1" rowspan="1">UART7 kernel</td><td colspan="1" rowspan="1">3.80</td><td colspan="1" rowspan="1">3.30</td><td colspan="1" rowspan="1">3.00</td><td colspan="1" rowspan="1">3.00</td></tr><tr><td colspan="1" rowspan="1">UART8 registers</td><td colspan="1" rowspan="1">5.60</td><td colspan="1" rowspan="1">4.10</td><td colspan="1" rowspan="1">3.50</td><td colspan="1" rowspan="1">3.40</td></tr><tr><td colspan="1" rowspan="1">UART8 kernel</td><td colspan="1" rowspan="1">3.60</td><td colspan="1" rowspan="1">3.20</td><td colspan="1" rowspan="1">3.20</td><td colspan="1" rowspan="1">3.10</td></tr><tr><td colspan="1" rowspan="1">I2C1 registers</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.50</td></tr><tr><td colspan="1" rowspan="1">I2C1 kernel</td><td colspan="1" rowspan="1">2.30</td><td colspan="1" rowspan="1">2.00</td><td colspan="1" rowspan="1">1.80</td><td colspan="1" rowspan="1">1.60</td></tr><tr><td colspan="1" rowspan="1">I2C2 registers</td><td colspan="1" rowspan="1">1.00</td><td colspan="1" rowspan="1">0.70</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.60</td></tr><tr><td colspan="1" rowspan="1">vOSO</td><td colspan="1" rowspan="1">VOS1</td><td colspan="1" rowspan="1">VOS2</td><td colspan="1" rowspan="1">VOS3</td></tr><tr><td colspan="1" rowspan="14">APB1</td><td colspan="1" rowspan="1">I2C2 kernel</td><td colspan="1" rowspan="1">2.30</td><td colspan="1" rowspan="1">1.90</td><td colspan="1" rowspan="1">1.70</td><td colspan="1" rowspan="1">1.20</td><td colspan="1" rowspan="14">μA/MHz</td></tr><tr><td colspan="1" rowspan="1">I2C3 registers</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.50</td><td colspan="1" rowspan="1">0.50</td></tr><tr><td colspan="1" rowspan="1">I2C3 kernel</td><td colspan="1" rowspan="1">2.30</td><td colspan="1" rowspan="1">2.00</td><td colspan="1" rowspan="1">1.00</td><td colspan="1" rowspan="1">1.00</td></tr><tr><td colspan="1" rowspan="1">I2C5 registers</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.50</td><td colspan="1" rowspan="1">0.50</td></tr><tr><td colspan="1" rowspan="1">I2C5 kernel</td><td colspan="1" rowspan="1">2.20</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">1.90</td><td colspan="1" rowspan="1">1.80</td></tr><tr><td colspan="1" rowspan="1">CEC registers</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.30</td><td colspan="1" rowspan="1">0.20</td><td colspan="1" rowspan="1">0.20</td></tr><tr><td colspan="1" rowspan="1">CEC kernel</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td></tr><tr><td colspan="1" rowspan="1">DAC1</td><td colspan="1" rowspan="1">1.60</td><td colspan="1" rowspan="1">1.30</td><td colspan="1" rowspan="1">1.10</td><td colspan="1" rowspan="1">1.10</td></tr><tr><td colspan="1" rowspan="1">FDCAN1/2/3 registers</td><td colspan="1" rowspan="1">24.10</td><td colspan="1" rowspan="1">20.90</td><td colspan="1" rowspan="1">18.20</td><td colspan="1" rowspan="1">17.40</td></tr><tr><td colspan="1" rowspan="1">FDCAN1/2/3 kernel</td><td colspan="1" rowspan="1">9.90</td><td colspan="1" rowspan="1">9.90</td><td colspan="1" rowspan="1">9.00</td><td colspan="1" rowspan="1">8.00</td></tr><tr><td colspan="1" rowspan="1">CRS</td><td colspan="1" rowspan="1">4.90</td><td colspan="1" rowspan="1">3.90</td><td colspan="1" rowspan="1">3.50</td><td colspan="1" rowspan="1">3.20</td></tr><tr><td colspan="1" rowspan="1">SWPMI registers</td><td colspan="1" rowspan="1">1.10</td><td colspan="1" rowspan="1">0.80</td><td colspan="1" rowspan="1">0.80</td><td colspan="1" rowspan="1">0.80</td></tr><tr><td colspan="1" rowspan="1">SWPMI kernel</td><td colspan="1" rowspan="1">1.50</td><td colspan="1" rowspan="1">1.10</td><td colspan="1" rowspan="1">1.00</td><td colspan="1" rowspan="1">1.00</td></tr><tr><td colspan="1" rowspan="1">OPAMP</td><td colspan="1" rowspan="1">0.50</td><td colspan="1" rowspan="1">0.40</td><td colspan="1" rowspan="1">0.30</td><td colspan="1" rowspan="1">0.20</td></tr><tr><td colspan="1" rowspan="1">VOSO</td><td colspan="1" rowspan="1">VOS1</td><td colspan="1" rowspan="1">VOS2</td><td colspan="1" rowspan="1">VOS3</td></tr><tr><td colspan="1" rowspan="24">APB2</td><td colspan="1" rowspan="1">TIM1</td><td colspan="1" rowspan="1">5.30</td><td colspan="1" rowspan="1">4.40</td><td colspan="1" rowspan="1">4.20</td><td colspan="1" rowspan="1">3.80</td><td colspan="1" rowspan="24">μA/MHz</td></tr><tr><td colspan="1" rowspan="1">TIM8</td><td colspan="1" rowspan="1">5.60</td><td colspan="1" rowspan="1">5.40</td><td colspan="1" rowspan="1">5.20</td><td colspan="1" rowspan="1">3.90</td></tr><tr><td colspan="1" rowspan="1">USART1 registers</td><td colspan="1" rowspan="1">1.80</td><td colspan="1" rowspan="1">1.60</td><td colspan="1" rowspan="1">1.40</td><td colspan="1" rowspan="1">1.10</td></tr><tr><td colspan="1" rowspan="1">USART1 kernel</td><td colspan="1" rowspan="1">3.00</td><td colspan="1" rowspan="1">2.90</td><td colspan="1" rowspan="1">2.80</td><td colspan="1" rowspan="1">2.70</td></tr><tr><td colspan="1" rowspan="1">USART6 registers</td><td colspan="1" rowspan="1">1.90</td><td colspan="1" rowspan="1">1.70</td><td colspan="1" rowspan="1">1.50</td><td colspan="1" rowspan="1">1.20</td></tr><tr><td colspan="1" rowspan="1">USART6 kernel</td><td colspan="1" rowspan="1">4.50</td><td colspan="1" rowspan="1">4.00</td><td colspan="1" rowspan="1">3.60</td><td colspan="1" rowspan="1">3.10</td></tr><tr><td colspan="1" rowspan="1">UART9 registers</td><td colspan="1" rowspan="1">1.70</td><td colspan="1" rowspan="1">1.70</td><td colspan="1" rowspan="1">1.60</td><td colspan="1" rowspan="1">1.10</td></tr><tr><td colspan="1" rowspan="1">UART9 kernel</td><td colspan="1" rowspan="1">3.80</td><td colspan="1" rowspan="1">3.30</td><td colspan="1" rowspan="1">2.90</td><td colspan="1" rowspan="1">2.90</td></tr><tr><td colspan="1" rowspan="1">USART10 registers</td><td colspan="1" rowspan="1">1.80</td><td colspan="1" rowspan="1">1.70</td><td colspan="1" rowspan="1">1.40</td><td colspan="1" rowspan="1">1.10</td></tr><tr><td colspan="1" rowspan="1">USART10 kernel</td><td colspan="1" rowspan="1">3.80</td><td colspan="1" rowspan="1">3.30</td><td colspan="1" rowspan="1">2.90</td><td colspan="1" rowspan="1">2.90</td></tr><tr><td colspan="1" rowspan="1">SPI1 registers</td><td colspan="1" rowspan="1">1.90</td><td colspan="1" rowspan="1">1.80</td><td colspan="1" rowspan="1">1.40</td><td colspan="1" rowspan="1">1.20</td></tr><tr><td colspan="1" rowspan="1">SPI1 kernel</td><td colspan="1" rowspan="1">1.50</td><td colspan="1" rowspan="1">1.20</td><td colspan="1" rowspan="1">1.10</td><td colspan="1" rowspan="1">1.00</td></tr><tr><td colspan="1" rowspan="1">SPI4 registers</td><td colspan="1" rowspan="1">1.80</td><td colspan="1" rowspan="1">1.60</td><td colspan="1" rowspan="1">1.40</td><td colspan="1" rowspan="1">1.10</td></tr><tr><td colspan="1" rowspan="1">SPI4 kernel</td><td colspan="1" rowspan="1">1.50</td><td colspan="1" rowspan="1">1.20</td><td colspan="1" rowspan="1">1.10</td><td colspan="1" rowspan="1">1.00</td></tr><tr><td colspan="1" rowspan="1">SPI5 registers</td><td colspan="1" rowspan="1">1.60</td><td colspan="1" rowspan="1">1.60</td><td colspan="1" rowspan="1">1.40</td><td colspan="1" rowspan="1">1.10</td></tr><tr><td colspan="1" rowspan="1">SPI5 kernel</td><td colspan="1" rowspan="1">1.50</td><td colspan="1" rowspan="1">1.20</td><td colspan="1" rowspan="1">1.10</td><td colspan="1" rowspan="1">1.00</td></tr><tr><td colspan="1" rowspan="1">TIM15</td><td colspan="1" rowspan="1">2.80</td><td colspan="1" rowspan="1">2.50</td><td colspan="1" rowspan="1">2.30</td><td colspan="1" rowspan="1">1.90</td></tr><tr><td colspan="1" rowspan="1">TIM16</td><td colspan="1" rowspan="1">2.00</td><td colspan="1" rowspan="1">1.90</td><td colspan="1" rowspan="1">1.60</td><td colspan="1" rowspan="1">1.30</td></tr><tr><td colspan="1" rowspan="1">TIM17</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">2.00</td><td colspan="1" rowspan="1">1.70</td><td colspan="1" rowspan="1">1.40</td></tr><tr><td colspan="1" rowspan="1">SAI1 registers</td><td colspan="1" rowspan="1">1.40</td><td colspan="1" rowspan="1">1.40</td><td colspan="1" rowspan="1">1.20</td><td colspan="1" rowspan="1">0.90</td></tr><tr><td colspan="1" rowspan="1">SAI1 kernel</td><td colspan="1" rowspan="1">0.80</td><td colspan="1" rowspan="1">0.70</td><td colspan="1" rowspan="1">0.70</td><td colspan="1" rowspan="1">0.70</td></tr><tr><td colspan="1" rowspan="1">DFSDM1 registers</td><td colspan="1" rowspan="1">5.60</td><td colspan="1" rowspan="1">5.40</td><td colspan="1" rowspan="1">5.30</td><td colspan="1" rowspan="1">4.00</td></tr><tr><td colspan="1" rowspan="1">DFSDM1 kernel</td><td colspan="1" rowspan="1">0.30</td><td colspan="1" rowspan="1">0.20</td><td colspan="1" rowspan="1">0.20</td><td colspan="1" rowspan="1">0.10</td></tr><tr><td colspan="1" rowspan="1">SYSCFG</td><td colspan="1" rowspan="1">1.20</td><td colspan="1" rowspan="1">1.10</td><td colspan="1" rowspan="1">1.10</td><td colspan="1" rowspan="1">1.10</td></tr><tr><td colspan="1" rowspan="21">APB4</td><td colspan="1" rowspan="1">LPUART1 registers</td><td colspan="1" rowspan="1">1.80</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.80</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="21">μA/MHz</td></tr><tr><td colspan="1" rowspan="1">LPUART1 kernel</td><td colspan="1" rowspan="1">2.40</td><td colspan="1" rowspan="1">2.30</td><td colspan="1" rowspan="1">2.00</td><td colspan="1" rowspan="1">1.90</td></tr><tr><td colspan="1" rowspan="1">SPI6 registers</td><td colspan="1" rowspan="1">2.60</td><td colspan="1" rowspan="1">2.30</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">1.80</td></tr><tr><td colspan="1" rowspan="1">SPI6 kernel</td><td colspan="1" rowspan="1">1.20</td><td colspan="1" rowspan="1">1.10</td><td colspan="1" rowspan="1">1.00</td><td colspan="1" rowspan="1">0.90</td></tr><tr><td colspan="1" rowspan="1">I2C4 registers</td><td colspan="1" rowspan="1">0.70</td><td colspan="1" rowspan="1">0.70</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.40</td></tr><tr><td colspan="1" rowspan="1">I2C4 kernel</td><td colspan="1" rowspan="1">2.00</td><td colspan="1" rowspan="1">1.70</td><td colspan="1" rowspan="1">1.70</td><td colspan="1" rowspan="1">1.40</td></tr><tr><td colspan="1" rowspan="1">LPTIM2 registers</td><td colspan="1" rowspan="1">1.50</td><td colspan="1" rowspan="1">0.70</td><td colspan="1" rowspan="1">0.50</td><td colspan="1" rowspan="1">0.30</td></tr><tr><td colspan="1" rowspan="1">LPTIM2 kernel</td><td colspan="1" rowspan="1">2.50</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">2.00</td><td colspan="1" rowspan="1">1.90</td></tr><tr><td colspan="1" rowspan="1">LPTIM3 registers</td><td colspan="1" rowspan="1">2.90</td><td colspan="1" rowspan="1">2.60</td><td colspan="1" rowspan="1">2.30</td><td colspan="1" rowspan="1">1.90</td></tr><tr><td colspan="1" rowspan="1">LPTIM3 kernel</td><td colspan="1" rowspan="1">2.40</td><td colspan="1" rowspan="1">2.00</td><td colspan="1" rowspan="1">1.90</td><td colspan="1" rowspan="1">1.70</td></tr><tr><td colspan="1" rowspan="1">LPTIM4 registers</td><td colspan="1" rowspan="1">2.60</td><td colspan="1" rowspan="1">2.30</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">1.80</td></tr><tr><td colspan="1" rowspan="1">LPTIM4 kernel</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">1.80</td><td colspan="1" rowspan="1">1.70</td><td colspan="1" rowspan="1">1.60</td></tr><tr><td colspan="1" rowspan="1">LPTIM5 registers</td><td colspan="1" rowspan="1">2.60</td><td colspan="1" rowspan="1">2.30</td><td colspan="1" rowspan="1">2.00</td><td colspan="1" rowspan="1">1.70</td></tr><tr><td colspan="1" rowspan="1">LPTIM5 kernel</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">1.80</td><td colspan="1" rowspan="1">1.60</td><td colspan="1" rowspan="1">1.50</td></tr><tr><td colspan="1" rowspan="1">COMP1/2</td><td colspan="1" rowspan="1">0.70</td><td colspan="1" rowspan="1">0.30</td><td colspan="1" rowspan="1">0.20</td><td colspan="1" rowspan="1">0.10</td></tr><tr><td colspan="1" rowspan="1">VREF</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td></tr><tr><td colspan="1" rowspan="1">RTC</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td><td colspan="1" rowspan="1">0.10</td></tr><tr><td colspan="1" rowspan="1">WWDG1</td><td colspan="1" rowspan="1">0.60</td><td colspan="1" rowspan="1">0.50</td><td colspan="1" rowspan="1">0.50</td><td colspan="1" rowspan="1">0.50</td></tr><tr><td colspan="1" rowspan="1">SAI4 registers</td><td colspan="1" rowspan="1">2.40</td><td colspan="1" rowspan="1">2.20</td><td colspan="1" rowspan="1">2.10</td><td colspan="1" rowspan="1">1.70</td></tr><tr><td colspan="1" rowspan="1">SAI4 kernel</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.90</td><td colspan="1" rowspan="1">0.70</td></tr><tr><td colspan="1" rowspan="1">DTS</td><td colspan="1" rowspan="1">2.90</td><td colspan="1" rowspan="1">2.60</td><td colspan="1" rowspan="1">2.30</td><td colspan="1" rowspan="1">2.00</td></tr></table>

# 6.3.8 Wake-up time from low-power modes

The wake-up times given in Table 30 are measured starting from the wake-up event trigger up to the first instruction executed by the CPU:

• For Stop or Sleep modes: the wake-up event is WFE.   
C WKUP (PC1) pin is used to wake-up from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and VDD=3.3 V.

Table 30. Low-power mode wakeup timings   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Typ(1)</td><td rowspan=1 colspan=1>Max(1)(2)</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tWUSLeEP(3)</td><td rowspan=1 colspan=1>Wakeup from Sleep</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>14.00</td><td rowspan=1 colspan=1>15.00</td><td rowspan=1 colspan=1>CPUclockcycles</td></tr><tr><td rowspan=12 colspan=1>tWusTop(3)</td><td rowspan=12 colspan=1>Wakeup from Stopmode</td><td rowspan=1 colspan=1>SVOS3, HSI, flash memory in Normal mode</td><td rowspan=1 colspan=1>4.6</td><td rowspan=1 colspan=1>6.2</td><td rowspan=13 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>SVOS3, HSI, flash memory in low-power mode</td><td rowspan=1 colspan=1>12.4</td><td rowspan=1 colspan=1>17.4</td></tr><tr><td rowspan=1 colspan=1>SVOS4, HSI, flash memory in Normal mode</td><td rowspan=1 colspan=1>15.5</td><td rowspan=1 colspan=1>21.1</td></tr><tr><td rowspan=1 colspan=1>SVOS4, HSI, flash memory in low-power mode</td><td rowspan=1 colspan=1>23.3</td><td rowspan=1 colspan=1>31.8</td></tr><tr><td rowspan=1 colspan=1>SVOS5, HSI, flash memory in Normal mode</td><td rowspan=1 colspan=1>39.1</td><td rowspan=1 colspan=1>52.6</td></tr><tr><td rowspan=1 colspan=1>SVOS5, HSI, flash memory in low-power mode</td><td rowspan=1 colspan=1>39.1</td><td rowspan=1 colspan=1>52.7</td></tr><tr><td rowspan=1 colspan=1>SVOS3, CSI, flash memory in Normal mode</td><td rowspan=1 colspan=1>30.0</td><td rowspan=1 colspan=1>41.6</td></tr><tr><td rowspan=1 colspan=1>SVOS3, CSI, flash memory in low-power mode</td><td rowspan=1 colspan=1>40.6</td><td rowspan=1 colspan=1>55.0</td></tr><tr><td rowspan=1 colspan=1>SVOS4, CSI, flash memory in Normal mode</td><td rowspan=1 colspan=1>41.0</td><td rowspan=1 colspan=1>55.4</td></tr><tr><td rowspan=1 colspan=1>SVOS4, CSI, flash memory in low-power mode</td><td rowspan=1 colspan=1>51.5</td><td rowspan=1 colspan=1>68.8</td></tr><tr><td rowspan=1 colspan=1>SVOS5, CSI, flash memory in Normal mode</td><td rowspan=1 colspan=1>67.3</td><td rowspan=1 colspan=1>89.5</td></tr><tr><td rowspan=1 colspan=1>SVOS5, CSI, flash memory in low-power mode</td><td rowspan=1 colspan=1>67.2</td><td rowspan=1 colspan=1>89.5</td></tr><tr><td rowspan=1 colspan=1>tWUSTDBy (3)</td><td rowspan=1 colspan=1>Wakeup fromStandby mode</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>400.0</td><td rowspan=1 colspan=1>504.3</td></tr></table>

Guaranteed by characterization results. The maximum values have been measured at -40 C, in worst conditions. k

# 6.3.9 External clock source characteristics

# High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O.

The external clock signal has to respect the Table 51: I/O static characteristics. However, the recommended clock input waveform is shown in Figure 13.

Table 31. High-speed external user clock characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>fHSE_ext</td><td rowspan=1 colspan=1>User external clock source frequency</td><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>25</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>VHSEH</td><td rowspan=1 colspan=1>Digital OSC_IN input high-levelvoltage</td><td rowspan=1 colspan=1>0.7 VDD</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>VDD</td><td rowspan=2 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>VHSEL</td><td rowspan=1 colspan=1>Digital OSC_IN input low-level voltage</td><td rowspan=1 colspan=1>Vss</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.3 VDD</td></tr><tr><td rowspan=1 colspan=1>tW(HSE)</td><td rowspan=1 colspan=1>OSC_IN high or low time</td><td rowspan=1 colspan=1>7</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>ns</td></tr></table>

Guaranteed by design.

![](images/e6c45327c25c9091086d9cc6e539bdc50da742f09eeb48b16f17e67ad0e8d991.jpg)  
Figure 13. High-speed external clock source AC timing diagram

# Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the Table 51: l/0 static characteristics. However, the recommended clock input waveform is shown in Figure 14.

Table 32. Low-speed external user clock characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>fLSE_ext</td><td rowspan=1 colspan=1>User external clock sourcefrequency</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>32.768</td><td rowspan=1 colspan=1>1000</td><td rowspan=1 colspan=1>kHz</td></tr><tr><td rowspan=1 colspan=1>VLSEH</td><td rowspan=1 colspan=1>OSC32_IN input pin high-levelvoltage</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.7 VDD</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>VDD</td><td rowspan=2 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>VLSEL</td><td rowspan=1 colspan=1>OSC32__IN input pin low-levelvoltage</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>Vss</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.3 VDD</td></tr><tr><td rowspan=1 colspan=1>tw(LSEH)(SEL)</td><td rowspan=1 colspan=1>OSC32_IN high or low time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>250</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>ns</td></tr></table>

Guaranteed by design.

![](images/5a0385d0b880686219c30f881d5c08115187e3359d15ccb15f9de46cc6a81b4b.jpg)  
Figure 14. Low-speed external clock source AC timing diagram

# High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 50 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 33. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 33. 4-50 MHz HSE oscillator characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Operatingconditiions(2)</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>F</td><td rowspan=1 colspan=1>Oscillator frequency</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>RF</td><td rowspan=1 colspan=1>Feedback resistor</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>200</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>kΩ</td></tr><tr><td rowspan=6 colspan=1>IDD(HSE)</td><td rowspan=6 colspan=1>HSE currentconsumption</td><td rowspan=1 colspan=1>During startup(3)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4</td><td rowspan=6 colspan=1>mA</td></tr><tr><td rowspan=1 colspan=1>VDD=3 V, Rm=30 ΩCL=10 pF at 4 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.35</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>VDD=3 V, Rm=30 ΩCL=10 pF at 8 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.40</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>VDD=3 V, Rm=30 ΩCL=10 pF at 16 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.45</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>VDD=3 V, Rm=30 ΩCL=10 pF at 32 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.65</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>VDD=3 V, Rm=30 ΩCL=10 pF at 48 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.95</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Gmcritmax</td><td rowspan=1 colspan=1>Maximum critical crystalgm</td><td rowspan=1 colspan=1>Startup</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>mA/V</td></tr><tr><td rowspan=1 colspan=1>tsu(4)</td><td rowspan=1 colspan=1>Start-up time</td><td rowspan=1 colspan=1>VDD is stabilized</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>ms</td></tr></table>

1. Guaranteed by design. 2. Resonator characteristics given by the crystal/ceramic resonator manufacturer. This consumption level occurs during the frst 2/3 of the tsu(HsE) startup tme. 4. i  artmes om e mont   able y are   abiiz  MHz anhalmeasr sanr cystal a  anvay y with the crystal manufacturer.

![](images/00aaf675744cb9ff72c892161d1c5638a677c052207bdf2c07f795cf57aa5f80.jpg)  
Figure 15. Typical application with an 8 MHz crystal   
RExT value depends on the crystal characteristics.

# Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 34. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 34. Low-speed external user clock characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Operating conditions(2)</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>F</td><td rowspan=1 colspan=1>Oscillator frequency</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>32.768</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>kHz</td></tr><tr><td rowspan=4 colspan=1>IDD</td><td rowspan=4 colspan=1>LSE currentconsumption</td><td rowspan=1 colspan=1>LSEDRV[1:0] = 00,Low drive capability</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>290</td><td rowspan=1 colspan=1>-</td><td rowspan=4 colspan=1>nA</td></tr><tr><td rowspan=1 colspan=1>LSEDRV[1:0] = 01,Medium Low drive capability</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>390</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>LSEDRV[1:0] = 10,Medium high drive capability</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>550</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>LSEDRV[1:0] = 11,High drive capability</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>900</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=4 colspan=1>Gmcritmax</td><td rowspan=4 colspan=1>Maximum critical crystalgm</td><td rowspan=1 colspan=1>LSEDRV[1:0] = 00,Low drive capability</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.5</td><td rowspan=4 colspan=1>μA/V</td></tr><tr><td rowspan=1 colspan=1>LSEDRV[1:0] = 01,Medium Low drive capability</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.75</td></tr><tr><td rowspan=1 colspan=1>LSEDRV[1:0] = 10,Medium high drive capability</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.7</td></tr><tr><td rowspan=1 colspan=1>LSEDRV[1:0] = 11,High drive capability</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.7</td></tr><tr><td rowspan=1 colspan=1>tsu(3)</td><td rowspan=1 colspan=1>Startup time</td><td rowspan=1 colspan=1>VDD is stabilized</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>S</td></tr></table>

Guaranteed by design. STM8AF/AL/S, STM32 MCUs and MPUs". l

# Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for STM8AF/AL/S, STM32 MCUs and MPUs" available from the ST website www.st.com.

![](images/c5db1bb492e96272e9ab4817e1fb8ec3005c43b7436d6d63295be77403f740e8.jpg)  
Figure 16. Typical application with a 32.768 kHz crystal

An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

# 6.3.10 Internal clock source characteristics

The parameters given in Table 35 to Table 37 are derived from tests performed under ambient temperature and VDD supply voltage conditions summarized in Table 12: General operating conditions.

# 48 MHz high-speed internal RC oscillator (HSI48)

Table 35. HSI48 oscillator characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>fHSI48</td><td rowspan=1 colspan=1>HSI48 frequency</td><td rowspan=1 colspan=1>VDD=3.3 V,T =30 C</td><td rowspan=1 colspan=1>47.5(1)</td><td rowspan=1 colspan=1>48</td><td rowspan=1 colspan=1>48.5(1)</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>TRIM(2)</td><td rowspan=1 colspan=1>USER trimming step</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.175</td><td rowspan=1 colspan=1>0.250</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>USER TRIMCOVERAGE(3)</td><td rowspan=1 colspan=1>USER TRIMMING coverage</td><td rowspan=1 colspan=1>± 32 steps</td><td rowspan=1 colspan=1>±4.70</td><td rowspan=1 colspan=1>±5.6</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>DuCy(HS148)2)</td><td rowspan=1 colspan=1>Duty Cycle</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>45</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>55</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>ACCHSI48_REL(3)(4)</td><td rowspan=1 colspan=1>Accuracy of the HSI48 oscillator overtemperature (factory calibrated)</td><td rowspan=1 colspan=1>Tj=-40 to 125 </td><td rowspan=1 colspan=1>-4.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.5</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=2 colspan=1>∆vDD(HSI48)(2)(5)</td><td rowspan=2 colspan=1>HSI48 oscillator frequency drift withVDD()(the reference is 3.3 V)</td><td rowspan=1 colspan=1>VDD=3 to 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.025</td><td rowspan=1 colspan=1>0.05</td><td rowspan=2 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>VDD=1.62 V to 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.05</td><td rowspan=1 colspan=1>0.1</td></tr><tr><td rowspan=1 colspan=1>tsu(H1482)</td><td rowspan=1 colspan=1>HSI48 oscillator start-up time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.1</td><td rowspan=1 colspan=1>4.0</td><td rowspan=1 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>ID(HS18))</td><td rowspan=1 colspan=1>HSI48 oscillator power consumption</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>350</td><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>Nt jitter(2)</td><td rowspan=1 colspan=1>Next transition jitterAccumulated jitter on 28 cycles(7)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±0.15</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>PT jitter(2)</td><td rowspan=1 colspan=1>Paired transition jitterAccumulated jitter on 56 cycles(7</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>± 0.25</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>ns</td></tr></table>

Guaranteed by test in production. Guaranteed by design. 3Guaranteed by characterization results. fHsI = ACCHSI48_REL + ΔvDD.

fhsI = ACCHS48_REL + AvDD

q 30 3.. Fre(1.62 V).

Jitter measurements are performed without clock source activated in parallel.

# 64 MHz high-speed internal RC oscillator (HSI)

Table 36. HSI oscillator characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>fHSI</td><td rowspan=1 colspan=1>HSI frequency</td><td rowspan=1 colspan=1>VDD=3.3 V, Tj=30 °</td><td rowspan=1 colspan=1>63.7(2)</td><td rowspan=1 colspan=1>64</td><td rowspan=1 colspan=1>64.3(2)</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=4 colspan=1>TRIM</td><td rowspan=4 colspan=1>HSI user trimming step</td><td rowspan=1 colspan=1>Trimming is not a multipleof 32</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.24</td><td rowspan=1 colspan=1>0.32</td><td rowspan=4 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>Trimming is 128, 256 and384</td><td rowspan=1 colspan=1>-5.2</td><td rowspan=1 colspan=1>-1.8</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Trimming is 64, 192, 320and 448</td><td rowspan=1 colspan=1>-1.4</td><td rowspan=1 colspan=1>-0.8</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Other trimming are amultiple of 32 (notincluding multiple of 64and 128)</td><td rowspan=1 colspan=1>-0.6</td><td rowspan=1 colspan=1>-0.25</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>DuCy(HSI)</td><td rowspan=1 colspan=1>Duty cycle</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>45</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>55</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>ΔVDD (HSI)</td><td rowspan=1 colspan=1>HSI oscillator frequency drift overVDD (the reference is 3.3 V)</td><td rowspan=1 colspan=1>VDD=1.62 to 3.6 V</td><td rowspan=1 colspan=1>-0.12</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.03</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=2 colspan=1>∆TEMP(HSI)</td><td rowspan=2 colspan=1>HSI oscillator frequency drift overtemperature (the reference is64 MHz)</td><td rowspan=1 colspan=1>Tj=-20 to 105 °</td><td rowspan=1 colspan=1>-1(3)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1(3)</td><td rowspan=2 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>T j=-40 to T jmax </td><td rowspan=1 colspan=1>-2(3)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1(3)</td></tr><tr><td rowspan=1 colspan=1>tsu(HSI)</td><td rowspan=1 colspan=1>HSI oscillator start-up time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.4</td><td rowspan=1 colspan=1>2</td><td rowspan=3 colspan=1>μs</td></tr><tr><td rowspan=2 colspan=1>tstab(HSI)</td><td rowspan=2 colspan=1>HSI oscillator stabilization time</td><td rowspan=1 colspan=1>at 1% of target frequency</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>8</td></tr><tr><td rowspan=1 colspan=1>at 5% of target frequency</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4</td></tr><tr><td rowspan=1 colspan=1>IDD(HSI)</td><td rowspan=1 colspan=1>HSI oscillator power consumption</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>μA</td></tr></table>

Guaranteed by design unless otherwise specified. Guaranteed by test in production. Guaranteed by characterization results.

# 4 MHz low-power internal RC oscillator (CSI)

Table 37. CSl oscillator characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>fcsi</td><td rowspan=1 colspan=1>CSI frequency</td><td rowspan=1 colspan=1>VDD=3.3 V, Tj=30 °</td><td rowspan=1 colspan=1>3.96(2)</td><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>4.04(2)</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=3 colspan=1>TRIM</td><td rowspan=3 colspan=1>CSI trimming step</td><td rowspan=1 colspan=1>Trimming is not amultiple of 16</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.40</td><td rowspan=1 colspan=1>0.75</td><td rowspan=3 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>Trimming is a multipleof 32</td><td rowspan=1 colspan=1>-4.75</td><td rowspan=1 colspan=1>-2.75</td><td rowspan=1 colspan=1>0.75</td></tr><tr><td rowspan=1 colspan=1>Other trimming valuesnot multiple of 16(excluding multiple of32</td><td rowspan=1 colspan=1>-0.43</td><td rowspan=1 colspan=1>0.00</td><td rowspan=1 colspan=1>0.75</td></tr><tr><td rowspan=1 colspan=1>DuCy(CSI)</td><td rowspan=1 colspan=1>Duty cycle</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>45</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>55</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=2 colspan=1>ΔTEMP (CSI)</td><td rowspan=2 colspan=1>CSI oscillator frequency drift overtemperature</td><td rowspan=1 colspan=1>T j = 0 to 85 </td><td rowspan=1 colspan=1>-3.7(3)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4.5(3)</td><td rowspan=2 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>Tj = -40 to 125 °</td><td rowspan=1 colspan=1>-11(3)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>7.5(3)</td></tr><tr><td rowspan=1 colspan=1>ΔvdD (CSI)</td><td rowspan=1 colspan=1>CSI oscillator frequency drift overVDD</td><td rowspan=1 colspan=1>VDD = 1.62 to 3.6 V</td><td rowspan=1 colspan=1>-0.06</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.06</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>tsu(CSl)</td><td rowspan=1 colspan=1>CSI oscillator startup time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>tstab(CSI)</td><td rowspan=1 colspan=1>CSI oscillator stabilization time(to reach ± 3% of fcsi)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>cycle</td></tr><tr><td rowspan=1 colspan=1>IDD(CSI)</td><td rowspan=1 colspan=1>CSI oscillator power consumption</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>23</td><td rowspan=1 colspan=1>30</td><td rowspan=1 colspan=1>μA</td></tr></table>

Guaranteed by design, unless otherwise specified. Guaranteed by test in production. Guaranteed by characterization results.

# Low-speed internal (LSI) RC oscillator

Table 38. LSI oscillator characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=3 colspan=1>fLSI</td><td rowspan=3 colspan=1>LSI frequency</td><td rowspan=1 colspan=1>VDD = 3.3 V, Tj = 25 °C</td><td rowspan=1 colspan=1>31.4(1)</td><td rowspan=1 colspan=1>32</td><td rowspan=1 colspan=1>32.6(1)</td><td rowspan=3 colspan=1>kHz</td></tr><tr><td rowspan=1 colspan=1>Tj = -40 to 110 °C,VDD = 1.62 to 3.6 V</td><td rowspan=1 colspan=1>29.76(2)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>33.6(2)</td></tr><tr><td rowspan=1 colspan=1>Tj = -40 to 125 °C,VDD = 1.62 to 3.6 V</td><td rowspan=1 colspan=1>29.4(2)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>33.6(2)</td></tr><tr><td rowspan=1 colspan=1>tsu(LS))(3)</td><td rowspan=1 colspan=1>LSI oscillator startup time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>80</td><td rowspan=1 colspan=1>130</td><td rowspan=2 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>stab(S(3)</td><td rowspan=1 colspan=1>LSI oscillator stabilization time(5% of final value)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>120</td><td rowspan=1 colspan=1>170</td></tr><tr><td rowspan=1 colspan=1>D(LSI)()</td><td rowspan=1 colspan=1>LSI oscillator power consumption</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>130</td><td rowspan=1 colspan=1>280</td><td rowspan=1 colspan=1>nA</td></tr></table>

Guaranteed by test in production. Guaranteed by characterization results. Guaranteed by design.

# 6.3.11 PLL characteristics

The parameters given in Table 39, Table 42 are derived from tests performed under temperature and VDD supply voltage conditions summarized in Table 12: General operating conditions.

Table 39. PLL1 characteristics (wide VCO frequency range)(1)   

<table><tr><td colspan="1" rowspan="1">Symbol</td><td colspan="1" rowspan="1">Parameter</td><td colspan="2" rowspan="1">Conditions</td><td colspan="1" rowspan="1">Min</td><td colspan="1" rowspan="1">Typ</td><td colspan="1" rowspan="1">Max</td><td colspan="1" rowspan="1">Unit</td></tr><tr><td colspan="1" rowspan="2">fpLL_IN</td><td colspan="1" rowspan="1">PLL input clock</td><td colspan="2" rowspan="1">-</td><td colspan="1" rowspan="1">2</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">16</td><td colspan="1" rowspan="1">MHz</td></tr><tr><td colspan="1" rowspan="1">PLL input clock duty cycle</td><td colspan="2" rowspan="1">-</td><td colspan="1" rowspan="1">10</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">90</td><td colspan="1" rowspan="1">%</td></tr><tr><td colspan="1" rowspan="4">fPLL_P_OUT</td><td colspan="1" rowspan="4">PLL multiplier output clock P</td><td colspan="2" rowspan="1">VOSO</td><td colspan="1" rowspan="1">1.5</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">550(2)</td><td colspan="1" rowspan="5">MHz</td></tr><tr><td colspan="2" rowspan="1">VOS1</td><td colspan="1" rowspan="1">1.5</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">400(2)</td></tr><tr><td colspan="2" rowspan="1">VOS2</td><td colspan="1" rowspan="1">1.5</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">300(2)</td></tr><tr><td colspan="2" rowspan="1">VOS3</td><td colspan="1" rowspan="1">1.5</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">170(2)</td></tr><tr><td colspan="1" rowspan="1">fvco_ouT</td><td colspan="1" rowspan="1">PLL VCO output</td><td colspan="2" rowspan="1">-</td><td colspan="1" rowspan="1">192</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">836(3)</td></tr><tr><td colspan="1" rowspan="2">tLOCK</td><td colspan="1" rowspan="2">PLL lock time</td><td colspan="2" rowspan="1">Normal mode</td><td colspan="1" rowspan="1">15</td><td colspan="1" rowspan="1">50</td><td colspan="1" rowspan="1">150(3)</td><td colspan="1" rowspan="2">μs</td></tr><tr><td colspan="2" rowspan="1">Sigma-delta mode (CKIN8 MHz</td><td colspan="1" rowspan="1">25</td><td colspan="1" rowspan="1">65</td><td colspan="1" rowspan="1">170</td></tr><tr><td colspan="1" rowspan="13">Jitter</td><td colspan="1" rowspan="4">Cycle-to-cycle jitter(4)</td><td colspan="1" rowspan="4">fPLL_OUT=fvco_o/100</td><td colspan="1" rowspan="1">fvco_ouT= 192 MHz</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">51</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="7">ps</td></tr><tr><td colspan="1" rowspan="1">fvco_OUT= 400 MHz</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">19</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">fvco_OUT= 560 MHz</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">10</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">fvco_ OUTU= 800 MHz</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">9</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="3">Period jitter</td><td colspan="1" rowspan="3"></td><td colspan="1" rowspan="1">fvco_OUT= 192 MHz</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">38</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">fvco_OUTU= 560 MHz</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="1">8</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="1">fvco_OUT800 MHz</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">7</td><td colspan="1" rowspan="1"></td></tr><tr><td colspan="1" rowspan="6">Long term jitter</td><td colspan="1" rowspan="3">Normal mode(CKIN = 2 MHz)</td><td colspan="1" rowspan="1">fvco_oUT= 192 MHz</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.15</td><td colspan="1" rowspan="1"></td><td colspan="1" rowspan="6">%</td></tr><tr><td colspan="1" rowspan="1">fvco_OUT= 400 MHz</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.14</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">fvco_OUT= 832 MHz</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.16</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="3">Sigma-deltamode (CKIN =16 MHz)</td><td colspan="1" rowspan="1">fvco_OUT= 192 MHz</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.17</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">fvco_OUT= 500 MHz</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.08</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">fvco_O_UT= 836 MHz</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.06</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="4">IDD(PLL)</td><td colspan="1" rowspan="4">PLL power consumption</td><td colspan="1" rowspan="2">f co_OUT = 560 MHZ</td><td colspan="1" rowspan="1">VDDA</td><td colspan="1" rowspan="1">530</td><td colspan="1" rowspan="1">557</td><td colspan="1" rowspan="1">670</td><td colspan="1" rowspan="4">HA</td></tr><tr><td colspan="1" rowspan="1">VCORE</td><td colspan="1" rowspan="1">1190</td><td colspan="1" rowspan="1">1285</td><td colspan="1" rowspan="1">6300</td></tr><tr><td colspan="1" rowspan="2">fvco_oUT =192 MHz</td><td colspan="1" rowspan="1">VDDA</td><td colspan="1" rowspan="1">260</td><td colspan="1" rowspan="1">286</td><td colspan="1" rowspan="1">513</td></tr><tr><td colspan="1" rowspan="1">VCORE</td><td colspan="1" rowspan="1">309</td><td colspan="1" rowspan="1">377</td><td colspan="1" rowspan="1">5700</td></tr></table>

Guaranteed by design unless otherwise specified.   
2This value must be limited to the maximum frequency due to the product limitation.

Guaranteed by characterization results.

Integer mode only.

Table 40. PLL1 characteristics (medium VCO frequency range)(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=2 colspan=1>fpLL_IN</td><td rowspan=1 colspan=1>PLL input clock</td><td rowspan=1 colspan=2>-</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>PLL input clock duty cycle</td><td rowspan=1 colspan=2>-</td><td rowspan=1 colspan=1>10</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>90</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=4 colspan=1>fpLL_OUT</td><td rowspan=4 colspan=1>PLL multiplier output clock P, Q, R</td><td rowspan=1 colspan=2>VOSO</td><td rowspan=1 colspan=1>1.17</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>210</td><td rowspan=5 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=2>VOS1</td><td rowspan=1 colspan=1>1.17</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>210</td></tr><tr><td rowspan=1 colspan=2>VOS2</td><td rowspan=1 colspan=1>1.17</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>210</td></tr><tr><td rowspan=1 colspan=2>VOS3</td><td rowspan=1 colspan=1>1.17</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>200</td></tr><tr><td rowspan=1 colspan=1>fvco_ouT</td><td rowspan=1 colspan=1>PLL VCO output</td><td rowspan=1 colspan=2>-</td><td rowspan=1 colspan=1>150</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>420</td></tr><tr><td rowspan=2 colspan=1>tLOCK</td><td rowspan=2 colspan=1>PLL lock time</td><td rowspan=1 colspan=2>Normal mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>60(2)</td><td rowspan=1 colspan=1>100(2)</td><td rowspan=2 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=2>Sigma-delta mode</td><td rowspan=1 colspan=2>forbidden</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=7 colspan=1>Jitter</td><td rowspan=4 colspan=1>Cycle-to-cycle jitter(3)</td><td rowspan=4 colspan=1></td><td rowspan=1 colspan=1>fvco_out = 150 MHZ</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>145</td><td rowspan=1 colspan=1>-</td><td rowspan=4 colspan=1>±ps</td></tr><tr><td rowspan=1 colspan=1>fvco ouu=30 MHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>91</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>fvco_out = 00 MHZ</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>64</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>fvco_ out =20 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>63</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>Period jitter</td><td rowspan=2 colspan=1>fPLL_OUuT = 50 MHz</td><td rowspan=1 colspan=1>fvco_out =150 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>55</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>±-ps</td></tr><tr><td rowspan=1 colspan=1>fvco_out = 0 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>30</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Long term jitter</td><td rowspan=1 colspan=1>Normal mode</td><td rowspan=1 colspan=1>fvcoOuT=00 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±0.3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=4 colspan=1>I(PLL)</td><td rowspan=4 colspan=1>PLL power consumption on VDD</td><td rowspan=2 colspan=1>fvco_ out ==20 MHz</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>440</td><td rowspan=1 colspan=1>1150</td><td rowspan=4 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>VCORE</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>530</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>fvcocOUT= 150 MHz</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>180</td><td rowspan=1 colspan=1>500</td></tr><tr><td rowspan=1 colspan=1>VCORE</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>200</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by design unless otherwise specified.

Guaranteed by characterization results.

Integer mode only.

Table 41. PLL2 and PLL3 characteristics (wide VCO frequency range)(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=2 colspan=1>fPLL_IN</td><td rowspan=1 colspan=1>PLL input clock</td><td rowspan=1 colspan=2>-</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>16</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>PLL input clock duty cycle</td><td rowspan=1 colspan=2>-</td><td rowspan=1 colspan=1>10</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>90</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=4 colspan=1>fPLL_OUT</td><td rowspan=4 colspan=1>PLL multiplier output clock P,Q, R</td><td rowspan=1 colspan=2>VOSO</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>550(2)</td><td rowspan=5 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=2>VOS1</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>400(2)</td></tr><tr><td rowspan=1 colspan=2>VOS2</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>300(2)</td></tr><tr><td rowspan=1 colspan=2>VOS3</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>170(2)</td></tr><tr><td rowspan=1 colspan=1>fvco_ouT</td><td rowspan=1 colspan=1>PLL VCO output</td><td rowspan=1 colspan=2>-</td><td rowspan=1 colspan=1>192</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>960(3)</td></tr><tr><td rowspan=2 colspan=1>tLOCK</td><td rowspan=2 colspan=1>PLL lock time</td><td rowspan=1 colspan=2>Normal mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>150(3)</td><td rowspan=2 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=2>Sigma-delta mode (fpLL_IN≥ 8 MHz)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>58</td><td rowspan=1 colspan=1>166(3)</td></tr><tr><td rowspan=8 colspan=1>Jitter</td><td rowspan=4 colspan=1>Cycle-to-cycle jitter(4)</td><td rowspan=1 colspan=2>fvco_OuT = 192 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>134</td><td rowspan=1 colspan=1>-</td><td rowspan=4 colspan=1>±ps</td></tr><tr><td rowspan=1 colspan=2>fvco_out = 200 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>134</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>fvco_out = 400 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>76</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>fvco_ouT = 800 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>39</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=4 colspan=1>Long term jitter</td><td rowspan=1 colspan=1>Normalmode(fPLL IN =MHZz)</td><td rowspan=1 colspan=1>fvcocoOUT= 560 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±0.2</td><td rowspan=1 colspan=1>-</td><td rowspan=4 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>Normalmode(fpPLL IN = 16 MHZz)</td><td rowspan=1 colspan=1>fvco_out560 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±0.8</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Sigma-deltamode(fpLL IN =  MHZz)</td><td rowspan=1 colspan=1>fvco_out =560 MHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>±0.2</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>Sigma-deltamode(fpLL IN = 16 MHZz)</td><td rowspan=1 colspan=1>fvco_out =560 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±0.8</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=4 colspan=1>IDD(PLL)(3)</td><td rowspan=4 colspan=1>PLL power consumption</td><td rowspan=2 colspan=1>fvco_out =836 MHz</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>590</td><td rowspan=1 colspan=1>1500</td><td rowspan=4 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>VCORE</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>720</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>fvcocOuT= 192 MHZ</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>180</td><td rowspan=1 colspan=1>600</td></tr><tr><td rowspan=1 colspan=1>VCORE</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>280</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by design unless otherwise specified. This value must be limited to the maximum frequency due to the product limitation.

Guaranteed by characterization results.

Integer mode only.

Table 42. PLL2 and PLL3 characteristics (medium VCO frequency range)(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=2 colspan=1>fpLL_IN</td><td rowspan=1 colspan=1>PLL input clock</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>PLL input clock duty cycle</td><td rowspan=1 colspan=2>-</td><td rowspan=1 colspan=1>10</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>90</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=4 colspan=1>fPLL_OUT</td><td rowspan=4 colspan=1>PLL multiplier output clockP,Q, R</td><td rowspan=1 colspan=2>VOSO</td><td rowspan=1 colspan=1>1.17</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>210</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=2>VOS1</td><td rowspan=1 colspan=1>1.17</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>210</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>VOS2</td><td rowspan=1 colspan=1>1.17</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>210</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>VOS3</td><td rowspan=1 colspan=1>1.17</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>200</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>fvco_ouT</td><td rowspan=1 colspan=1>PLL VCO output</td><td rowspan=1 colspan=2>-</td><td rowspan=1 colspan=1>150</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>420</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>tLOCK</td><td rowspan=2 colspan=1>PLL lock time</td><td rowspan=1 colspan=2>Normal mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>60</td><td rowspan=1 colspan=1>100(2)</td><td rowspan=2 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=2>Sigma-delta mode</td><td rowspan=1 colspan=3>forbidden</td></tr><tr><td rowspan=7 colspan=1>Jitter</td><td rowspan=4 colspan=1>Cycle-to-cycle jitter(3)</td><td rowspan=1 colspan=2>fvco_out = 150 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>145</td><td rowspan=1 colspan=1>-</td><td rowspan=4 colspan=1>±ps</td></tr><tr><td rowspan=1 colspan=2>fvco_out = 200 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>91</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>fvco_out = 400 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>64</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>fvco_ouT = 420 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>63</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>Period jitter</td><td rowspan=1 colspan=1>fPLL OUT =50 MHz</td><td rowspan=1 colspan=1>fvco ouu1150 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>55</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>±ps</td></tr><tr><td rowspan=1 colspan=2>fvco_out = 400 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>30</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Long term jitter</td><td rowspan=1 colspan=1>Normal mode</td><td rowspan=1 colspan=1>fvcouT= 00 MHZ</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±0.3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=4 colspan=1>IDD(PLL)</td><td rowspan=4 colspan=1>PLL power consumption onVDD</td><td rowspan=2 colspan=1>fvcocOUuT=20 MHz</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>440</td><td rowspan=1 colspan=1>1150</td><td rowspan=4 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>VCORE</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>530</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>fvco coOuT= 150 MHz</td><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>180</td><td rowspan=1 colspan=1>500</td></tr><tr><td rowspan=1 colspan=1>VCORE</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>200</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by design unless otherwise specified. Guaranteed by characterization results. Integer mode only.

# 6.3.12 Memory characteristics

# Flash memory

The characteristics are given at Tj = —40 to 125 °C unless otherwise specified

The devis hippe ustmer with e famemoy.

Table 43. Flash memory characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=4 colspan=1>IDD</td><td rowspan=4 colspan=1>Supply current</td><td rowspan=1 colspan=1>Write / Erase 8-bit mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>6.5</td><td rowspan=1 colspan=1>-</td><td rowspan=4 colspan=1>mA</td></tr><tr><td rowspan=1 colspan=1>Write / Erase 16-bit mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>11.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Write / Erase 32-bit mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>20</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Write / Erase 64-bit mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>35</td><td rowspan=1 colspan=1>-</td></tr></table>

Table 44. Flash memory programming   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min(1)</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max(1)</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=4 colspan=1>tprog</td><td rowspan=4 colspan=1>Word (266 bits) programmingtime</td><td rowspan=1 colspan=1>Program/erase parallelism x 8</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>290</td><td rowspan=1 colspan=1>580(2)</td><td rowspan=4 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>Program/erase parallelism x 16</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>180</td><td rowspan=1 colspan=1>360</td></tr><tr><td rowspan=1 colspan=1>Program/erase parallelism x 32</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>130</td><td rowspan=1 colspan=1>260</td></tr><tr><td rowspan=1 colspan=1>Program/erase parallelism x 64</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>100</td><td rowspan=1 colspan=1>200</td></tr><tr><td rowspan=3 colspan=1>TERASE</td><td rowspan=3 colspan=1>Sector (128 Kbytes) erase time</td><td rowspan=1 colspan=1>Program/erase parallelism x 8</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>4</td><td rowspan=7 colspan=1>s</td></tr><tr><td rowspan=1 colspan=1>Program/erase parallelism x 16</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.8</td><td rowspan=1 colspan=1>3.6</td></tr><tr><td rowspan=1 colspan=1>Program/erase parallelism x 32</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.1</td><td rowspan=1 colspan=1>2.2</td></tr><tr><td rowspan=4 colspan=1>tME</td><td rowspan=4 colspan=1>Mass erase time (1 Mbyte)</td><td rowspan=1 colspan=1>Program/erase parallelism x 8</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>13</td><td rowspan=1 colspan=1>26</td></tr><tr><td rowspan=1 colspan=1>Program/erase parallelism x 16</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>8</td><td rowspan=1 colspan=1>16</td></tr><tr><td rowspan=1 colspan=1>Program/erase parallelism x 32</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>6</td><td rowspan=1 colspan=1>12</td></tr><tr><td rowspan=1 colspan=1>Program/erase parallelism x 64</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5</td><td rowspan=1 colspan=1>10</td></tr><tr><td rowspan=4 colspan=1>Vprog</td><td rowspan=4 colspan=1>Programming voltage</td><td rowspan=1 colspan=1>Program parallelism x 8</td><td rowspan=3 colspan=1>1.62</td><td rowspan=3 colspan=1>-</td><td rowspan=3 colspan=1>3.6</td><td rowspan=4 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>Program parallelism x 16</td></tr><tr><td rowspan=1 colspan=1>Program parallelism x 32</td></tr><tr><td rowspan=1 colspan=1>Program parallelism x 64</td><td rowspan=1 colspan=1>1.8</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.6</td></tr></table>

Guaranteed by characterization results. 2The maximum programming time is measured after 10K erase operations.

Table 45. Flash memory endurance and data retention   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min(1)</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>NEND</td><td rowspan=1 colspan=1>Endurance</td><td rowspan=1 colspan=1>Tj =-40 to +125 °</td><td rowspan=1 colspan=1>10</td><td rowspan=1 colspan=1>kcycles</td></tr><tr><td rowspan=2 colspan=1>tRET</td><td rowspan=2 colspan=1>Data retention</td><td rowspan=1 colspan=1>1 kcycle at TA = 85 °</td><td rowspan=1 colspan=1>30</td><td rowspan=2 colspan=1>Years</td></tr><tr><td rowspan=1 colspan=1>10 kcycles at TA = 55 °</td><td rowspan=1 colspan=1>20</td></tr></table>

# 6.3.13 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

# Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

Electrostatic discharge (EsD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard. FTB: A burst of fast transient voltage (positive and negative) is applied to VDD and Vss through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in Table 46. They are based on the EMS levels and classes defined in application note AN1709 "EMC design guide for STM8, STM32 and Legacy MCUs ".

Table 46. EMS characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Level/Class</td></tr><tr><td rowspan=1 colspan=1>VFESD</td><td rowspan=1 colspan=1>Voltage limits to be applied on any l/O pin to inducea functional disturbance</td><td rowspan=1 colspan=1>VDD = 3.3 V, TA = 25 °C,LQFP176, conforming toIEC 61000-4-2</td><td rowspan=1 colspan=1>3B</td></tr><tr><td rowspan=1 colspan=1>VFTB</td><td rowspan=1 colspan=1>Fast transient voltage burst limits to be appliedthrough 100 pF on VDD and Vss pins to induce afunctional disturbance</td><td rowspan=1 colspan=1>VDD = 3.3 V, TA = 25 °C,LQFP176, conforming toIEC 61000-4-4</td><td rowspan=1 colspan=1>5A</td></tr></table>

As a consequence, it is recommended to add a serial resistor (1 kΩ) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

# Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore, it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

# Software recommendations

The software flowchart must include the management of runaway conditions such as:

Corrupted program counter • Unexpected reset Critical Data corruption (control registers...)

# Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015 "Software techniques for improving microcontrollers EMC performance").

# Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard, which specifies the test board and the pin loading.

Table 47. EMI characteristics for fHSE = 8 MHz and fcPU = 550 MHz   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Monitoredfrequency band</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=5 colspan=1>SEMI</td><td rowspan=4 colspan=1>Peaklvel(1)</td><td rowspan=5 colspan=1>VDD = 3.6 V, TA = 25 °C, LQFP176 package,compliant with IEC61967-2</td><td rowspan=1 colspan=1>0.1 to 30 MHz</td><td rowspan=1 colspan=1>14</td><td rowspan=4 colspan=1>dBμV</td></tr><tr><td rowspan=1 colspan=1>30 to 130 MHz</td><td rowspan=1 colspan=1>20</td></tr><tr><td rowspan=1 colspan=1>130 MHz to 1 GHz</td><td rowspan=1 colspan=1>27</td></tr><tr><td rowspan=1 colspan=1>1 GHz to 2 GHz</td><td rowspan=1 colspan=1>17</td></tr><tr><td rowspan=1 colspan=1>Level(2)</td><td rowspan=1 colspan=1>0.1 MHz to 2 GHz</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>-</td></tr></table>

1Refer to AN1709 "EMI radiated test" chapter. 2.Refer to AN1709 "EMI level classification" chapter.

# 6.3.14 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

# Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse) are applied to the pins of each sample according to each pin combination. This test conforms to the ANSI/ESDA/JEDEC JS-001 and ANSI/ESDA/JEDEC JS-002 standards.

Table 48. ESD absolute maximum ratings   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Ratings</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Packages</td><td rowspan=1 colspan=1>Class</td><td rowspan=1 colspan=1>Maximumvalue(1)</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>VESD(HBM)</td><td rowspan=1 colspan=1>Electrostatic dischargevoltage (human body model)</td><td rowspan=1 colspan=1>TA= 25 °C conforming toANSI/ESDA/JEDEC JS-001</td><td rowspan=1 colspan=1>All packages</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>2000</td><td rowspan=3 colspan=1>V</td></tr><tr><td rowspan=2 colspan=1>VESD(CDM)</td><td rowspan=2 colspan=1>Electrostatic dischargevoltage (charge devicemodel)</td><td rowspan=2 colspan=1>TA= +25 ° conforming toANSI/ESDA/JEDEC JS-002</td><td rowspan=1 colspan=1>AII LQFPpackages</td><td rowspan=1 colspan=1>C1</td><td rowspan=1 colspan=1>250</td></tr><tr><td rowspan=1 colspan=1>All BGA andWLCSP packages</td><td rowspan=1 colspan=1>C2a</td><td rowspan=1 colspan=1>500</td></tr></table>

Guaranteed by characterization results.

# Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

• A supply overvoltage is applied to each power supply pin A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with JESD78 IC latchup standard.

Table 49. Electrical sensitivities   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Class</td></tr><tr><td rowspan=1 colspan=1>LU</td><td rowspan=1 colspan=1>Static latchup class</td><td rowspan=1 colspan=1>Conforming to JESD78,Tj = TJMax</td><td rowspan=1 colspan=1>II level A</td></tr></table>

# 6.3.15 l/O current injection characteristics

As a general rule, a current injection to the I/O pins, due to external voltage below Vss or above VDD (for standard, 3.3 V-capable I/O pins) should be avoided during the normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when an abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during the device characterization.

# Functional susceptibility to l/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the l/O pins programmed in floating input mode. While current is injected into the l/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of 5 µA/+0 µA range), or other functional failure (for example reset, oscillator frequency deviation).

The following tables are the compilation of the SIC1/SIC2 and functional ESD results.

Negative induced A negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

Table 50. I/0 current injection susceptibility(1)   

<table><tr><td rowspan=2 colspan=1>Symbol</td><td rowspan=2 colspan=1>Description</td><td rowspan=1 colspan=2>Functional susceptibility</td><td rowspan=2 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>Negativeinjection</td><td rowspan=1 colspan=1>Positiveinjection</td></tr><tr><td rowspan=4 colspan=1>INJ</td><td rowspan=1 colspan=1>PA12, PE8</td><td rowspan=1 colspan=1>5</td><td rowspan=1 colspan=1>0</td><td rowspan=4 colspan=1>mA</td></tr><tr><td rowspan=1 colspan=1>PC4, PE12, PF15, PHO</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>NA</td></tr><tr><td rowspan=1 colspan=1>PA0, PAO_C, PA1, PA1_C, PC2, PC2_C, PC3, PC3_C, PA4,PA5, PE7, PG1, PH4, PH5, BOOTO</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>0</td></tr><tr><td rowspan=1 colspan=1>All other I/Os</td><td rowspan=1 colspan=1>5</td><td rowspan=1 colspan=1>NA</td></tr></table>

Guaranteed by characterization results.

# 6.3.16 I/O port characteristics

# General input/output characteristics

Unless otherwise specified, the parameters given in Table 51: I/O static characteristics are derived from tests performed under the conditions summarized in Table 12: General operating conditions. All I/Os are CMOS and TTL compliant (except for BOOT0).

#

For information on GPIO configuration, refer to application note AN4899 "STM32 GPIO configuration for hardware settings and low-power consumption", available from the ST website www.st.com.

Table 51. I/0 static characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Condition</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=3 colspan=1>VIL</td><td rowspan=1 colspan=1>/ input low level voltageexcept BOOTO</td><td rowspan=3 colspan=1>1.62 V&lt;VDD&lt;3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.3VDD(1)</td><td rowspan=3 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>l/0 input low level voltageexcept BOOTO</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.4Vpp0.1</td></tr><tr><td rowspan=1 colspan=1>BOOTO I/O input low levelvoltage</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.19VpD+0.1(2)</td></tr><tr><td rowspan=4 colspan=1>VIH</td><td rowspan=1 colspan=1>I/O input high level voltageexcept BOOT0 and Pxy_C I/Os</td><td rowspan=4 colspan=1>1.62 V&lt;VDD&lt;3.6 V</td><td rowspan=1 colspan=1>0.7VDD(1)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=4 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>Pxy_C pin input high levelvoltage</td><td rowspan=1 colspan=1>0.7VDD(3)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>I/O input high level voltageexcept BOOTO</td><td rowspan=1 colspan=1>0.075p </td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>BOOT0 I/O input high levelvoltage</td><td rowspan=1 colspan=1>0.17VpD+0.6(2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=2 colspan=1>VHYS{$</td><td rowspan=1 colspan=1>TT_xx, FT_xxx and NRST I/Oinput hysteresis</td><td rowspan=2 colspan=1>1.62 V&lt; VDD &lt;3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>250</td><td rowspan=1 colspan=1></td><td rowspan=2 colspan=1>mV</td></tr><tr><td rowspan=1 colspan=1>BOOT0 I/O input hysteresis</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>200</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=7 colspan=1>1kg(4)</td><td rowspan=2 colspan=1>FT_xx Input leakage current(2)</td><td rowspan=1 colspan=1>0&lt;VIN ≤ MaX(VDxxx)(9)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+/-250</td><td rowspan=7 colspan=1>nA</td></tr><tr><td rowspan=1 colspan=1>Max(VDDxxx)&lt;V ≤ 5.5 V())()(9)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1500</td></tr><tr><td rowspan=2 colspan=1>FT_u IO</td><td rowspan=1 colspan=1>0&lt;VIN ≤ Max(VDDxx)()</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+/- 350</td></tr><tr><td rowspan=1 colspan=1>Max(VDxxz) (   5.5 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5000(7)</td></tr><tr><td rowspan=1 colspan=1>TT_xx Input leakage current</td><td rowspan=1 colspan=1>0&lt;VIN ≤ MaXx(VDDXX)()</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+/-250</td></tr><tr><td rowspan=2 colspan=1>VPP (BOOT0 alternatefunction)</td><td rowspan=1 colspan=1>0&lt;VIN≤ VDD</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>15</td></tr><tr><td rowspan=1 colspan=1>VDD &lt; ViN ≤V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>35</td></tr><tr><td rowspan=1 colspan=1>RpU</td><td rowspan=1 colspan=1>Weak pull-up equivalentresistor(8)</td><td rowspan=1 colspan=1>VIN=Vss</td><td rowspan=1 colspan=1>30</td><td rowspan=1 colspan=1>40</td><td rowspan=1 colspan=1>50</td><td rowspan=2 colspan=1>kΩ</td></tr><tr><td rowspan=1 colspan=1>RpD</td><td rowspan=1 colspan=1>Weak pull-down equivalentresistor(8)</td><td rowspan=1 colspan=1>VIN=VDD(9)</td><td rowspan=1 colspan=1>30</td><td rowspan=1 colspan=1>40</td><td rowspan=1 colspan=1>50</td></tr><tr><td rowspan=1 colspan=1>C10</td><td rowspan=1 colspan=1>I/O pin capacitance</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>pF</td></tr></table>

Compliant with CMOS requirements.

Guaranteed by design.

T u thes /Os i digital input mode, VDD ust espect the follw condit: 0.7 VDD < VDDA + 0. V.

5All FT_xx IO except FT_lu, FT_u and PC3.

6Vin must be less than Max(VDDxXX) + 3.6 V.

disabled.

8. T pu u PMOS/NMOS contribution to the series resistance is minimal (\~0% order).

9Max(VDDxxX) is the maximum value of all the l/O supplies.

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT l/Os is shown in Figure 17.

![](images/f4d9e52acd1b324cdaab18cbc4dd6bea3e6206c25de2a67b8e31bc02c27eaa79.jpg)  
Figure 17. VIL/VIH for all I/Os except BOOT0

MSv46121V3

# Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ±8 mA, and sink or source up to ±20 mA (with a relaxed VoL/VoH).

In the user application, the number of l/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2. In particular:

The sum of the currents sourced by all the l/Os on VDD, plus the maximum Run consumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating ∑lvDD (see Table 10).   
The sum of the currents sunk by all the l/Os on Vss plus the maximum Run   
consumption of the MCU sunk on Vss cannot exceed the absolute maximum rating ∑lvss (see Table 10).

# Output voltage levels

Unless otherwise specified, the parameters given in Table 52: Output voltage characteristics for all I/Os except PC13, PC14 and PC15 and Table 53: Output voltage characteristics for PC13, PC14 and PC15 are derived from tests performed under ambient temperature and VDD supply voltage conditions summarized in Table 12: General operating conditions. All I/Os are CMOS and TTL compliant.

Table 52. Output voltage characteristics for all l/Os except PC13, PC14 and PC15(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions(3)</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>VOL</td><td rowspan=1 colspan=1>Output low level voltage</td><td rowspan=1 colspan=1>CMOS port(2)lIo = 8 mA2.7 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.4</td><td rowspan=12 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>VOH</td><td rowspan=1 colspan=1>Output high level voltage</td><td rowspan=1 colspan=1>CMOS port(2)|I0 = -8 mA2.7 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1>VDD - 0.4</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>VoL(3)</td><td rowspan=1 colspan=1>Output low level voltage</td><td rowspan=1 colspan=1>TTL port(2)lIo = 8 mA2.7 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.4</td></tr><tr><td rowspan=1 colspan=1>VoH({3)</td><td rowspan=1 colspan=1>Output high level voltage</td><td rowspan=1 colspan=1>TTL port(2)|o = -8 mA2.7 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1>2.4</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>VoL(3)</td><td rowspan=1 colspan=1>Output low level voltage</td><td rowspan=1 colspan=1>lIo = 20 mA2.7 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.3</td></tr><tr><td rowspan=1 colspan=1>VoH({3)</td><td rowspan=1 colspan=1>Output high level voltage</td><td rowspan=1 colspan=1>|Io = -20 mA2.7 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1>VDD - 1.3</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>VoL(3)</td><td rowspan=1 colspan=1>Output low level voltage</td><td rowspan=1 colspan=1>|Io = 4 mA1.62 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.4</td></tr><tr><td rowspan=1 colspan=1>VoH (3)</td><td rowspan=1 colspan=1>Output high level voltage</td><td rowspan=1 colspan=1>|o = -4 mA1.62 V ≤VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>VDD - 0.4</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>VoL(3)</td><td rowspan=1 colspan=1>Output low level voltage for Pxy_Cpins</td><td rowspan=1 colspan=1>|Io = 1 mA1.62 V ≤ VDD &lt; 3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.4</td></tr><tr><td rowspan=1 colspan=1>VOH(3)</td><td rowspan=1 colspan=1>Output high level voltage for Pxy_Cpins(4)</td><td rowspan=1 colspan=1>|Io = 1 mA1.62 V ≤ VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>Min(VDD - 0.4,VDDA + 0.3)</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=2 colspan=1>VOLFM+(3)</td><td rowspan=2 colspan=1>Output low level voltage for an FTfI/O pin in FM+ mode</td><td rowspan=1 colspan=1>|I0 = 20 mA2.3 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.4</td></tr><tr><td rowspan=1 colspan=1>|Io = 10 mA1.62 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.4</td></tr></table>

respect the absolute maximum ratings ΣIIO. 2.TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

Guaranteed by design.

V  .V <V0.V,         h   e peripherals.

Table 53. Output voltage characteristics for PC13, PC14 and PC15(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions(3)</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>VOL</td><td rowspan=1 colspan=1>Output low level voltage</td><td rowspan=1 colspan=1>CMOS port(2)lIo = 3 mA2.7 V≤ VDD ≤3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.4</td><td rowspan=6 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>VOH</td><td rowspan=1 colspan=1>Output high level voltage</td><td rowspan=1 colspan=1>CMOS port(2)|o = -3 mA2.7 V≤ VDD ≤3.6 V</td><td rowspan=1 colspan=1>VDD-0.4</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>VoL(3)</td><td rowspan=1 colspan=1>Output low level voltage</td><td rowspan=1 colspan=1>TTL port(2)|Io = 3 mA2.7 V≤ VDD ≤3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.4</td></tr><tr><td rowspan=1 colspan=1>VoH{</td><td rowspan=1 colspan=1>Output high level voltage</td><td rowspan=1 colspan=1>TTL port(2)|Io = -3 mA2.7 V≤ VDD ≤3.6 V</td><td rowspan=1 colspan=1>2.4</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>VoL({2)</td><td rowspan=1 colspan=1>Output low level voltage</td><td rowspan=1 colspan=1>|Io = 1.5 mA1.62 V≤ VDD ≤3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.4</td></tr><tr><td rowspan=1 colspan=1>VoH({2</td><td rowspan=1 colspan=1>Output high level voltage</td><td rowspan=1 colspan=1>|Io = -1.5 mA1.62 V≤ VDD ≤3.6 V</td><td rowspan=1 colspan=1>VDD-0.4</td><td rowspan=1 colspan=1></td></tr></table>

respect the absolute maximum ratings ∑IIO. 2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52. Guaranteed by design.

# Output buffer timing characteristics (HSLV option disabled)

The HSLV bit of SYSCFG_CCCSR register can be used to optimize the I/O speed when the product voltage is below 2.7 V.

Table 54. Output timing characteristics (HSLV OFF)(1)   

<table><tr><td rowspan=1 colspan=1>Speed</td><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=12 colspan=1>00</td><td rowspan=6 colspan=1>Fmax{</td><td rowspan=6 colspan=1>Maximum frequency</td><td rowspan=1 colspan=1>C=50 pF, 2.7 V≤ VDD≤3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>12</td><td rowspan=6 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 2.7 V≤VDD≤3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>12</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 2.7 V≤VDD≤3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>16</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4</td></tr><tr><td rowspan=6 colspan=1>t,/t(3)</td><td rowspan=6 colspan=1>Output high to low levelfall time and output lowto high level rise time</td><td rowspan=1 colspan=1>C=50 pF, 2.7 V≤ VDD≤3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>16.6</td><td rowspan=6 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>33.3</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 2.7 V≤VDD≤3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>13.3</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>25</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 2.7 V≤VDD≤3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>10</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>20</td></tr><tr><td rowspan=12 colspan=1>01</td><td rowspan=6 colspan=1>Fmax{)</td><td rowspan=6 colspan=1>Maximum frequency</td><td rowspan=1 colspan=1>C=50 pF, 2.7 V≤ VDD≤3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>60</td><td rowspan=6 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>15</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 2.7 V≤VDD≤3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>80</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>15</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 2.7 V≤VDD≤3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>110</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>20</td></tr><tr><td rowspan=6 colspan=1>t/t(3)</td><td rowspan=6 colspan=1>Output high to low levelfall time and output lowto high level rise time</td><td rowspan=1 colspan=1>C=50 pF, 2.7 V≤ VDD≤3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5.2</td><td rowspan=6 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>10</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 2.7 V≤VDD≤3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4.2</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>7.5</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 2.7 V≤VDD≤3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.8</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5.2</td></tr></table>

a utu m ac F   

<table><tr><td rowspan=1 colspan=1>Speed</td><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=2>Parameter</td><td rowspan=1 colspan=1>conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=12 colspan=1>10</td><td rowspan=6 colspan=1>Fmax{})</td><td rowspan=6 colspan=2>Maximum frequency</td><td rowspan=1 colspan=1>C=50 pF, 2.7 V≤VDD≤3.6 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>85</td><td rowspan=6 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>35</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 2.7 V≤VDD≤3.6 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>110</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>40</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 2.7 V≤VDD≤3.6 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>166</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>100</td></tr><tr><td rowspan=6 colspan=1>t/t(3)</td><td rowspan=6 colspan=2>Output high to low levelfall time and output lowto high level rise time</td><td rowspan=1 colspan=1>C=50 pF, 2.7 V≤VDD≤3.6 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.8</td><td rowspan=6 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>6.9</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 2.7 V≤VDD≤3.6 V(4)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2.8</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>5.2</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 2.7 V≤VDD≤3.6 V(4)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.8</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.3</td></tr><tr><td rowspan=12 colspan=1>11</td><td rowspan=6 colspan=1>Fmax{)</td><td rowspan=6 colspan=2>Maximum frequency</td><td rowspan=1 colspan=1>C=50 pF, 2.7 V≤VDD≤3.6 VV</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>100</td><td rowspan=6 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>50</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 2.7 V≤VDD≤3.6 VV</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>133</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>66</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 2.7 V≤VDD≤3.6 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>220</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>85</td></tr><tr><td rowspan=6 colspan=1>t,/t()</td><td rowspan=6 colspan=2>Output high to low levelfall time and output lowto high level rise time</td><td rowspan=1 colspan=1>C=50 pF, 2.7 V≤VDD≤3.6 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.3</td><td rowspan=6 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>6.6</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 2.7 V≤VDD≤3.6 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.4</td></tr><tr><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4.5</td></tr><tr><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>C=10 pF, 2.7 V≤VDD≤3.6 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.5</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.7</td></tr></table>

Guaranteed by design. The aximum equenc is achieved wit a duty ccle   to % when loaded by he specif capacn. 0  0. Compensation system enabled.

# Output buffer timing characteristics (HSLV option enabled)

Table 55. Output timing characteristics (HSLV ON)(1)   

<table><tr><td rowspan=1 colspan=1>Speed</td><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=6 colspan=1>00</td><td rowspan=3 colspan=1>Fmax(2)</td><td rowspan=3 colspan=1>Maximum frequency</td><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>10</td><td rowspan=3 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>10</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>10</td></tr><tr><td rowspan=3 colspan=1>t,/t(3)</td><td rowspan=3 colspan=1>Output high to low levelfall time and output lowto high level rise time</td><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>11</td><td rowspan=3 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>9</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>6.6</td></tr><tr><td rowspan=6 colspan=1>01</td><td rowspan=3 colspan=1>F maxx(2)</td><td rowspan=3 colspan=1>Maximum frequency</td><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td><td rowspan=2 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>58</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>66</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=3 colspan=1>t/t(3)</td><td rowspan=3 colspan=1>Output high to low levelfall time and output lowto high level rise time</td><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>6.6</td><td rowspan=3 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4.8</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=6 colspan=1>10</td><td rowspan=3 colspan=1>Fmax{)</td><td rowspan=3 colspan=1>Maximum frequency</td><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>55</td><td rowspan=2 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>80</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>133</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=3 colspan=1>t/t(3)</td><td rowspan=3 colspan=1>Output high to low levelfall time and output lowto high level rise time</td><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5.8</td><td rowspan=3 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>4</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2.4</td></tr><tr><td rowspan=6 colspan=1>11</td><td rowspan=3 colspan=1>Fmax{)</td><td rowspan=3 colspan=1>Maximum frequency</td><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>60</td><td rowspan=3 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>90</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>175</td></tr><tr><td rowspan=3 colspan=1>t/t(3)</td><td rowspan=3 colspan=1>Output high to low levelfall time and output lowto high level rise time</td><td rowspan=1 colspan=1>C=50 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>5.3</td><td rowspan=3 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>C=30 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.6</td></tr><tr><td rowspan=1 colspan=1>C=10 pF, 1.62 V≤VDD≤2.7 V(4)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.9</td></tr></table>

Guaranteed by design. Te maxu equencyis achieved wit a duty ccle  5 when loaded by he speci capace. 0  0. 4Compensation system enabled.

# Analog switch between ports Pxy_C and Pxy

PA0_C, PA1_C, PC2_C and PC3_C can be connected internally to PA0, PA1, PC2 and PC3, respectively (refer to SYSCFG_PMCR register in RM0468 reference manual). The switch is controlled by VDDswITCH voltage level. I is defined through BOOSTVDDSEL bit of SYSCFG_PMCR. If the switch is closed the switch characteristics are given in the table below.

Table 56. Pxy_C and Pxy analog switch characteristics   

<table><tr><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=6 colspan=1>Switchimpedance</td><td rowspan=1 colspan=2>Switch control boosted</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>315</td><td rowspan=6 colspan=1>Ω</td></tr><tr><td rowspan=5 colspan=1>Switch controlnot boosted</td><td rowspan=1 colspan=1>VDDSWITCH&gt;2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>315</td></tr><tr><td rowspan=1 colspan=1>VDDSWITCH &gt; 2.4 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>335</td></tr><tr><td rowspan=1 colspan=1>VDDSWITCH &gt; 2.0 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>390</td></tr><tr><td rowspan=1 colspan=1>VDdSWItCh &gt; 1.8 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>445</td></tr><tr><td rowspan=1 colspan=1>VDDSWITCH &gt; 1.62 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>550</td></tr></table>

# 6.3.17 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, Rpu (see Table 51: I/O static characteristics).

Unless otherwise specified, the parameters given in Table 57 are derived from tests performed under the ambient temperature and VDD supply voltage conditions summarized in Table 12: General operating conditions.

Table 57. NRST pin characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>Rpu({2</td><td rowspan=1 colspan=1>Weak pull-up equivalentrresistor(1)</td><td rowspan=1 colspan=1>ViN = Vss</td><td rowspan=1 colspan=1>30</td><td rowspan=1 colspan=1>40</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>kQ</td></tr><tr><td rowspan=1 colspan=1>VF(NRST){2)</td><td rowspan=1 colspan=1>NRST Input filtered pulse</td><td rowspan=1 colspan=1>1.71 V &lt;VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td><td rowspan=3 colspan=1>ns</td></tr><tr><td rowspan=2 colspan=1>VNF(NRST {</td><td rowspan=2 colspan=1>NRST Input not filtered pulse</td><td rowspan=1 colspan=1>1.71 V &lt; VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>350</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>1.62 V &lt; VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>1000</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr></table>

The pulp is designed with a true resistance n series with a switable M.his MO contrutn to the series resistance must be minimum (\~10% order). Guaranteed by design.

![](images/10a56ef05a8b7cb66704e6fbd4f13344a319d8194f0dc39ccf8f1626e07a12d3.jpg)  
Figure 18. Recommended NRST pin protection

ai14132d

The reset network protects the device against parasitic resets.

2. T Table 51. Otherwise the reset is not taken into account by the device.

# 6.3.18 FMC characteristics

Unless otherwise specified, the parameters given in Table 58 to Table 71 for the FMC interface are derived from tests performed under the ambient temperature, fhcLk frequency and VDD supply voltage conditions summarized in Table 12: General operating conditions, with the following configuration:

• Output speed is set to OSPEEDRy[1:0] = 11   
• Measurement points are done at CMOS levels: 0.5VDD • I0 Compensation cell activated.   
• HSLV activated when VDD ≤ 2.7 V   
• VOS level set to VOSO.

Refer to Section 6.3.16: I/0 port characteristics for more details on the input/output alternate function characteristics.

# Asynchronous waveforms and timings

Figure 19 through Figure 21 represent asynchronous waveforms and Table 58 through Table 65 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

• AddressSetupTime = 0x1   
• AddressHoldTime = 0x1   
• DataSetupTime = 0x1 (except for asynchronous NWAIT mode , DataSetupTime = 0x5)   
• BusTurnAroundDuration = 0x0   
• Capacitive load CL = 30 pF

In be c  cecl

Table 58. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(NE)</td><td rowspan=1 colspan=1>FMC_NE low time</td><td rowspan=1 colspan=1>3Tfmc_ker_ck-1</td><td rowspan=1 colspan=1>3Tfmc_ker_ck+1</td><td rowspan=12 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tv(NOE_NE)</td><td rowspan=1 colspan=1>FMC_NEx low to FMC_NOE low</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>0.5</td></tr><tr><td rowspan=1 colspan=1>tw(NOE)</td><td rowspan=1 colspan=1>FMC_NOE low time</td><td rowspan=1 colspan=1>2Tfmc_ker_ck-1</td><td rowspan=1 colspan=1>2Tfmc_ker_ck+1</td></tr><tr><td rowspan=1 colspan=1>th(NE_NOE)</td><td rowspan=1 colspan=1>FMC_NOE high to FMC_NE highhold time</td><td rowspan=1 colspan=1>Tfmc_ker_ck</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>tv(A_NE)</td><td rowspan=1 colspan=1>FMC_NEx low to FMC_A valid</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.5</td></tr><tr><td rowspan=1 colspan=1>th(A_NOE)</td><td rowspan=1 colspan=1>Address hold time afterFMC_NOE high</td><td rowspan=1 colspan=1>2Tfmc_ker_ck</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(Data_NE)</td><td rowspan=1 colspan=1>Data to FMC_NEx high setuptime</td><td rowspan=1 colspan=1>Tfmc_ker_ck+14</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>tsu(Data_NOE)</td><td rowspan=1 colspan=1>Data to FMC_NOEx high setuptime</td><td rowspan=1 colspan=1>13</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>th(Data_NOE)</td><td rowspan=1 colspan=1>Data hold time after FMC_NOEhigh</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>th(Data_NE)</td><td rowspan=1 colspan=1>Data hold time after FMC_NExhigh</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>tv(NADV_NE)</td><td rowspan=1 colspan=1>FMC_NEx low to FMC_NADV low</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>4</td></tr><tr><td rowspan=1 colspan=1>tw(NADV)</td><td rowspan=1 colspan=1>FMC_NADV low time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>Tfmc_ker_ck+1</td></tr></table>

Guaranteed by characterization results.

Table 59. Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings(1)(2)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(NE)</td><td rowspan=1 colspan=1>FMC_NE low time</td><td rowspan=1 colspan=1>7Tfmc_ker_ck-1</td><td rowspan=1 colspan=1>7Tfmc_ker_ck+1</td><td rowspan=5 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tw(NOE)</td><td rowspan=1 colspan=1>FMC_NOE low time</td><td rowspan=1 colspan=1>5Tfmc_ker_ck-1</td><td rowspan=1 colspan=1>5T fmc_ker_ck +1</td></tr><tr><td rowspan=1 colspan=1>tw(NWAIT)</td><td rowspan=1 colspan=1>FMC_NWAIT low time</td><td rowspan=1 colspan=1>Tfmc_ker_ck-0.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(NWAIT_NE)</td><td rowspan=1 colspan=1>FMC_NWAIT valid before FMC_NExhigh</td><td rowspan=1 colspan=1>4Tfmc_ker_ck +9</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>th(NE_NWAIT)</td><td rowspan=1 colspan=1>FMC_NEx hold time afterFMC_NWAIT invalid</td><td rowspan=1 colspan=1>3Tfmc_ker_ck+12</td><td rowspan=1 colspan=1></td></tr></table>

Guaranteed by characterization results. NwAit pulse width is equal to 1 fmc_ker_ck cycle.

![](images/13abb2548b69341c6239262b3a00d573fc4c012739cca9e87c0bcd240b60c26a.jpg)  
Figure 19. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.

Table 60. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(NE)</td><td rowspan=1 colspan=1>FMC_NE low time</td><td rowspan=1 colspan=1>3Tfmc_ker_ck -1</td><td rowspan=1 colspan=1>3Tfmc_ker_ck + 1</td><td rowspan=12 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tv(NWE_NE)</td><td rowspan=1 colspan=1>FMC_NEx low to FMC_NWE low</td><td rowspan=1 colspan=1>Tfmc_ker_ck-1</td><td rowspan=1 colspan=1>Tfmc_ker_ck</td></tr><tr><td rowspan=1 colspan=1>tw(NWE)</td><td rowspan=1 colspan=1>FMC_NWE low time</td><td rowspan=1 colspan=1>Tfmc_ker_ck -0.5</td><td rowspan=1 colspan=1>Tfmc_ker_ck+0.5</td></tr><tr><td rowspan=1 colspan=1>th(NE_NWE)</td><td rowspan=1 colspan=1>FMC_NWE high to FMC_NE highhold time</td><td rowspan=1 colspan=1>Tfmc_ker_ck</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tv(A_NE)</td><td rowspan=1 colspan=1>FMC_NEx low to FMC_A valid</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1</td></tr><tr><td rowspan=1 colspan=1>th(A_NWE)</td><td rowspan=1 colspan=1>Address hold time after FMC_NWEhigh</td><td rowspan=1 colspan=1>Tfmc_ker_ck -0.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tv(BL_NE)</td><td rowspan=1 colspan=1>FMC_NEx low to FMC_BL valid</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.5</td></tr><tr><td rowspan=1 colspan=1>th(BL_NWE)</td><td rowspan=1 colspan=1>FMC_BL hold time after FMC_NWEhigh</td><td rowspan=1 colspan=1>Tfmc_ker_ck -0.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tv(Data_NE)</td><td rowspan=1 colspan=1>Data to FMC_NEx low to Data valid</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>Tfmc_ker_ck+2</td></tr><tr><td rowspan=1 colspan=1>th(Data_NWE)</td><td rowspan=1 colspan=1>Data hold time after FMC_NWE high</td><td rowspan=1 colspan=1>Tfmc_ker_ck</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tv(NADV_NE)</td><td rowspan=1 colspan=1>FMC_NEx low to FMC_NADV low</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>5</td></tr><tr><td rowspan=1 colspan=1>tw(NADV)</td><td rowspan=1 colspan=1>FMC_NADV low time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>Tfmc_ker_ck+ 1</td></tr></table>

Guaranteed by characterization results.

Table 61. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings(1)(2)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(NE)</td><td rowspan=1 colspan=1>FMC_NE low time</td><td rowspan=1 colspan=1>8Tfmc_ker_ck-1</td><td rowspan=1 colspan=1>8Tfmc_ker_ck+1</td><td rowspan=4 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tw(NWE)</td><td rowspan=1 colspan=1>FMC_NWE low time</td><td rowspan=1 colspan=1>6Tfmc_ker_ck-1</td><td rowspan=1 colspan=1>6Tfmc_ker_ck+1</td></tr><tr><td rowspan=1 colspan=1>tsu(NWAIT_NE)</td><td rowspan=1 colspan=1>FMC_NWAIT valid before FMC_NExhigh</td><td rowspan=1 colspan=1>5T fmc_ker_ck+13</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>th(NE_NWAIT)</td><td rowspan=1 colspan=1>FMC_NEx hold time afterFMC_NWAIT invalid</td><td rowspan=1 colspan=1>4Tfmc_ker_ck+12</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results. NwAit pulse width is equal to 1 fmc_ker_ck cycle.

![](images/ee6c93d65fc3f860867c218c438f3815e042e215a8597d39dc36bf5d8b900d71.jpg)  
Figure 20. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.

Table 62. Asynchronous multiplexed PSRAM/NOR read timings(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(NE)</td><td rowspan=1 colspan=1>FMC_NE low time</td><td rowspan=1 colspan=1>4Tfmc_ker_ck -1</td><td rowspan=1 colspan=1>4Tfmc_ker_ck +1</td><td rowspan=13 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tv(NOE_NE)</td><td rowspan=1 colspan=1>FMC_NEx low to FMC_NOE low</td><td rowspan=1 colspan=1>2Tfmc_ker_ck</td><td rowspan=1 colspan=1>2Tfmc_ker_ck+0.5</td></tr><tr><td rowspan=1 colspan=1>tw(NOE)</td><td rowspan=1 colspan=1>FMC_NOE low time</td><td rowspan=1 colspan=1>Tfmc_ker_ck-1</td><td rowspan=1 colspan=1>Tfmc_ker_ck+1</td></tr><tr><td rowspan=1 colspan=1>th(NE_NOE)</td><td rowspan=1 colspan=1>FMC_NOE high to FMC_NE high holdtime</td><td rowspan=1 colspan=1>Tfmc_ker_ck</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>tv(A_NE)</td><td rowspan=1 colspan=1>FMC_NEx low to FMC_A valid</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.5</td></tr><tr><td rowspan=1 colspan=1>tv(NADV_NE)</td><td rowspan=1 colspan=1>FMC_NEx low to FMC_NADV low</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>4.0</td></tr><tr><td rowspan=1 colspan=1>tw(NADV)</td><td rowspan=1 colspan=1>FMC_NADV low time</td><td rowspan=1 colspan=1>Tfmc_ker_ck-0.5</td><td rowspan=1 colspan=1>Tfmc_ker_ck +1</td></tr><tr><td rowspan=1 colspan=1>th(AD_NADV)</td><td rowspan=1 colspan=1>FMC_AD(address) valid hold timeafter FMC_NADV high)</td><td rowspan=1 colspan=1>T fmc_ker_ckk -4</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>th(A_NOE)</td><td rowspan=1 colspan=1>Address hold time after FMC_NOEhigh</td><td rowspan=1 colspan=1>Tfmc_ker_ck -0.5</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>tsu(Data_NE)</td><td rowspan=1 colspan=1>Data to FMC_NEx high setup time</td><td rowspan=1 colspan=1>Tfmc_ker_ck +14</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>tsu(Data_NOE)</td><td rowspan=1 colspan=1>Data to FMC_NOE high setup time</td><td rowspan=1 colspan=1>13</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>tn(Data_NE)</td><td rowspan=1 colspan=1>Data hold time after FMC_NEx high</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>th(Data_NOE)</td><td rowspan=1 colspan=1>Data hold time after FMC_NOE high</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results.

Table 63. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(NE)</td><td rowspan=1 colspan=1>FMC_NE low time</td><td rowspan=1 colspan=1>8Tfmc_ker_ck-1</td><td rowspan=1 colspan=1>8Tfmc_ker_ck +1</td><td rowspan=4 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tw(NOE)</td><td rowspan=1 colspan=1>FMC_NWE low time</td><td rowspan=1 colspan=1>5Tfmc_ker_ck -1</td><td rowspan=1 colspan=1>5Tfmc_ker_ck +1</td></tr><tr><td rowspan=1 colspan=1>tsu(NWAIT_NE)</td><td rowspan=1 colspan=1>FMC_NWAIT valid beforeFMC_NEx high</td><td rowspan=1 colspan=1>4Tfmc_ker_ck +9</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>th(NE_NWAIT)</td><td rowspan=1 colspan=1>FMC_NEx hold time afterFMC_NWAIT invalid</td><td rowspan=1 colspan=1>3Tfmc_ker_ck +12</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results.

![](images/2beb3a336d1ea87bf2f695396cb9102531c4369be2a757d3108dac6e3b470f9f.jpg)  
Figure 21. Asynchronous multiplexed PSRAM/NOR read waveforms

Table 64. Asynchronous multiplexed PSRAM/NOR write timings(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(NE)</td><td rowspan=1 colspan=1>FMC_NE low time</td><td rowspan=1 colspan=1>4Tfmc_ker_ck-1</td><td rowspan=1 colspan=1>4Tfmc_ker_ck</td><td rowspan=13 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tv(NWE_NE)</td><td rowspan=1 colspan=1>FMC_NEx low to FMC_NWE low</td><td rowspan=1 colspan=1>Tfmc_ker_ck-1</td><td rowspan=1 colspan=1>Tfmc_ker_ck +0.5</td></tr><tr><td rowspan=1 colspan=1>tw(NWE)</td><td rowspan=1 colspan=1>FMC_NWE low time</td><td rowspan=1 colspan=1>2Tfmc_ker_ck-0.5</td><td rowspan=1 colspan=1>2Tfmc_ker_ck +0.5</td></tr><tr><td rowspan=1 colspan=1>th(NE_NWE)</td><td rowspan=1 colspan=1>FMC_NWE high to FMC_NE high holdtime</td><td rowspan=1 colspan=1>Tfmc_ker_ck-0.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tv(A_NE)</td><td rowspan=1 colspan=1>FMC_NEx low to FMC_A valid</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1</td></tr><tr><td rowspan=1 colspan=1>tv(NADV_NE)</td><td rowspan=1 colspan=1>FMC_NEx low to FMC_NADV low</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>5.0</td></tr><tr><td rowspan=1 colspan=1>tw(NADV)</td><td rowspan=1 colspan=1>FMC_NADV low time</td><td rowspan=1 colspan=1>Tfmc_ker_ck-0.5</td><td rowspan=1 colspan=1>Tfmc_ker_ck + 1</td></tr><tr><td rowspan=1 colspan=1>th(AD_NADV)</td><td rowspan=1 colspan=1>FMC_AD(adress) valid hold time afterFMC_NADV high)</td><td rowspan=1 colspan=1>Tfmc_ker_ck -4.5</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>th(A_NWE)</td><td rowspan=1 colspan=1>Address hold time after FMC_NWEhigh</td><td rowspan=1 colspan=1>Tfmc_ker_ck -0.5</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>th(BL_NWE)</td><td rowspan=1 colspan=1>FMC_BL hold time after FMC_NWEhigh</td><td rowspan=1 colspan=1>Tfmc_ker_ck -0.5</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>tv(BL_NE)</td><td rowspan=1 colspan=1>FMC_NEx low to FMC_BL valid</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.5</td></tr><tr><td rowspan=1 colspan=1>tv(Data_NADV)</td><td rowspan=1 colspan=1>FMC_NADV high to Data valid</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>Tfmc_ker_ck +2</td></tr><tr><td rowspan=1 colspan=1>th(Data_NWE)</td><td rowspan=1 colspan=1>Data hold time after FMC_NWE high</td><td rowspan=1 colspan=1>Tfmc_ker_ck</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results.

Table 65. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings(1)(2)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(NE)</td><td rowspan=1 colspan=1>FMC_NE low time</td><td rowspan=1 colspan=1>9Tfmc_ker_ck-1</td><td rowspan=1 colspan=1>9Tfmc_ker_ck</td><td rowspan=4 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tw(NWE)</td><td rowspan=1 colspan=1>FMC_NWE low time</td><td rowspan=1 colspan=1>7Tfmc_ker_ck-0.5</td><td rowspan=1 colspan=1>7Tfmc_ker_ck +0.5</td></tr><tr><td rowspan=1 colspan=1>tsu(NWAIT_NE)</td><td rowspan=1 colspan=1>FMC_NWAIT valid before FMC_NExhigh</td><td rowspan=1 colspan=1>5Tfmc_ker_ck +9</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(NE_NWAIT)</td><td rowspan=1 colspan=1>FMC_NEx hold time afterFMC_NWAIT invalid</td><td rowspan=1 colspan=1>4Tfmc_ker_ck +12</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results. Nwait pulse width is equal to 1 fmc_ker_ck cycle.

![](images/6a9d4af9cfc48d689c57cd36aa8336d27a4509f5b1f59956f2698f9b08a2ddc8.jpg)  
Figure 22. Asynchronous multiplexed PSRAM/NOR write waveforms

# Synchronous waveforms and timings

Figure 25 through Figure 24 represent synchronous waveforms and Table 68 through Table 67 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

• BurstAccessMode = FMC_BurstAccessMode_Enable   
• MemoryType = FMC_MemoryType_CRAM   
• WriteBurst = FMC_WriteBurst_Enable   
• CLKDivision = 1   
• DataLatency = 1 for NOR flash, DataLatency = 0 for PSRAM, CL = 30 pF

FMC_CLK maximum values:

For 2.7 V<VDD<3.6 V: maximum FMC_CLK = 137 MHz at CL = 20 pF • For 1.8 V<VDD<1.9 V: maximum FMC_CLK = 100 MHz at CL = 20 pF • For 1.62 V<VDD<1.8 V: maximumFMC_CLK = 88 MHz at CL = 15 pF

Table 66. Synchronous non-multiplexed NOR/PSRAM read timings(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=2>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(CLK)</td><td rowspan=1 colspan=2>FMC_CLK period</td><td rowspan=1 colspan=1>2Tfmc_ker_ck -0.5</td><td rowspan=1 colspan=1>-</td><td rowspan=15 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>t(CLKL-NExL)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_NEx low (x=0..2)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=1 colspan=1>td(CLKH-NExH)</td><td rowspan=1 colspan=2>FMC_CLK high to FMC_NEx high (x= 0...2)</td><td rowspan=1 colspan=1>Tfmc_ker_ck+1.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>td(CLKL-NADVL)</td><td rowspan=2 colspan=1>FMC_CLK low toFMC_NADV low</td><td rowspan=1 colspan=1>1.62 V &lt;VDD &lt; 3.6 V</td><td rowspan=2 colspan=1></td><td rowspan=1 colspan=1>5.5</td></tr><tr><td rowspan=1 colspan=1>2.7 V &lt;VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>2.0</td></tr><tr><td rowspan=2 colspan=1>td(CLKL-NADVH)</td><td rowspan=2 colspan=1>FMC_CLK low toFMC_NADV high</td><td rowspan=1 colspan=1>1.62 V &lt;VDD &lt; 3.6 V</td><td rowspan=2 colspan=1>1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>2.7 V &lt;VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-AV)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_Ax valid (x=16...25)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=1 colspan=1>td(CLKH-AIV)</td><td rowspan=1 colspan=2>FMC_CLK high to FMC_Ax invalid (x=16..25)</td><td rowspan=1 colspan=1>Tfmc_ker_ck</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-NOEL)</td><td rowspan=1 colspan=2>FMC_CLK ow to FMC_ NOE loW</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td></tr><tr><td rowspan=1 colspan=1>td(CLKH-NOEH)</td><td rowspan=1 colspan=2>FMC_CLK high to FMC_NOE high</td><td rowspan=1 colspan=1>Tfmc_ker_ck+1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(DV-CLKH)</td><td rowspan=1 colspan=2>FMC_D[15:0] valid data before FMC_CLK high</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(CLKH-DV)</td><td rowspan=1 colspan=2>FMC_D[15:0] valid data after FMC_CLK high</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>t(NWAIT-CLKH)</td><td rowspan=1 colspan=2>FMC_NWAIT valid before FMC_CLK high</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>th(CLKH-NWAIT)</td><td rowspan=1 colspan=2>FMC_NWAIT valid after FMC_CLK high</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results.

![](images/31dda202c8a038fbb715d834c39733d4b7574e43aa02c98e21d35a4631465be7.jpg)  
Figure 23. Synchronous non-multiplexed NOR/PSRAM read timings

Table 67. Synchronous non-multiplexed PSRAM write timings(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=2>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>t(CLK)</td><td rowspan=1 colspan=2>FMC_CLK period</td><td rowspan=1 colspan=1>2Tfmc_ker_ck-0.5</td><td rowspan=1 colspan=1>-</td><td rowspan=16 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-NExL)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_NEx low (x=0..2)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=1 colspan=1>t(CLKH-NExH)</td><td rowspan=1 colspan=2>FMC_CLK high to FMC_NEx high (x= 0...2)</td><td rowspan=1 colspan=1>Tfmc_ker_ck+1.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>td(CLKL-NADVL)</td><td rowspan=2 colspan=1>FMC_CLK low toFMC_NADV loW</td><td rowspan=1 colspan=1>1.62 V &lt;VDD &lt; 3.6 V</td><td rowspan=2 colspan=1></td><td rowspan=1 colspan=1>5.5</td></tr><tr><td rowspan=1 colspan=1>2.7 V &lt;VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=2 colspan=1>td(CLKL-NADVH)</td><td rowspan=2 colspan=1>FMC_CLK low toFMC_NADV high</td><td rowspan=1 colspan=1>1.62 V &lt;VDD &lt; 3.6 V</td><td rowspan=2 colspan=1>1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>2.7 V &lt;VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-AV)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_Ax valid (x=16...25)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=1 colspan=1>td(CLKH-AIV)</td><td rowspan=1 colspan=2>FMC_CLK high to FMC_Ax invalid (x=16...25)</td><td rowspan=1 colspan=1>Tfmc_ker_ck</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-NWEL)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_NWE low</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td></tr><tr><td rowspan=1 colspan=1>td(CLKH-NWEH)</td><td rowspan=1 colspan=2>FMC_CLK high to FMC_NWE high</td><td rowspan=1 colspan=1>Tfmc_ker_ck+1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-Data)</td><td rowspan=1 colspan=2>FMC_D[15:0] valid data after FMC_CLK low</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.5</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-NBLL)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_NBL low</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=1>td(CLKH-NBLH)</td><td rowspan=1 colspan=2>FMC_CLK high to FMC_NBL high</td><td rowspan=1 colspan=1>Tfmc_ker_ck+0.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(NWAIT-CLKH)</td><td rowspan=1 colspan=2>FMC_NWAIT valid before FMC_CLK high</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(CLKH-NWAIT)</td><td rowspan=1 colspan=2>FMC_NWAIT valid after FMC_CLK high</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results.

![](images/5455c24c25c3c1aa546d3163fb300edaf70747aa6a02775bc216f09d1de262dd.jpg)  
Figure 24. Synchronous non-multiplexed PSRAM write timings

Table 68. Synchronous multiplexed NOR/PSRAM read timings(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=2>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(CLK)</td><td rowspan=1 colspan=2>FMC_CLK period</td><td rowspan=1 colspan=1>2Tfmc_ker_ck -0.5</td><td rowspan=1 colspan=1>-</td><td rowspan=17 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-NExL)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_NEx low (x=0..2)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=1 colspan=1>td(CLKH_NExH)</td><td rowspan=1 colspan=2>FMC_CLK high to FMC_NEx high (x= 0...2)</td><td rowspan=1 colspan=1>Tfmc_ker_ck+1.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>td(CLKL-NADVL)</td><td rowspan=2 colspan=1>FMC_CLK low toFMC_NADV low</td><td rowspan=1 colspan=1>1.62 V &lt;VDD &lt; 3.6 V</td><td rowspan=2 colspan=1></td><td rowspan=1 colspan=1>5.5</td></tr><tr><td rowspan=1 colspan=1>2.7 V &lt;VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=2 colspan=1>td(CLKL-NADVH)</td><td rowspan=2 colspan=1>FMC_CLK low toFMC_NADV high</td><td rowspan=1 colspan=1>1.62 V &lt;VDD &lt; 3.6 V</td><td rowspan=2 colspan=1>1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>2.7 V &lt;VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-AV)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_Ax valid (x=16...25)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=1 colspan=1>td(CLKH-AIV)</td><td rowspan=1 colspan=2>FMC_CLK high to FMC_Ax invalid (x=16.25)</td><td rowspan=1 colspan=1>Tfmc_ker_ck</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-NOEL)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_NOE low</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2.5</td></tr><tr><td rowspan=1 colspan=1>td(CLKH-NOEH)</td><td rowspan=1 colspan=2>FMC_CLK high to FMC_NOE high</td><td rowspan=1 colspan=1>Tfmc_ker_ck +1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-ADV)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_AD[15:0] valid</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-ADIV)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_AD[15:0] invalid</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(ADV-CLKH)</td><td rowspan=1 colspan=2>FMC_A/D[15:0] valid data before FMC_CLK high</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(CLKH-ADV)</td><td rowspan=1 colspan=2>FMC_A/D[15:0] valid data after FMC_CLK high</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(NWAIT-CLKH)</td><td rowspan=1 colspan=2>FMC_NWAIT valid before FMC_CLK high</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(CLKH-NWAIT)</td><td rowspan=1 colspan=2>FMC_NWAIT valid after FMC_CLK high</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results.

![](images/6a2497fb33605a58d7437125ce8bd8fca5009bfecffb4fcebeac5bef6ce724ba.jpg)  
Figure 25. Synchronous multiplexed NOR/PSRAM read timings

Table 69. Synchronous multiplexed PSRAM write timings(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=2>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(CLK)</td><td rowspan=1 colspan=2>FMC_CLK period, VDD = 2.7 to 3.6 V</td><td rowspan=1 colspan=1>2Tfmc_ker_ck-0.5</td><td rowspan=1 colspan=1>-</td><td rowspan=18 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-NExL)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_NEx low (x =0..2)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=1 colspan=1>td(CLKH-NExH)</td><td rowspan=1 colspan=2>FMC_CLK high to FMC_NEx high(x= 0...2)</td><td rowspan=1 colspan=1>Tfmc_ker_ck +1.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>td(CLKL-NADVL)</td><td rowspan=2 colspan=1>FMC_CLK low toFMC_NADV low</td><td rowspan=1 colspan=1>1.62 V &lt;VDD &lt; 3.6 V</td><td rowspan=2 colspan=1></td><td rowspan=1 colspan=1>5.5</td></tr><tr><td rowspan=1 colspan=1>2.7 V &lt;VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>2.0</td></tr><tr><td rowspan=2 colspan=1>td(CLKL-NADVH)</td><td rowspan=2 colspan=1>FMC_CLK low toFMC_NADV high</td><td rowspan=1 colspan=1>1.62 V &lt;VDD &lt; 3.6 V</td><td rowspan=2 colspan=1>1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>2.7 V &lt;VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-AV)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_Ax valid (x =16...25)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=1 colspan=1>td(CLKH-AIV)</td><td rowspan=1 colspan=2>FMC_CLK high to FMC_Ax invalid (x =16...25)</td><td rowspan=1 colspan=1>Tfmc_ker_ck</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-NWEL)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_NWE low</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td></tr><tr><td rowspan=1 colspan=1>t(CLKH-NWEH)</td><td rowspan=1 colspan=2>FMC_CLK high to FMC_NWE high</td><td rowspan=1 colspan=1>Tfmc_ker_ck +1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-ADV)</td><td rowspan=1 colspan=2>FMC_CLK low to to FMC_AD[15:0] valid</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-ADIV)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_AD[15:0] invalid</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-DATA)</td><td rowspan=1 colspan=2>FMC_A/D[15:0] valid data after FMC_CLK low</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.5</td></tr><tr><td rowspan=1 colspan=1>td(CLKL-NBLL)</td><td rowspan=1 colspan=2>FMC_CLK low to FMC_NBL low</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=1>td(CLKH-NBLH)</td><td rowspan=1 colspan=2>FMC_CLK high to FMC_NBL high</td><td rowspan=1 colspan=1>Tfmc_ker_ck +0.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(NWAIT-CLKH)</td><td rowspan=1 colspan=2>FMC_NWAIT valid before FMC_CLK high</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(CLKH-NWAIT)</td><td rowspan=1 colspan=2>FMC_NWAIT valid after FMC_CLK high</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results.

![](images/d764305ba8569442b96fb09d5414c604b94f398fcb9112ac178ec64d54da2322.jpg)  
Figure 26. Synchronous multiplexed PSRAM write timings

# NAND controller waveforms and timings

Figure 27 through Figure 30 represent synchronous waveforms, and Table 70 and Table 71 provide the corresponding timings. The results shown in this table are obtained with the following FMC configuration and a capacitive load (CL) of 30 pF:

• COM.FMC_SetupTime = 0x01   
• COM.FMC_WaitSetupTime = 0x03   
• COM.FMC_HoldSetupTime = 0x02   
• COM.FMC_HiZSetupTime = 0x01   
• ATT.FMC_SetupTime = 0x01   
• ATT.FMC_WaitSetupTime = 0x03   
• ATT.FMC_HoldSetupTime = 0x02   
• ATT.FMC_HiZSetupTime = 0x01   
• Bank = FMC_Bank_NAND   
• MemoryDataWidth = FMC_MemoryDataWidth_16b   
• ECC = FMC_ECC_Enable   
• ECCPageSize = FMC_ECCPageSize_512Bytes   
• TCLRSetupTime = 0 TARSetupTime = 0

In all timig tables, the Tfmc_keckis the fmc_kerck clock peri.

Table 70. Switching characteristics for NAND flash read cycles(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(NOE)</td><td rowspan=1 colspan=1>FMC_NOE low width</td><td rowspan=1 colspan=1>4T fmc_ker_ck - 0.5</td><td rowspan=1 colspan=1>4Tfmc_ker_ck+0.5</td><td rowspan=5 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tsu(D-NOE)</td><td rowspan=1 colspan=1>FMC_D[15-0] valid data beforeFMC_NOE high</td><td rowspan=1 colspan=1>11</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>th(NOE-D)</td><td rowspan=1 colspan=1>FMC_D[15-0] valid data afterFMC_NOE high</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>td(ALE-NOE)</td><td rowspan=1 colspan=1>FMC_ALE valid before FMC_NOE low</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3Tfmc_ker_ck +0.5</td></tr><tr><td rowspan=1 colspan=1>th(NOE-ALE)</td><td rowspan=1 colspan=1>FMC_NWE high to FMC_ALE invalid</td><td rowspan=1 colspan=1>4Tfmc_ker_ck-1</td><td rowspan=1 colspan=1>-</td></tr></table>

![](images/0fa6b58b0107d9237450f458d0ccce43a580ef16f95428a701b335c875daa340.jpg)  
Figure 27. NAND controller waveforms for read access

1y = 7 or 15 depending on the NAND flash memory interface.

Table 71. Switching characteristics for NAND flash write cycles(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(NWE)</td><td rowspan=1 colspan=1>FMC_NWE low width</td><td rowspan=1 colspan=1>4T fmc_ker_ck - 0.5</td><td rowspan=1 colspan=1>4Tfmc_ker_ck +0.5</td><td rowspan=6 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tv(NWE-D)</td><td rowspan=1 colspan=1>FMC_NWE low to FMC_D[15-0]valid</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>th(NWE-D)</td><td rowspan=1 colspan=1>FMC_NWE high to FMC_D[15-0]invalid</td><td rowspan=1 colspan=1>2Tfmc_ker_ck +1.5</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>td(D-NWE)</td><td rowspan=1 colspan=1>FMC_D[15-0] valid beforeFMC_NWE high</td><td rowspan=1 colspan=1>5Tfmc_ker_ck - 5</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>td(ALE-NWE)</td><td rowspan=1 colspan=1>FMC_ALE valid before FMC_NWElow</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3Tfmc_ker_ck +0.5</td></tr><tr><td rowspan=1 colspan=1>th(NWE-ALE)</td><td rowspan=1 colspan=1>FMC_NWE high to FMC_ALE invalid</td><td rowspan=1 colspan=1>2Tfmc_ker_ck - 0.5</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results.

![](images/4c1b59e28a2a058699891eb0a256c68b4195315ebe2b3a743041bb723ea6febb.jpg)  
Figure 28. NAND controller waveforms for write access   
1y = 7 or 15 depending on the NAND flash memory interface.

# SDRAM waveforms and timings

In all timing tables, the TKERCK is the fmc_ker_ck clock period, with the following FMC_SDCLK maximum values:

For 2.7 V<VDD<3.6 V: maximum FMC_CLK = 95 MHz at 20 pF • For 1.8 V<VDD<1.9 V: maximum FMC_CLK = 90 MHz at 20 pF • For 1.62 V<DD<1.8 V: maximum FMC_CLK = 85 MHz at 15 pF

Table 72. SDRAM read timings(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(SDCLK)</td><td rowspan=1 colspan=1>FMC_SDCLK period</td><td rowspan=1 colspan=1>2Tfmc_ker_ck-0.5</td><td rowspan=1 colspan=1>2Tfmc_ker_ck+0.5</td><td rowspan=10 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tsu(SDCLKH_Data)</td><td rowspan=1 colspan=1>Data input setup time</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKH_Data)</td><td rowspan=1 colspan=1>Data input hold time</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_ Add)</td><td rowspan=1 colspan=1>Address valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.0</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL- SDNE)</td><td rowspan=1 colspan=1>Chip select valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.5(2)</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKL_ SDNE)</td><td rowspan=1 colspan=1>Chip select hold time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_SDNRAS)</td><td rowspan=1 colspan=1>SDNRAS valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKL_SDNRAS)</td><td rowspan=1 colspan=1>SDNRAS hold time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_ SDNCAS)</td><td rowspan=1 colspan=1>SDNCAS valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.0</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKL_SDNCAS)</td><td rowspan=1 colspan=1>SDNCAS hold time</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results. 2Using PC2_C I/O adds 4.5 ns to this timing.

Table 73. LPSDR SDRAM read timings(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(SDCLK)</td><td rowspan=1 colspan=1>FMC_SDCLK period</td><td rowspan=1 colspan=1>2Tfmc_ker_ck-0.5</td><td rowspan=1 colspan=1>2T fmc_ker_ck+0.5</td><td rowspan=10 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tsu(SDCLKH_Data)</td><td rowspan=1 colspan=1>Data input setup time</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKH_Data)</td><td rowspan=1 colspan=1>Data input hold time</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_Add)</td><td rowspan=1 colspan=1>Address valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_ SDNE)</td><td rowspan=1 colspan=1>Chip select valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.5(2)(3)</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKL_SDNE)</td><td rowspan=1 colspan=1>Chip select hold time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_ SDNRAS</td><td rowspan=1 colspan=1>SDNRAS valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKL_ SDNRAS)</td><td rowspan=1 colspan=1>SDNRAS hold time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_SDNCAS)</td><td rowspan=1 colspan=1>SDNCAS valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKL_SDNCAS)</td><td rowspan=1 colspan=1>SDNCAS hold time</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results. Using PC2 I/O adds 4 ns to this timing. Using PC2_C I/O adds 16.5 ns to this timing.

![](images/d76379967c6261853552bdc7c367cbbea27b7890931b6f0e6c0d21c8a36ee197.jpg)  
Figure 29. SDRAM read access waveforms (CL = 1)

Table 74. SDRAM Write timings(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(SDCLK)</td><td rowspan=1 colspan=1>FMC_SDCLK period</td><td rowspan=1 colspan=1>2Tfmc_ker_ck - 0.5</td><td rowspan=1 colspan=1>2Tfmc_ker_ck+0.5</td><td rowspan=12 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_Data)</td><td rowspan=1 colspan=1>Data output valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKL_Data)</td><td rowspan=1 colspan=1>Data output hold time</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_Add)</td><td rowspan=1 colspan=1>Address valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_SDNWE)</td><td rowspan=1 colspan=1>SDNWE valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKL_SDNWE)</td><td rowspan=1 colspan=1>SDNWE hold time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_ SDNE)</td><td rowspan=1 colspan=1>Chipselect valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.5(2)</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKL-_ SDNE)</td><td rowspan=1 colspan=1>Chipselect hold time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_ SDNRAS)</td><td rowspan=1 colspan=1>SDNRAS valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKL_ SDNRAS)</td><td rowspan=1 colspan=1>SDNRAS hold time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_SDNCAS)</td><td rowspan=1 colspan=1>SDNCAS valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_ SDNCAS)</td><td rowspan=1 colspan=1>SDNCAS hold time</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results. 2Using PC2_C I/O adds 4.5 ns to this timing.

Table 75. LPSDR SDRAM Write timings(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tw(SDCLK)</td><td rowspan=1 colspan=1>FMC_SDCLK period</td><td rowspan=1 colspan=1>2Tfmc_ker_ck -0.5</td><td rowspan=1 colspan=1>2Tfmc_ker_ck+0.5</td><td rowspan=12 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_Data)</td><td rowspan=1 colspan=1>Data output valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKL_Data)</td><td rowspan=1 colspan=1>Data output hold time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL_ Add)</td><td rowspan=1 colspan=1>Address valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL-SDNWE)</td><td rowspan=1 colspan=1>SDNWE valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKL-SDNWE)</td><td rowspan=1 colspan=1>SDNWE hold time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL- SDNE)</td><td rowspan=1 colspan=1>Chipselect valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.5(2)(3)</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKL- SDNE)</td><td rowspan=1 colspan=1>Chipselect hold time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL-SDNRAS)</td><td rowspan=1 colspan=1>SDNRAS valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1</td></tr><tr><td rowspan=1 colspan=1>th(SDCLKL-SDNRAS)</td><td rowspan=1 colspan=1>SDNRAS hold time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL-SDNCAS)</td><td rowspan=1 colspan=1>SDNCAS valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=1>td(SDCLKL-SDNCAS)</td><td rowspan=1 colspan=1>SDNCAS hold time</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results. Using PC2 I/O adds 4 ns to this timing. 3.Using PC2_C I/O adds 16.5 ns to this timing.

![](images/1739c5bcdd55654ba51238acc0cb38469fec2c44192bb455572db12fa54de136.jpg)  
Figure 30. SDRAM write access waveforms

# 6.3.19 Octo-SPl interface characteristics

Unless otherwise specified, the parameters given in Table 76 and Table 78 for OCTOSPI are derived from tests performed under the ambient temperature, fHcLk frequency and VDD supply voltage conditions summarized in Table 12: General operating conditions, with the following configuration:

• Output speed is set to OSPEEDRy[1:0] = 11   
• Measurement points are done at CMOS levels: 0.5VDD • I0 Compensation cell activated.   
• HSLV activated when VDD ≤ 2.5 V   
• VOS level set to VOSO

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics.

Table 76. OCTOSPI characteristics in SDR mode(1)(2)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=3 colspan=1>F(CLK)</td><td rowspan=3 colspan=1>OCTOSPI clock frequency</td><td rowspan=1 colspan=1>1.71 V &lt; VDD &lt; 3.6 V,VOSO,CLOAD = 15 pF</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>92</td><td rowspan=3 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>1.71 V &lt; VDD &lt; 3.6 V,VOSO, CLOAD =20 pF</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>90</td></tr><tr><td rowspan=1 colspan=1>2.7 V &lt; VDD &lt; 3.6 V,VOSO,CLOAD = 20 pF</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>140</td></tr><tr><td rowspan=1 colspan=1>tw(CKH)</td><td rowspan=1 colspan=1>OCTOSPI clock high and low</td><td rowspan=1 colspan=1>PRESCALER[7:0] = n</td><td rowspan=1 colspan=1>t(ck)/2</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>t(ck)/2+1</td><td rowspan=8 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tw(CKL)</td><td rowspan=1 colspan=1>time, even division</td><td rowspan=1 colspan=1>= 0,1,3,5</td><td rowspan=1 colspan=1>t(ck)/2-1</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>t(Ck/2</td></tr><tr><td rowspan=1 colspan=1>tw(CKH)</td><td rowspan=1 colspan=1>OCTOSPI clock high and low</td><td rowspan=1 colspan=1>PRESCALER[7:0] = n</td><td rowspan=1 colspan=1>(n/2)*t(ck)(n+1)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>(n/2)*t(ck)(n+)1</td></tr><tr><td rowspan=1 colspan=1>tw(CKL)</td><td rowspan=1 colspan=1>time, odd division</td><td rowspan=1 colspan=1>= 2,4,6,8</td><td rowspan=1 colspan=1>(n/2+1)*t(ck)(n+1)-1</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>(n/2+1)*t(CK)/(n+1)</td></tr><tr><td rowspan=1 colspan=1>ts(N)()</td><td rowspan=1 colspan=1>Data input setup time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3.0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(IN)(3)</td><td rowspan=1 colspan=1>Data input hold time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tv(OUT)</td><td rowspan=1 colspan=1>Data output valid time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>1(4)</td></tr><tr><td rowspan=1 colspan=1>th(OUT)</td><td rowspan=1 colspan=1>Data output hold time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr></table>

All values apply to Octal and Quad-SPI mode. Guaranteed by characterization results. 3Delay block bypassed. 4Using PC2 or PC3 I/O in the data bus adds 4 ns to this timing value.

![](images/b7304e51adf18c2fadcfa792e4ee1f77f439d2101990edec7197d304ef6a4ba0.jpg)  
Figure 31. OCTOSPI SDR read/write timing diagram

Table 77. OCTOSPI characteristics in DTR mode (no DQS)(1)(2)   
Figure 32. OCTOSPI DTR mode timing diagram   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=3 colspan=1>Fck(3)</td><td rowspan=3 colspan=1>OCTOSPI clock frequency</td><td rowspan=1 colspan=1>1.71 V &lt; VDD &lt; 3.6 V,VOSO, CLOAD = 15 pF</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>90(4)</td><td rowspan=3 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>1.71 V &lt; VDD &lt; 3.6 V,VOSO, CLOAD = 20 pF</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>87(4)</td></tr><tr><td rowspan=1 colspan=1>2.7V &lt; VDD &lt; 3.6 V,VOSO, CLOAD = 20 pF</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>110</td></tr><tr><td rowspan=1 colspan=1>tw(CKH)</td><td rowspan=1 colspan=1>OCTOSPI clock high and</td><td rowspan=1 colspan=1>PRESCALER[7:0] = n</td><td rowspan=1 colspan=1>t(ck)/2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>t(ck/2+1</td><td rowspan=10 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tw(CKL)</td><td rowspan=1 colspan=1>low time, even division</td><td rowspan=1 colspan=1>= 0,1,3,5</td><td rowspan=1 colspan=1>t(ck)/2-1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>t(ck/2</td></tr><tr><td rowspan=1 colspan=1>tw(CKH)</td><td rowspan=2 colspan=1>OCTOSPI clock high andlow time, odd division</td><td rowspan=2 colspan=1>PRESCALER[7:0] = n= 2,4,6,8</td><td rowspan=1 colspan=1>(n/2)*t(ck)(n+1)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>(n/2)*t(ck)(n1)1</td></tr><tr><td rowspan=1 colspan=1>tw(CKL)</td><td rowspan=1 colspan=1>(n/2+1)*t(ck)(n+1)-1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>(n/2+1)*t(ck/(n+1)</td></tr><tr><td rowspan=1 colspan=1>to ()tsf(iN)</td><td rowspan=1 colspan=1>Data input setup time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3.0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>hriM )</td><td rowspan=1 colspan=1>Data input hold time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.50</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=2 colspan=1>tvr(OUT)tf(OUT)</td><td rowspan=2 colspan=1>Data output valid time</td><td rowspan=1 colspan=1>DHQC = 0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>6</td><td rowspan=1 colspan=1>7(6)</td></tr><tr><td rowspan=1 colspan=1>DHQC = 1,Prescaler = 1,2 ...</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>tpc1k/4+1</td><td rowspan=1 colspan=1>tpclk/4+1.25(6)</td></tr><tr><td rowspan=2 colspan=1>thr(OUT)thf(OUT)</td><td rowspan=2 colspan=1>Data output hold time</td><td rowspan=1 colspan=1>DHQC = 0</td><td rowspan=1 colspan=1>4.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>DHQC = 1,Prescaler = 1,2 ...</td><td rowspan=1 colspan=1>tpclk/4</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td></tr></table>

1All values apply to Octal and Quad-SPI mode. 2. Guaranteed by characterization results. 3. DHQC must be set to reach the mentioned frequency. 4. Using PC2 or PC3 l/O in the data bus decreases the frequency to 47 MHz. 5. Delay block bypassed. 6. Using PC2 or PC3 l/O in the data bus adds 4 ns to this timing value.

![](images/a6e10f8591aaad0d2e4b450dff0644f35c15c1195a633f36ccfaf5908ba53540.jpg)

Table 78. OCTOSPI characteristics in DTR mode (with DQS)/Octal and Hyperbus(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=2 colspan=1>Fck(2)(3)</td><td rowspan=2 colspan=1>OCTOSPI clock frequency</td><td rowspan=1 colspan=1>2,7V &lt; VDD &lt; 3.6 V,VOSO, CLOAD = 20 pF</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>100</td><td rowspan=2 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>1.71 V &lt; VDD &lt; 3.6 V,VOSO, CLOAD = 20 pF</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>100(4)</td></tr><tr><td rowspan=1 colspan=1>tw(CKH)</td><td rowspan=2 colspan=1>OCTOSPI clock high andlow time, even division</td><td rowspan=2 colspan=1>PRESCALER[7:0] = n =0,1,3,5</td><td rowspan=1 colspan=1>t(ck)/2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>t(ck)/2+1</td><td rowspan=2 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tw(CKL)</td><td rowspan=1 colspan=1>t(Ck)/2-1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>t(ck)/2</td></tr><tr><td rowspan=1 colspan=1>tw(CKH)</td><td rowspan=1 colspan=1>OCTOSPI clock high and</td><td rowspan=1 colspan=1>PRESCALER[7:0] = n =</td><td rowspan=1 colspan=1>(n/2)*t(ck)+1)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>(n/2)*t(ck(n)1</td><td rowspan=4 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tw(CKL)</td><td rowspan=1 colspan=1>low time, odd division</td><td rowspan=1 colspan=1>2,4,6,8</td><td rowspan=1 colspan=1>(n/2+1)*t(ck)(n+1)-1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>(n/2+1)*t(ck)(n+1)</td></tr><tr><td rowspan=1 colspan=1>tv(CK)</td><td rowspan=1 colspan=1>Clock valid time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>t(Ck)+1</td></tr><tr><td rowspan=1 colspan=1>tn(CK)</td><td rowspan=1 colspan=1>Clock hold time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>t(ck/2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>VoDr(CK)</td><td rowspan=1 colspan=1>CK,CK crossing level on CKrising edge</td><td rowspan=1 colspan=1>VDD = 1.8 V</td><td rowspan=1 colspan=1>922</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1229</td><td rowspan=2 colspan=1>mV</td></tr><tr><td rowspan=1 colspan=1>VoDf(CK)</td><td rowspan=1 colspan=1>CK,CK crossing level on CKfalling edge</td><td rowspan=1 colspan=1>VDD = 1.8 V</td><td rowspan=1 colspan=1>1000</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1277</td></tr><tr><td rowspan=1 colspan=1>tw(CS)</td><td rowspan=1 colspan=1>Chip select high time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3*t(cK)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=17 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tv(DQ)</td><td rowspan=1 colspan=1>Data input vallid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tv(DS)</td><td rowspan=1 colspan=1>Data strobe input valid time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(DS)</td><td rowspan=1 colspan=1>Data strobe input hold time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tv(RWDS)</td><td rowspan=1 colspan=1>Data strobe output validtime</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3 x t(cK)</td></tr><tr><td rowspan=1 colspan=1>tsr(DQ)</td><td rowspan=2 colspan=1>Data input setup time</td><td rowspan=1 colspan=1>Rising edge</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsf(DQ)</td><td rowspan=1 colspan=1>Falling edge</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>thr(DQ)</td><td rowspan=2 colspan=1>Data input hold time</td><td rowspan=1 colspan=1>Rising edge</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>thnf(DQ)</td><td rowspan=1 colspan=1>Falling edge</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>tvr(OUT)</td><td rowspan=2 colspan=1>Data output valid time risingedge</td><td rowspan=1 colspan=1>DHQC = 0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>6</td><td rowspan=1 colspan=1>7(5)</td></tr><tr><td rowspan=1 colspan=1>DHQC = 1,Prescaler = 1,2...</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>tpc1l/4+b1</td><td rowspan=1 colspan=1>tpclk/4+1.25(5)</td></tr><tr><td rowspan=2 colspan=1>tyvf(OUT)</td><td rowspan=2 colspan=1>Data output valid timefalling edge</td><td rowspan=1 colspan=1>DHQC = 0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5.5</td><td rowspan=1 colspan=1>6(5)</td></tr><tr><td rowspan=1 colspan=1>DHQC = 1,Prescaler = 1,2...</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>tpclk/4+0.5</td><td rowspan=1 colspan=1>tpck/4+0.75(5)</td></tr><tr><td rowspan=2 colspan=1>thr(OUT)</td><td rowspan=2 colspan=1>Data output hold time risingedge</td><td rowspan=1 colspan=1>DHQC = 0</td><td rowspan=1 colspan=1>4.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>DHQC = 1,Prescaler = 1,2...</td><td rowspan=1 colspan=1>tpc1k/4</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=2 colspan=1>thnf(OUT)</td><td rowspan=2 colspan=1>Data output hold time fallingedge</td><td rowspan=1 colspan=1>DHQC = 0</td><td rowspan=1 colspan=1>4.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>DHQC = 1,Prescaler = 1,2...</td><td rowspan=1 colspan=1>tpclk/4</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td></tr></table>

Guaranteed by characterization results.

2Maximum frequency values are given for a RWDS to DQ skew of maximum +/-1.0 ns.

Activating DHQC is mandatory to reach this frequency

4Using PC2 or PC3 I/O on data bus decreases the frequency to 47 MHz.

Using PC2 or PC3 I/O on the data bus adds 4 ns to this timing value.

![](images/7009e732d76ddffd6d2b2750c910484cdf2b6d859678955db3dc5e5269427112.jpg)  
Figure 33. OCTOSPI Hyperbus clock timing diagram

![](images/76c2345cc2522882f05fa3b0cfd74e35122eec7cd7623dec4c568a02cb1ebecb.jpg)  
Figure 34. OCTOSPI Hyperbus read timing diagram

![](images/fc9634726eb92090f8464d4351d548ca63a88f8d5ff2997185efbc5017d76756.jpg)  
Figure 35. OCTOSPI Hyperbus write timing diagram

# 6.3.20 Delay block (DLYB) characteristics

Unless otherwise specified, the parameters given in Table 79 for Delay Block are derived from tests performed under the ambient temperature, frcc_c_ck frequency and VDD supply voltage summarized in Table 12: General operating conditions, with the following configuration:

Table 79. Delay Block characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tinit</td><td rowspan=1 colspan=1>Initial delay</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>900</td><td rowspan=1 colspan=1>1300</td><td rowspan=1 colspan=1>1900</td><td rowspan=1 colspan=1>ps</td></tr><tr><td rowspan=1 colspan=1>tA</td><td rowspan=1 colspan=1>Unit Delay</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>28</td><td rowspan=1 colspan=1>33</td><td rowspan=1 colspan=1>41</td><td rowspan=1 colspan=1>-</td></tr></table>

# 5.3.21 16-bit ADC characteristics

Unless otherwise specified, the parameters given in Table 80, Table 81 and Table 82 are supply voltage conditions summarized in Table 12: General operating conditions.

Table 80. 16-bit ADC characteristics(1)(2)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>VDDA</td><td rowspan=1 colspan=1>Analog supplyvoltage for ADCON</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.6</td><td rowspan=4 colspan=1>V</td></tr><tr><td rowspan=2 colspan=1>VREF+</td><td rowspan=2 colspan=1>Positivereference voltage</td><td rowspan=1 colspan=1>VDDA ≥ 2 V</td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>VDDA</td></tr><tr><td rowspan=1 colspan=1>VDDA&lt;2 V</td><td rowspan=1 colspan=3>VDDA</td></tr><tr><td rowspan=1 colspan=1>VREF.</td><td rowspan=1 colspan=1>Negativereference voltage</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=3>VssA</td></tr></table>

Table -bChasti   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=6>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=4 colspan=1>fADC</td><td rowspan=4 colspan=1>ADC clockfrequency</td><td rowspan=4 colspan=3>1.62 V ≤ VDDA ≤ 3.6 V</td><td rowspan=1 colspan=3>BOOST = 11</td><td rowspan=1 colspan=1>0.12</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td><td rowspan=4 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=3>BOOST = 10</td><td rowspan=1 colspan=1>0.12</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>25</td></tr><tr><td rowspan=1 colspan=3>BOOST = 01</td><td rowspan=1 colspan=1>0.12</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>12.5</td></tr><tr><td rowspan=1 colspan=3>BOOST = 00</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>6.25</td></tr><tr><td rowspan=29 colspan=1>f3)</td><td rowspan=10 colspan=1>Sampling rate forDirect channels</td><td rowspan=1 colspan=1>Resolution = 16 bits,VDD2.5V</td><td rowspan=2 colspan=1>Tj = 90 </td><td rowspan=1 colspan=1>fADC = 36 MHz</td><td rowspan=1 colspan=3>SMP = 1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.60</td><td rowspan=29 colspan=1>MSps</td></tr><tr><td rowspan=1 colspan=1>Resolution = 16 bits</td><td rowspan=1 colspan=1>fADC = 37 MHz</td><td rowspan=1 colspan=3>SMP = 2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.35</td></tr><tr><td rowspan=1 colspan=1>Resolution = 14 bits</td><td rowspan=4 colspan=1>Tj = 125 </td><td rowspan=1 colspan=1>fADC = 50 MHz</td><td rowspan=1 colspan=3>SMP = 2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5.00</td></tr><tr><td rowspan=1 colspan=1>Resolution = 12 bits</td><td rowspan=1 colspan=1>fADC = 50 MHz</td><td rowspan=1 colspan=3>SMP = 2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5.50</td></tr><tr><td rowspan=1 colspan=1>Resolution = 10 bits</td><td rowspan=1 colspan=1>fADC = 50 MHz</td><td rowspan=1 colspan=3>SMP = 1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>7.10</td></tr><tr><td rowspan=1 colspan=1>Resolution = 8 bits</td><td rowspan=1 colspan=1>fADC = 50 MHz</td><td rowspan=1 colspan=3>SMP = 1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>8.30</td></tr><tr><td rowspan=1 colspan=1>Resolution = 14 bits</td><td rowspan=4 colspan=1>Tj = 140</td><td rowspan=1 colspan=1>fADC = 49 MHz</td><td rowspan=1 colspan=3>SMP = 1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4.90</td></tr><tr><td rowspan=1 colspan=1>Resolution = 12 bits</td><td rowspan=1 colspan=1>fADC = 50 MHz</td><td rowspan=1 colspan=3>SMP = 1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5.50</td></tr><tr><td rowspan=1 colspan=1>Resolution = 10 bits</td><td rowspan=1 colspan=1>fADC = 50 MHz</td><td rowspan=1 colspan=3>SMP = 1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>6.70</td></tr><tr><td rowspan=1 colspan=1>Resolution = 8 bits</td><td rowspan=1 colspan=1>fADC = 50 MHz</td><td rowspan=1 colspan=3>SMP = 1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>8.30</td></tr><tr><td rowspan=9 colspan=1>Sampling rate forFast channels</td><td rowspan=1 colspan=1>Resolution = 16 bits,VDD2.5V</td><td rowspan=2 colspan=1>Tj = 90 </td><td rowspan=1 colspan=1>fADC = 32 MHz</td><td rowspan=1 colspan=3>SMP = 2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.90</td></tr><tr><td rowspan=1 colspan=1>Resolution = 16 bits</td><td rowspan=1 colspan=1>fADC = 31 MHz</td><td rowspan=1 colspan=3>SMP = 2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.80</td></tr><tr><td rowspan=1 colspan=1>Resolution = 14 bits</td><td rowspan=4 colspan=1>Tj = 125 </td><td rowspan=1 colspan=1>fADC = 33 MHz</td><td rowspan=1 colspan=3>SMP = 2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.30</td></tr><tr><td rowspan=1 colspan=1>Resolution = 12 bits</td><td rowspan=1 colspan=1>fADC = 39 MHz</td><td rowspan=1 colspan=3>SMP = 2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4.30</td></tr><tr><td rowspan=1 colspan=1>Resolution = 10 bits</td><td rowspan=1 colspan=1>fADC = 48 MHz</td><td rowspan=1 colspan=3>SMP = 2.5</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>6.00</td></tr><tr><td rowspan=1 colspan=1>Resolution = 8 bits</td><td rowspan=1 colspan=1>fADC = 50 MHz</td><td rowspan=1 colspan=3>SMP = 2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>7.10</td></tr><tr><td rowspan=1 colspan=1>Resolution = 12 bits</td><td rowspan=2 colspan=1>Tj= 140 </td><td rowspan=1 colspan=1>fADC = 37 MHz</td><td rowspan=1 colspan=3>SMP = 2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4.10</td></tr><tr><td rowspan=1 colspan=1>Resolution = 10 bits</td><td rowspan=1 colspan=1>fADC = 46 MHz</td><td rowspan=1 colspan=3>SMP = 2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5.70</td></tr><tr><td rowspan=1 colspan=1>Resolution = 8 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>fADC = 50 MHz</td><td rowspan=1 colspan=3>SMP = 2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>7.10</td></tr><tr><td rowspan=10 colspan=1>Sampling rate forSlow chanels()</td><td rowspan=1 colspan=1>Resolution = 16 bits</td><td rowspan=1 colspan=1>Tj = 90 </td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=3></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>resolution = 14 bits</td><td rowspan=6 colspan=1>Tj = 125°</td><td rowspan=9 colspan=1></td><td rowspan=3 colspan=3></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=9 colspan=1>1.00</td></tr><tr><td rowspan=1 colspan=1>resolution = 12 bits</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>resolution = 10 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=3 colspan=1>resolution = 8 bits</td><td rowspan=3 colspan=2></td><td></td><td></td><td></td></tr><tr><td rowspan=5 colspan=3></td><td></td><td></td></tr><tr><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>resolution = 12 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>resolution = 10 bits</td><td rowspan=1 colspan=1>Tj = 140</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>resolution = 8 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>VAIN(5)</td><td rowspan=1 colspan=1>Conversionvoltage range</td><td rowspan=1 colspan=2>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=3></td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>VREF+</td><td rowspan=1 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>VcMIV</td><td rowspan=1 colspan=1>Common modeinput voltage</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=3></td><td rowspan=1 colspan=1>VREF/2 10%</td><td rowspan=1 colspan=1>VREF F</td><td rowspan=1 colspan=1>VREF/2+10%</td><td rowspan=1 colspan=1>V</td></tr></table>

Ta biCacstic   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=3>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=5 colspan=1>RAIN(6)</td><td rowspan=5 colspan=1>External inputimpedance</td><td rowspan=1 colspan=1>Resolution = 16 bits, Tj = 125 </td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>170</td><td rowspan=5 colspan=1>Ω</td></tr><tr><td rowspan=1 colspan=1>Resolution = 14 bits, Tj = 125 </td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>435</td></tr><tr><td rowspan=1 colspan=1>Resolution = 12 bits, Tj =125 </td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1,150</td></tr><tr><td rowspan=1 colspan=1>Resolution = 10 bits, Tj = 125 </td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5,650</td></tr><tr><td rowspan=1 colspan=1>Resolution = 8 bits, Tj = 125 </td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>26,500</td></tr><tr><td rowspan=1 colspan=1>CADC</td><td rowspan=1 colspan=1>Internal sampleand holdcapacitor</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>pF</td></tr><tr><td rowspan=1 colspan=1>tADCVREG_STUP</td><td rowspan=1 colspan=1>ADC LDO startuptime</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5</td><td rowspan=1 colspan=1>10</td><td rowspan=1 colspan=1>us</td></tr><tr><td rowspan=1 colspan=1>tSTAB</td><td rowspan=1 colspan=1>ADC Power-uptime</td><td rowspan=1 colspan=1>LDO already started</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>conversioncycle</td></tr><tr><td rowspan=1 colspan=1>tCAL</td><td rowspan=1 colspan=1>Offset andlinearitycalibration time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=3>16,5010</td><td rowspan=1 colspan=1>1/fADC</td></tr><tr><td rowspan=1 colspan=1>tOFF_CAL</td><td rowspan=1 colspan=1>Offset calibrationtime</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=3>1,280</td><td rowspan=1 colspan=1>1/fADC</td></tr><tr><td rowspan=4 colspan=1>tLATR</td><td rowspan=4 colspan=1>Triggerconversionlatency regularand injectedchannels withoutconversion abort</td><td rowspan=1 colspan=1>CKMODE = 00</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>2.5</td><td rowspan=4 colspan=1>1/fADC</td></tr><tr><td rowspan=1 colspan=1>CKMODE = 01</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td></tr><tr><td rowspan=1 colspan=1>CKMODE = 10</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td></tr><tr><td rowspan=1 colspan=1>CKMODE = 11</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.25</td></tr><tr><td rowspan=4 colspan=1>tLATRINJ</td><td rowspan=4 colspan=1>Triggerconversionlatency regularinjected channelsaborting a regularconversion</td><td rowspan=1 colspan=1>CKMODE = 00</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>3.5</td><td rowspan=4 colspan=1>1/fADC</td></tr><tr><td rowspan=1 colspan=1>CKMODE = 01</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.5</td></tr><tr><td rowspan=1 colspan=1>CKMODE = 10</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.5</td></tr><tr><td rowspan=1 colspan=1>CKMODE = 11</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.25</td></tr><tr><td rowspan=1 colspan=1>ts</td><td rowspan=1 colspan=1>Sampling time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>810.5</td><td rowspan=1 colspan=1>1/fADC</td></tr><tr><td rowspan=1 colspan=1>tconv</td><td rowspan=1 colspan=1>Total conversiontime (includingsampling time)</td><td rowspan=1 colspan=1>Resolution = N bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>ts + 0.5+ N/2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1/fADC</td></tr><tr><td rowspan=1 colspan=1>tTRIG</td><td rowspan=1 colspan=1>External triggerperiod</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>tconv</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1/fADC</td></tr></table>

Ta biCacstic   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=3>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=12 colspan=1>IDDA_D(ADC)</td><td rowspan=3 colspan=1>ADCconsumption onVDDABOST11,Differential mode</td><td rowspan=1 colspan=1>Resolution = 16 bits, fADC = 25 MHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1,440</td><td rowspan=1 colspan=1>-</td><td rowspan=29 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>Resolution = 14 bits, fADC = 30 MHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1,350</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Resolution = 12 bits, fADC = 40 MHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>990</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=3 colspan=1>ADCconsumption onDA-1OOST10,Differential mode,fADC = 25 MHz</td><td rowspan=1 colspan=1>Resolution = 16 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1,080</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Resolution = 14 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>810</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Resolution = 12 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>585</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=3 colspan=1>ADCconsumption onVDAOST01,Differential mode,fADC = 12.5 MHz</td><td rowspan=1 colspan=1>Resolution = 16 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>630</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Resolution = 14 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>432</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Resolution = 12 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>315</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=3 colspan=1>ADCconsumption onVDDA,BOOST00,Differential mode,fADC = 6.25 MHz</td><td rowspan=1 colspan=1>Resolution = 16 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>360</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Resolution = 14 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>270</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Resolution = 12 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>225</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=12 colspan=1>IDDA_SE(ADC)</td><td rowspan=3 colspan=1>ADCconsumption onVDDA,BOOST1,Single-endedmode</td><td rowspan=1 colspan=1>Resolution = 16 bits, fADC=25 MHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>720</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>Resolution = 14 bits, fADC=30 MHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>675</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Resolution = 12 bits, fADC=40 MHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>495</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=3 colspan=1>ADCconsumption onVDDAM BOST10,Singl-endedmode,fADC = 25 MHz</td><td rowspan=1 colspan=1>Resolution = 16 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>540</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Resolution = 14 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>405</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Resolution = 12 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>292.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=3 colspan=1>ADCconsumption onVDDA-BOST01,Single-endedmode,fADC = 12.5 MHz</td><td rowspan=1 colspan=1>Resolution = 16 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>315</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Resolution = 14 bits</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>216</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Resolution = 12 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>157.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=3 colspan=1>ADCconsumption onDAOBOST00,Single-endedmodefADC=6.25 MHz</td><td rowspan=1 colspan=1>Resolution = 16 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>180</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Resolution = 14 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>135</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Resolution = 12 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>112.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=5 colspan=1>IDDADC)</td><td rowspan=5 colspan=1>ADCconsumption onVD</td><td rowspan=1 colspan=1>fADC=50 MHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>fADC=25 MHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>220</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>fADC=12.5 MHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>180</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>fADC=6.25 MHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>120</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>fADC=3.125 MHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>80</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by design. 2The voltage booster on ADC switches must be used for VDDA < 2.4 V (embedded I/O switches). AAGA ADCs may be different. .

D  F .

Table 81. Minimum sampling time vs RAIN (16-bit ADC)(1)(2)   

<table><tr><td rowspan=2 colspan=1>Resolution</td><td rowspan=2 colspan=1>RAIN (Ω)</td><td rowspan=1 colspan=3>Minimum sampling time (s)</td></tr><tr><td rowspan=1 colspan=1>Directchannels(3)</td><td rowspan=1 colspan=1>Fast channels(4)</td><td rowspan=1 colspan=1>Slow channels(5)</td></tr><tr><td rowspan=1 colspan=1>16 bits</td><td rowspan=1 colspan=1>47</td><td rowspan=1 colspan=1>7.37E-08</td><td rowspan=1 colspan=1>1.14E-07</td><td rowspan=1 colspan=1>1.72E-07</td></tr><tr><td rowspan=5 colspan=1>14 bits</td><td rowspan=1 colspan=1>47</td><td rowspan=1 colspan=1>6.29E-08</td><td rowspan=1 colspan=1>9.74E-08</td><td rowspan=1 colspan=1>1.55E-07</td></tr><tr><td rowspan=1 colspan=1>68</td><td rowspan=1 colspan=1>6.84E-08</td><td rowspan=1 colspan=1>1.02E-07</td><td rowspan=1 colspan=1>1.58E-07</td></tr><tr><td rowspan=1 colspan=1>100</td><td rowspan=1 colspan=1>7.80E-08</td><td rowspan=1 colspan=1>1.12E-07</td><td rowspan=1 colspan=1>1.62E-07</td></tr><tr><td rowspan=1 colspan=1>150</td><td rowspan=1 colspan=1>9.86E-08</td><td rowspan=1 colspan=1>1.32E-07</td><td rowspan=1 colspan=1>1.80E-07</td></tr><tr><td rowspan=1 colspan=1>220</td><td rowspan=1 colspan=1>1.32E-07</td><td rowspan=1 colspan=1>1.61E-07</td><td rowspan=1 colspan=1>2.01E-07</td></tr><tr><td rowspan=8 colspan=1>12 bits</td><td rowspan=1 colspan=1>47</td><td rowspan=1 colspan=1>5.32E-08</td><td rowspan=1 colspan=1>8.00E-08</td><td rowspan=1 colspan=1>1.29E-07</td></tr><tr><td rowspan=1 colspan=1>68</td><td rowspan=1 colspan=1>5.74E-08</td><td rowspan=1 colspan=1>8.50E-08</td><td rowspan=1 colspan=1>1.32E-07</td></tr><tr><td rowspan=1 colspan=1>100</td><td rowspan=1 colspan=1>6.58E-08</td><td rowspan=1 colspan=1>9.31E-08</td><td rowspan=1 colspan=1>1.40E-07</td></tr><tr><td rowspan=1 colspan=1>150</td><td rowspan=1 colspan=1>8.37E-08</td><td rowspan=1 colspan=1>1.10E-07</td><td rowspan=1 colspan=1>1.51E-07</td></tr><tr><td rowspan=1 colspan=1>220</td><td rowspan=1 colspan=1>1.11E-07</td><td rowspan=1 colspan=1>1.34E-07</td><td rowspan=1 colspan=1>1.73E-07</td></tr><tr><td rowspan=1 colspan=1>330</td><td rowspan=1 colspan=1>1.56E-07</td><td rowspan=1 colspan=1>1.78E-07</td><td rowspan=1 colspan=1>2.14E-07</td></tr><tr><td rowspan=1 colspan=1>470</td><td rowspan=1 colspan=1>2.16E-07</td><td rowspan=1 colspan=1>2.39E-07</td><td rowspan=1 colspan=1>2.68E-07</td></tr><tr><td rowspan=1 colspan=1>680</td><td rowspan=1 colspan=1>3.01E-07</td><td rowspan=1 colspan=1>3.29E-07</td><td rowspan=1 colspan=1>3.54E-07</td></tr><tr><td rowspan=12 colspan=1>10 bits</td><td rowspan=1 colspan=1>47</td><td rowspan=1 colspan=1>4.34E-08</td><td rowspan=1 colspan=1>6.51E-08</td><td rowspan=1 colspan=1>1.08E-07</td></tr><tr><td rowspan=1 colspan=1>68</td><td rowspan=1 colspan=1>4.68E-08</td><td rowspan=1 colspan=1>6.89E-08</td><td rowspan=1 colspan=1>1.11E-07</td></tr><tr><td rowspan=1 colspan=1>100</td><td rowspan=1 colspan=1>5.35E-08</td><td rowspan=1 colspan=1>7.55E-08</td><td rowspan=1 colspan=1>1.16E-07</td></tr><tr><td rowspan=1 colspan=1>150</td><td rowspan=1 colspan=1>6.68E-08</td><td rowspan=1 colspan=1>8.77E-08</td><td rowspan=1 colspan=1>1.26E-07</td></tr><tr><td rowspan=1 colspan=1>220</td><td rowspan=1 colspan=1>8.80E-08</td><td rowspan=1 colspan=1>1.08E-07</td><td rowspan=1 colspan=1>1.40E-07</td></tr><tr><td rowspan=1 colspan=1>330</td><td rowspan=1 colspan=1>1.24E-07</td><td rowspan=1 colspan=1>1.43E-07</td><td rowspan=1 colspan=1>1.71E-07</td></tr><tr><td rowspan=1 colspan=1>470</td><td rowspan=1 colspan=1>1.69E-07</td><td rowspan=1 colspan=1>1.89E-07</td><td rowspan=1 colspan=1>2.13E-07</td></tr><tr><td rowspan=1 colspan=1>680</td><td rowspan=1 colspan=1>2.38E-07</td><td rowspan=1 colspan=1>2.60E-07</td><td rowspan=1 colspan=1>2.80E-07</td></tr><tr><td rowspan=1 colspan=1>1000</td><td rowspan=1 colspan=1>3.45E-07</td><td rowspan=1 colspan=1>3.66E-07</td><td rowspan=1 colspan=1>3.84E-07</td></tr><tr><td rowspan=1 colspan=1>1500</td><td rowspan=1 colspan=1>5.15E-07</td><td rowspan=1 colspan=1>5.35E-07</td><td rowspan=1 colspan=1>5.48E-07</td></tr><tr><td rowspan=1 colspan=1>2200</td><td rowspan=1 colspan=1>7.42E-07</td><td rowspan=1 colspan=1>7.75E-07</td><td rowspan=1 colspan=1>7.78E-07</td></tr><tr><td rowspan=1 colspan=1>3300</td><td rowspan=1 colspan=1>1.10E-06</td><td rowspan=1 colspan=1>1.14E-06</td><td rowspan=1 colspan=1>1.14E-06</td></tr></table>

al in m-  

<table><tr><td rowspan=2 colspan=1>Resolution</td><td rowspan=2 colspan=1>RAIN (Ω)</td><td rowspan=1 colspan=3>Minimum sampling time (s)</td></tr><tr><td rowspan=1 colspan=1>Directchannels(3)</td><td rowspan=1 colspan=1>Fast channels(4)</td><td rowspan=1 colspan=1>Slow channels(5)</td></tr><tr><td rowspan=16 colspan=1>8 bits</td><td rowspan=1 colspan=1>47</td><td rowspan=1 colspan=1>3.32E-08</td><td rowspan=1 colspan=1>5.10E-08</td><td rowspan=1 colspan=1>8.61E-08</td></tr><tr><td rowspan=1 colspan=1>68</td><td rowspan=1 colspan=1>3.59E-08</td><td rowspan=1 colspan=1>5.35E-08</td><td rowspan=1 colspan=1>8.83E-08</td></tr><tr><td rowspan=1 colspan=1>100</td><td rowspan=1 colspan=1>4.10E-08</td><td rowspan=1 colspan=1>5.83E-08</td><td rowspan=1 colspan=1>9.22E-08</td></tr><tr><td rowspan=1 colspan=1>150</td><td rowspan=1 colspan=1>5.06E-08</td><td rowspan=1 colspan=1>6.76E-08</td><td rowspan=1 colspan=1>9.95E-08</td></tr><tr><td rowspan=1 colspan=1>220</td><td rowspan=1 colspan=1>6.61E-08</td><td rowspan=1 colspan=1>8.22E-08</td><td rowspan=1 colspan=1>1.11E-07</td></tr><tr><td rowspan=1 colspan=1>330</td><td rowspan=1 colspan=1>9.17E-08</td><td rowspan=1 colspan=1>1.08E-07</td><td rowspan=1 colspan=1>1.32E-07</td></tr><tr><td rowspan=1 colspan=1>470</td><td rowspan=1 colspan=1>1.24E-07</td><td rowspan=1 colspan=1>1.40E-07</td><td rowspan=1 colspan=1>1.63E-07</td></tr><tr><td rowspan=1 colspan=1>680</td><td rowspan=1 colspan=1>1.74E-07</td><td rowspan=1 colspan=1>1.91E-07</td><td rowspan=1 colspan=1>2.12E-07</td></tr><tr><td rowspan=1 colspan=1>1000</td><td rowspan=1 colspan=1>2.53E-07</td><td rowspan=1 colspan=1>2.70E-07</td><td rowspan=1 colspan=1>2.85E-07</td></tr><tr><td rowspan=1 colspan=1>1500</td><td rowspan=1 colspan=1>3.73E-07</td><td rowspan=1 colspan=1>3.93E-07</td><td rowspan=1 colspan=1>4.05E-07</td></tr><tr><td rowspan=1 colspan=1>2200</td><td rowspan=1 colspan=1>5.39E-07</td><td rowspan=1 colspan=1>5.67E-07</td><td rowspan=1 colspan=1>5.75E-07</td></tr><tr><td rowspan=1 colspan=1>3300</td><td rowspan=1 colspan=1>8.02E-07</td><td rowspan=1 colspan=1>8.36E-07</td><td rowspan=1 colspan=1>8.38E-07</td></tr><tr><td rowspan=1 colspan=1>4700</td><td rowspan=1 colspan=1>1.13E-06</td><td rowspan=1 colspan=1>1.18E-06</td><td rowspan=1 colspan=1>1.18E-06</td></tr><tr><td rowspan=1 colspan=1>6800</td><td rowspan=1 colspan=1>1.62E-06</td><td rowspan=1 colspan=1>1.69E-06</td><td rowspan=1 colspan=1>1.68E-06</td></tr><tr><td rowspan=1 colspan=1>10000</td><td rowspan=1 colspan=1>2.36E-06</td><td rowspan=1 colspan=1>2.47E-06</td><td rowspan=1 colspan=1>2.45E-06</td></tr><tr><td rowspan=1 colspan=1>15000</td><td rowspan=1 colspan=1>3.50E-06</td><td rowspan=1 colspan=1>3.69E-06</td><td rowspan=1 colspan=1>3.65E-06</td></tr></table>

Guaranteed by design. 2. Data valid at up to 130 °C, with a 47 pF PCB capacitor, and VDDA=1.6 V. 3. Direct channels are connected to analog I/Os (PAOC, PA1_C, PC2_C and PC3_C) to optimize ADC perfornce. 4. Fast channels correspond to PA6, PB1, PC4, PF11, PF13 for ADCx_INPx, and to PA7, PB0, PC5, PF12, PF14 for ADCx_INNx. 5.Slow channels correspond to all ADC inputs except for the Direct and Fast channels.

Table 82. 16-bit ADC accuracy(1)(2)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions(3)</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=6 colspan=1>ET</td><td rowspan=6 colspan=1>Total undadjusted error</td><td rowspan=2 colspan=1>Directchannel</td><td rowspan=1 colspan=1>Single ended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+10/-20</td><td rowspan=1 colspan=1>-</td><td rowspan=16 colspan=1>LSB</td></tr><tr><td rowspan=1 colspan=1>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±15</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>Fast channel</td><td rowspan=1 colspan=1>Single ended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+10/-20</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±15</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>Slowchannel</td><td rowspan=1 colspan=1>Single ended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±10</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Differential</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>±10</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>EO</td><td rowspan=1 colspan=1>Offset error</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±10</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>EG</td><td rowspan=1 colspan=1>Gain error</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±15</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>ED</td><td rowspan=2 colspan=1>Differential linearity error</td><td rowspan=1 colspan=2>Single ended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+3/-1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+4.5/1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=6 colspan=1>EL</td><td rowspan=6 colspan=1>Integral linearity error</td><td rowspan=2 colspan=1>Directchannel</td><td rowspan=1 colspan=1>Single ended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±11</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±7</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>Fast channel</td><td rowspan=1 colspan=1>Single ended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±13</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±7</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>Slowchannel</td><td rowspan=1 colspan=1>Single ended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±10</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±6</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>ENOB</td><td rowspan=2 colspan=1>Effective number of bits</td><td rowspan=1 colspan=2>Single ended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>12.2</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>Bits</td></tr><tr><td rowspan=1 colspan=2>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>13.2</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>SINAD</td><td rowspan=2 colspan=1>Signal-to-noise anddistortion ratio</td><td rowspan=1 colspan=2>Single ended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>75.2</td><td rowspan=1 colspan=1>-</td><td rowspan=6 colspan=1>dB</td></tr><tr><td rowspan=1 colspan=2>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>81.2</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>SNR</td><td rowspan=2 colspan=1>Signal-to-noise ratio</td><td rowspan=1 colspan=2>Single ended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>77.0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>81.0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>THD</td><td rowspan=2 colspan=1>Total harmonic distortion</td><td rowspan=1 colspan=2>Single ended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>87</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>90</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results for BGA packages. The values for LQFP packages might dffer. 2ADC DC accuracy values are measured after internal calibration. ADC clock frequency = 25 MHz, ADC resolution = 16 bits, VDDAVREF+=3.3 V, BOOST=11 and 16-bit mode.

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

m affect the ADC accuracy.

![](images/c4735e1939466b49e07012c467f31f6988057e50b379f57febf09378e005c17e.jpg)  
Figure 36. ADC accuracy characteristics

Example of an actual transfer curve.

Ideal transfer curve.

3End point correlation line.

4. ET = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. E = Offset Error: deviation between the first actual transition and the first ideal one. EG = Gain Error: deviation between the last ideal transition and the last actual one. ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one. EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.

![](images/1110f280e99519707ec335971a5d72d205227e81588ce9b08dfe906a83e12dd1.jpg)  
Figure 37. Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function

MSv67871V3

Refer o Table 86-bit ADC characteristics for the values f RAI and CADC rent epacitan  CB epenent n soldeng n CB layout quality pus h conversion accuracy. To remedy this, faDc should be reduced.

T ai eval

4 Refer to Figure 10: Power supply scheme.

# General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 38 or Figure 39, depending on whether VREF+ is connected to VDDA or not. The 100 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.

![](images/e8ffb3e716f59f243ee266bb50093e3076576c95951b785eaf8a89c774ff01cf.jpg)  
Figure 38. Power supply and reference decoupling (VREF+ not connected to VDDA)

MSv50648V2

respectiively.

![](images/219879f94d8b0dd7ce5538fdbe1854405f3ec7def73268359735212226834187.jpg)  
Figure 39. Power supply and reference decoupling (VREF+ connected to VDDA)   
respectively.

MSv50649V1

# 6.3.22 12-bit ADC characteristics

Unless otherwise specified, the parameters given in Table 83, Table 84 and Table 85 are derived from tests performed under the ambient temperature and VDDA supply voltage conditions summarized in Table 12: General operating conditions. In Table 83, Table 84 and Table 85, fADc refers to fadc_ker_ck.

Table 83. 12-bit ADC characteristics(1)(2)   

<table><tr><td rowspan=1 colspan=1>Sym- bol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=9>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>VDDA</td><td rowspan=1 colspan=1>Analogpowersupply forADC ON</td><td rowspan=1 colspan=9></td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.6</td><td rowspan=3 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>Positivereferencevoltage</td><td rowspan=1 colspan=9>VDDA ≥ VREF+</td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>VDDA</td></tr><tr><td rowspan=1 colspan=1>VREF-</td><td rowspan=1 colspan=1>Negativereferencevoltage</td><td rowspan=1 colspan=9></td><td rowspan=1 colspan=1>VsSA</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>fADC</td><td rowspan=1 colspan=1>ADC clockfrequency</td><td rowspan=1 colspan=9>1,62 V ≤ VDDA ≤ 3.6 V</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>75</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=17 colspan=1>$fs(4</td><td rowspan=17 colspan=1>Samplingrate forDirectchannels</td><td rowspan=5 colspan=1>Resolution= 12 bits</td><td rowspan=2 colspan=1>ContinuousandDiscontinuousmodde (5)</td><td rowspan=1 colspan=1>2.4 V ≤ VDDA ≤ 3.6 V</td><td rowspan=5 colspan=3>40 ≤Tj≤ 130 </td><td rowspan=1 colspan=1>fADC = 75MHz</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5</td><td rowspan=17 colspan=1>MSPS</td></tr><tr><td rowspan=1 colspan=1>1.6V ≤ VDDA≤ 3.6 V</td><td rowspan=1 colspan=1>fADC = 60MHz</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4</td></tr><tr><td rowspan=3 colspan=1>Single mode</td><td rowspan=2 colspan=1>2.4 V ≤ VDDA ≤ 3.6 V</td><td rowspan=2 colspan=1>fADC =0 0 MH(6)</td><td rowspan=1 colspan=2>= 2.5</td><td rowspan=2 colspan=1>b</td><td rowspan=2 colspan=1>-</td><td rowspan=2 colspan=1>-</td><td rowspan=2 colspan=1>3.33</td></tr><tr><td rowspan=1 colspan=2></td></tr><tr><td rowspan=1 colspan=1>1.6 V ≤ VDDA ≤ 3.6 V</td><td rowspan=1 colspan=1>fADC = 8 8AMH()</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.53</td></tr><tr><td rowspan=4 colspan=1>Resolution= 10 bits</td><td rowspan=1 colspan=1>ContinuousandDiscontinuousmode(5)</td><td rowspan=1 colspan=1>1.6V ≤ VDDA ≤ 3.6V</td><td rowspan=1 colspan=3></td><td rowspan=1 colspan=1>fADC = 75MHz</td><td rowspan=1 colspan=2>SMP</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5.77</td></tr><tr><td rowspan=3 colspan=1>Single mode</td><td rowspan=2 colspan=1>2.4 V ≤ VDDA ≤ 3.6 V</td><td rowspan=3 colspan=3>40  ≤ Tj ≤ 130 </td><td rowspan=2 colspan=1>130 </td><td rowspan=2 colspan=1>fADC 58 8AMHz( M$</td><td rowspan=1 colspan=2>=2.5</td><td rowspan=2 colspan=1></td><td rowspan=2 colspan=1></td><td rowspan=2 colspan=1>-</td><td rowspan=2 colspan=1>4.46</td></tr><tr><td rowspan=1 colspan=2></td></tr><tr><td rowspan=1 colspan=1>1.6V ≤ VDDA ≤ 3.6V</td><td rowspan=1 colspan=1>fADC = 42(6)</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3.23</td></tr><tr><td rowspan=4 colspan=1>Resolution= 8 bits</td><td rowspan=1 colspan=1>ContinuousandDiscontinuousmode (5)</td><td rowspan=1 colspan=1>1.6V ≤ VDDA ≤ 3.6V</td><td rowspan=4 colspan=3>40 ≤ Tj≤130 </td><td rowspan=1 colspan=1>fADC =755MHz</td><td rowspan=1 colspan=2>SMP</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>6.82</td></tr><tr><td rowspan=3 colspan=1>Single mode</td><td rowspan=2 colspan=1>2.4 V ≤ VDDA ≤ 3.6 V</td><td rowspan=2 colspan=1>fADC =67MH(6)</td><td rowspan=1 colspan=2>=2.5</td><td rowspan=2 colspan=1></td><td rowspan=2 colspan=1>-</td><td rowspan=2 colspan=1>-</td><td rowspan=2 colspan=1>6.09</td></tr><tr><td rowspan=1 colspan=2></td></tr><tr><td rowspan=1 colspan=1>1.6V ≤ VDDA ≤ 3.6V</td><td rowspan=1 colspan=1>ADC8 8 MH()</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4.36</td></tr><tr><td rowspan=4 colspan=1>Resolution= 6 bits</td><td rowspan=1 colspan=1>ContinuousandDiscontinuousmode(5)</td><td rowspan=1 colspan=1>1.6V ≤ VDDA ≤ 3.6V</td><td rowspan=1 colspan=3></td><td rowspan=1 colspan=1>fADC = 75MHz</td><td rowspan=1 colspan=2>SMP</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>8.33</td></tr><tr><td rowspan=3 colspan=1>Single mode</td><td rowspan=2 colspan=1>2.4 V ≤ VDDA ≤ 3.6 V</td><td rowspan=3 colspan=3>40 C≤Tj≤130 </td><td rowspan=2 colspan=1>AP-Z5 </td><td rowspan=1 colspan=2>=2.5</td><td rowspan=2 colspan=1>2.5</td><td rowspan=2 colspan=1>-</td><td rowspan=2 colspan=1>-</td><td rowspan=2 colspan=1>8.33</td></tr><tr><td rowspan=1 colspan=2></td></tr><tr><td rowspan=1 colspan=1>1.6V ≤ VDDA ≤ 3.6V</td><td rowspan=1 colspan=1>A- 5 </td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>6.11</td></tr></table>

abl h   

<table><tr><td rowspan=1 colspan=1>Sym-bol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=7>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=20 colspan=1>(ts(4)conti-nued)</td><td rowspan=16 colspan=1>Samplingrate for fastchannels(VIN[0:5])</td><td rowspan=4 colspan=1>Resolution= 12 bits</td><td rowspan=2 colspan=1>ContinuousandDiscontinuousmode (5)</td><td rowspan=1 colspan=1>2.4 V ≤ VDDA ≤ 3.6 V</td><td rowspan=4 colspan=1>40 ≤Tj≤130</td><td rowspan=1 colspan=1>fADC = 655MHz</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>4.33</td><td rowspan=20 colspan=1>MSPS</td></tr><tr><td rowspan=1 colspan=1>1.6V ≤ VDDA ≤ 3.6V</td><td rowspan=1 colspan=1>fADC= 58MHz</td><td rowspan=1 colspan=2>SMP</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3.87</td></tr><tr><td rowspan=2 colspan=1>Single mode</td><td rowspan=1 colspan=1>2.4 V ≤ VDDA ≤ 3.6 V</td><td rowspan=1 colspan=1>fADC = 32AH(6)</td><td rowspan=1 colspan=2>=2.5</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2.13</td></tr><tr><td rowspan=1 colspan=1>1.6V ≤ VDDA ≤ 3.6V</td><td rowspan=1 colspan=1>fADC $ MH(6)</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.73</td></tr><tr><td rowspan=4 colspan=1>Resolution= 10 bits</td><td rowspan=1 colspan=1>ContinuousandDiscontinuousmode (5)</td><td rowspan=1 colspan=1>1.6V ≤ VDDA ≤ 3.6V</td><td rowspan=4 colspan=1>40  ≤ T j ≤ 130 </td><td rowspan=1 colspan=1>fADC= 75MHz</td><td rowspan=1 colspan=2>SMP</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>5.77</td></tr><tr><td rowspan=3 colspan=1>Single mode</td><td rowspan=2 colspan=1>2.4 V ≤ VDDA ≤ 3.6 V</td><td rowspan=2 colspan=1>AC- 3 </td><td rowspan=2 colspan=1></td><td rowspan=2 colspan=1>= 2.5</td><td rowspan=2 colspan=1></td><td rowspan=2 colspan=1>.</td><td rowspan=2 colspan=1>2.77</td></tr><tr><td rowspan=1 colspan=2></td></tr><tr><td rowspan=1 colspan=1>1.6V ≤ VDDA ≤ 3.6V</td><td rowspan=1 colspan=1>fADC = 00AMH(6)</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2.31</td></tr><tr><td rowspan=4 colspan=1>Resolution= 8 bits</td><td rowspan=1 colspan=1>ContinuousandDiscontinuousmode (5)</td><td rowspan=1 colspan=1>1.6V ≤ VDDA ≤ 3.6V</td><td rowspan=4 colspan=1>40 ≤Tj≤130</td><td rowspan=1 colspan=1>fADC=75MHz</td><td rowspan=1 colspan=2>SMP</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>6.82</td></tr><tr><td rowspan=3 colspan=1>Single mode</td><td rowspan=2 colspan=1>2.4 V ≤ VDDA ≤ 3.6 V</td><td rowspan=2 colspan=1>fADC =4 MHz(6)</td><td rowspan=1 colspan=2>=2.5</td><td rowspan=2 colspan=1>=2.5</td><td rowspan=2 colspan=1></td><td rowspan=2 colspan=1></td><td rowspan=2 colspan=1>4.00</td></tr><tr><td rowspan=1 colspan=2></td></tr><tr><td rowspan=1 colspan=1>1.6V ≤ VDDA ≤ 3.6V</td><td rowspan=1 colspan=1>fADC = 355MH()</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3.18</td></tr><tr><td rowspan=4 colspan=1>Resolution= 6 bits</td><td rowspan=1 colspan=1>ContinuousandDiscontinuousmomode (5)</td><td rowspan=1 colspan=1>1.6V ≤ VDDA ≤ 3.6V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>fADC = 75DMHz</td><td rowspan=1 colspan=2>SMP</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>8.33</td></tr><tr><td rowspan=3 colspan=1>Single mode</td><td rowspan=2 colspan=1>2.4 V ≤ VDDA ≤ 3.6 V</td><td rowspan=3 colspan=1>-40 ≤ T j ≤ 130 </td><td rowspan=2 colspan=1>fADC = 566 MH(6)</td><td rowspan=1 colspan=2>=2.5</td><td rowspan=2 colspan=1>=2.5</td><td rowspan=2 colspan=1></td><td rowspan=2 colspan=1></td><td rowspan=2 colspan=1>6.22</td></tr><tr><td rowspan=1 colspan=2></td></tr><tr><td rowspan=1 colspan=1>1.6V ≤ VDDA ≤ 3.6V</td><td rowspan=1 colspan=1>fADC =42H(6)</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>4.66</td></tr><tr><td rowspan=4 colspan=1>Samplingrate for slowchannels</td><td rowspan=1 colspan=1>Resolution= 12 bits</td><td rowspan=4 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=4 colspan=1>-40  ≤Tj≤ 130 </td><td rowspan=4 colspan=1>fADC 15AMHz( M)</td><td rowspan=4 colspan=2>SMP= 2.5</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.00</td></tr><tr><td rowspan=1 colspan=1>Resolution= 10 bits</td><td rowspan=3 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>.</td><td rowspan=1 colspan=1>1.28</td></tr><tr><td rowspan=1 colspan=1>Resolution= 8 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.63</td></tr><tr><td rowspan=1 colspan=1>Resolution= 6 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2.08</td></tr><tr><td rowspan=1 colspan=1>tTRIG</td><td rowspan=1 colspan=1>Externaltriggerperiod</td><td rowspan=1 colspan=7>Resolution = 12 bits</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>15</td><td rowspan=1 colspan=1>1/fADC</td></tr><tr><td rowspan=1 colspan=1>VAIN</td><td rowspan=1 colspan=1>Conversionvoltagerange</td><td rowspan=1 colspan=7></td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>VREF+</td><td rowspan=2 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>VcMIV</td><td rowspan=1 colspan=1>Commonmode inputvoltage</td><td rowspan=1 colspan=7></td><td rowspan=1 colspan=1>VREF/2--10%</td><td rowspan=1 colspan=1>VRER </td><td rowspan=1 colspan=1>VREF/2+10%</td></tr><tr><td rowspan=4 colspan=1>RAIN</td><td rowspan=4 colspan=1>Externalinputimpedance</td><td rowspan=1 colspan=7>Resolution = 12 bits, Tj = 125 </td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>220</td><td rowspan=4 colspan=1>Ω</td></tr><tr><td rowspan=1 colspan=7>Resolution = 10 bits, Tj = 125 </td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2100</td></tr><tr><td rowspan=1 colspan=7>Resolution = 8 bits, Tj = 125 </td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>12000</td></tr><tr><td rowspan=1 colspan=7>Resolution = 6 bits, Tj = 125 </td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>80000</td></tr></table>

abl ACh   

<table><tr><td rowspan=1 colspan=1>Sym-bol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>CADC</td><td rowspan=1 colspan=1>Internalsample andholdcapacitor</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>pF</td></tr><tr><td rowspan=1 colspan=1>tADCVREG_STUP</td><td rowspan=1 colspan=1>ADC LDOstartup time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5</td><td rowspan=1 colspan=1>10</td><td rowspan=1 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>tSTAB</td><td rowspan=1 colspan=1>ADC power-up time</td><td rowspan=1 colspan=1>LDO already started</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>con-versioncycle</td></tr><tr><td rowspan=1 colspan=1>toFF_CAL</td><td rowspan=1 colspan=1>Offsetcalibrationtime</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>135</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=11 colspan=1>1/fADC</td></tr><tr><td rowspan=4 colspan=1>tLATR</td><td rowspan=4 colspan=1>Triggerconversionlatency forregular andnjectedchannelswithoutaborting theconversion</td><td rowspan=1 colspan=1>CKMODE = 00</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>2.5</td></tr><tr><td rowspan=1 colspan=1>CKMODE = 01</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2.5</td></tr><tr><td rowspan=1 colspan=1>CKMODE = 10</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td></tr><tr><td rowspan=1 colspan=1>CKMODE = 11</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2.25</td></tr><tr><td rowspan=4 colspan=1>tLATRINJ</td><td rowspan=4 colspan=1>Triggerconversionlatency forregular andinjectedchannelswhen aregularconversionis aborted</td><td rowspan=1 colspan=1>CKMODE = 00</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>3.5</td></tr><tr><td rowspan=1 colspan=1>CKMODE = 01</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3.5</td></tr><tr><td rowspan=1 colspan=1>CKMODE = 10</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.5</td></tr><tr><td rowspan=1 colspan=1>CKMODE = 11</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3.25</td></tr><tr><td rowspan=1 colspan=1>ts</td><td rowspan=1 colspan=1>Samplingtime</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>640.5</td></tr><tr><td rowspan=1 colspan=1>tconv</td><td rowspan=1 colspan=1>Totalconversiontime(includingssamplingtime)</td><td rowspan=1 colspan=1>N-bits resolution</td><td rowspan=1 colspan=1>ts +0..5 +N</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=3 colspan=1>IDDA_D(ADC)</td><td rowspan=3 colspan=1>ADCconsumptionon DA andVREFf ferentialmode</td><td rowspan=1 colspan=1>fs= 5 MSPS</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>430</td><td rowspan=1 colspan=1>-</td><td rowspan=6 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>fs = 1 MSPS</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>133</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>fs = 0.1 MSPS</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>51</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=3 colspan=1>IDDA_SE(ADC)</td><td rowspan=3 colspan=1>ADCconsumptionoDA andE VREF Single-ended mode</td><td rowspan=1 colspan=1>fs= 5 MSPS</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>350</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>fs = 1 MSPS</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>122</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>fs = 0.1 MSPS</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>47</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>IDD(ADC)</td><td rowspan=1 colspan=1>ADCconsumptionon VD perADC</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.4</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>HAVMHz</td></tr></table>

Guaranteed by design.   
2. The voltage booster on ADC switches must be used for VDDA < 2.4 V (embedded I/O switches).   
3. Depending n e package VRF+an b ntenaloeted VDand VRFVA   
4. Guaranteed by characterization for BGA and CSP packages. The values for LQFP packages may be different.   
5. The conversion of the first element in the group is excluded.

3.

7The tolerance is 2 LSBs for 12-bit, 10-bit and 8-bit resolutions. It is otherwise specified.

Table 84. Minimum sampling time vs RAIN (12-bit ADC)(1)(2)   

<table><tr><td rowspan=2 colspan=1>Resolution</td><td rowspan=2 colspan=1>Rain (Ω)</td><td rowspan=1 colspan=3>Minimum sampling time (s)</td></tr><tr><td rowspan=1 colspan=1>Direct channels(3)</td><td rowspan=1 colspan=1>Fast channels(4)</td><td rowspan=1 colspan=1>Slow channels(5)</td></tr><tr><td rowspan=8 colspan=1>12 bits</td><td rowspan=1 colspan=1>47</td><td rowspan=1 colspan=1>5.55E-08</td><td rowspan=1 colspan=1>7.04E-08</td><td rowspan=1 colspan=1>1.03E-07</td></tr><tr><td rowspan=1 colspan=1>68</td><td rowspan=1 colspan=1>5.76E-08</td><td rowspan=1 colspan=1>7.22E-08</td><td rowspan=1 colspan=1>1.05E-07</td></tr><tr><td rowspan=1 colspan=1>100</td><td rowspan=1 colspan=1>6.17E-08</td><td rowspan=1 colspan=1>7.65E-08</td><td rowspan=1 colspan=1>1.07E-07</td></tr><tr><td rowspan=1 colspan=1>150</td><td rowspan=1 colspan=1>7.02E-08</td><td rowspan=1 colspan=1>8.45E-08</td><td rowspan=1 colspan=1>1.13E-07</td></tr><tr><td rowspan=1 colspan=1>220</td><td rowspan=1 colspan=1>8.59E-08</td><td rowspan=1 colspan=1>1.00E-07</td><td rowspan=1 colspan=1>1.22E-07</td></tr><tr><td rowspan=1 colspan=1>330</td><td rowspan=1 colspan=1>1.11E-07</td><td rowspan=1 colspan=1>1.26E-07</td><td rowspan=1 colspan=1>1.41E-07</td></tr><tr><td rowspan=1 colspan=1>470</td><td rowspan=1 colspan=1>1.46E-07</td><td rowspan=1 colspan=1>1.61E-07</td><td rowspan=1 colspan=1>1.69E-07</td></tr><tr><td rowspan=1 colspan=1>680</td><td rowspan=1 colspan=1>1.98E-07</td><td rowspan=1 colspan=1>2.17E-07</td><td rowspan=1 colspan=1>2.25E-07</td></tr><tr><td rowspan=12 colspan=1>10 bits</td><td rowspan=1 colspan=1>47</td><td rowspan=1 colspan=1>4.90E-08</td><td rowspan=1 colspan=1>6.06E-08</td><td rowspan=1 colspan=1>8.77E-08</td></tr><tr><td rowspan=1 colspan=1>68</td><td rowspan=1 colspan=1>5.07E-08</td><td rowspan=1 colspan=1>6.27E-08</td><td rowspan=1 colspan=1>8.95E-08</td></tr><tr><td rowspan=1 colspan=1>100</td><td rowspan=1 colspan=1>5.41E-08</td><td rowspan=1 colspan=1>6.67E-08</td><td rowspan=1 colspan=1>9.22E-08</td></tr><tr><td rowspan=1 colspan=1>150</td><td rowspan=1 colspan=1>6.18E-08</td><td rowspan=1 colspan=1>7.50E-08</td><td rowspan=1 colspan=1>9.59E-08</td></tr><tr><td rowspan=1 colspan=1>220</td><td rowspan=1 colspan=1>7.51E-08</td><td rowspan=1 colspan=1>8.70E-08</td><td rowspan=1 colspan=1>1.04E-07</td></tr><tr><td rowspan=1 colspan=1>330</td><td rowspan=1 colspan=1>9.46E-08</td><td rowspan=1 colspan=1>1.07E-07</td><td rowspan=1 colspan=1>1.17E-07</td></tr><tr><td rowspan=1 colspan=1>470</td><td rowspan=1 colspan=1>1.22E-07</td><td rowspan=1 colspan=1>1.34E-07</td><td rowspan=1 colspan=1>1.42E-07</td></tr><tr><td rowspan=1 colspan=1>680</td><td rowspan=1 colspan=1>1.63E-07</td><td rowspan=1 colspan=1>1.77E-07</td><td rowspan=1 colspan=1>1.86E-07</td></tr><tr><td rowspan=1 colspan=1>1000</td><td rowspan=1 colspan=1>2.27E-07</td><td rowspan=1 colspan=1>2.42E-07</td><td rowspan=1 colspan=1>2.43E-07</td></tr><tr><td rowspan=1 colspan=1>1500</td><td rowspan=1 colspan=1>3.27E-07</td><td rowspan=1 colspan=1>3.40E-07</td><td rowspan=1 colspan=1>3.35E-07</td></tr><tr><td rowspan=1 colspan=1>2200</td><td rowspan=1 colspan=1>4.53E-07</td><td rowspan=1 colspan=1>4.86E-07</td><td rowspan=1 colspan=1>4.73E-07</td></tr><tr><td rowspan=1 colspan=1>3300</td><td rowspan=1 colspan=1>6.56E-07</td><td rowspan=1 colspan=1>6.93E-07</td><td rowspan=1 colspan=1>6.72E-07</td></tr></table>

abl Miln miC   

<table><tr><td rowspan=2 colspan=1>Resolution</td><td rowspan=2 colspan=1>Rain (Ω)</td><td rowspan=1 colspan=3>Minimum sampling time (s)</td></tr><tr><td rowspan=1 colspan=1>Direct channels(3)</td><td rowspan=1 colspan=1>Fast channels(4)</td><td rowspan=1 colspan=1>Slow channels(5)</td></tr><tr><td rowspan=16 colspan=1>8 bits</td><td rowspan=1 colspan=1>47</td><td rowspan=1 colspan=1>4.35E-08</td><td rowspan=1 colspan=1>5.31E-08</td><td rowspan=1 colspan=1>7.36E-08</td></tr><tr><td rowspan=1 colspan=1>68</td><td rowspan=1 colspan=1>4.47E-08</td><td rowspan=1 colspan=1>5.48E-08</td><td rowspan=1 colspan=1>7.47E-08</td></tr><tr><td rowspan=1 colspan=1>100</td><td rowspan=1 colspan=1>4.72E-08</td><td rowspan=1 colspan=1>5.79E-08</td><td rowspan=1 colspan=1>7.63E-08</td></tr><tr><td rowspan=1 colspan=1>150</td><td rowspan=1 colspan=1>5.33E-08</td><td rowspan=1 colspan=1>6.35E-08</td><td rowspan=1 colspan=1>7.88E-08</td></tr><tr><td rowspan=1 colspan=1>220</td><td rowspan=1 colspan=1>6.26E-08</td><td rowspan=1 colspan=1>7.26E-08</td><td rowspan=1 colspan=1>8.47E-08</td></tr><tr><td rowspan=1 colspan=1>330</td><td rowspan=1 colspan=1>7.84E-08</td><td rowspan=1 colspan=1>8.80E-08</td><td rowspan=1 colspan=1>9.48E-08</td></tr><tr><td rowspan=1 colspan=1>470</td><td rowspan=1 colspan=1>9.80E-08</td><td rowspan=1 colspan=1>1.07E-07</td><td rowspan=1 colspan=1>1.14E-07</td></tr><tr><td rowspan=1 colspan=1>680</td><td rowspan=1 colspan=1>1.28E-07</td><td rowspan=1 colspan=1>1.39E-07</td><td rowspan=1 colspan=1>1.43E-07</td></tr><tr><td rowspan=1 colspan=1>1000</td><td rowspan=1 colspan=1>1.76E-07</td><td rowspan=1 colspan=1>1.88E-07</td><td rowspan=1 colspan=1>1.90E-07</td></tr><tr><td rowspan=1 colspan=1>1500</td><td rowspan=1 colspan=1>2.49E-07</td><td rowspan=1 colspan=1>2.66E-07</td><td rowspan=1 colspan=1>2.64E-07</td></tr><tr><td rowspan=1 colspan=1>2200</td><td rowspan=1 colspan=1>3.50E-07</td><td rowspan=1 colspan=1>3.63E-07</td><td rowspan=1 colspan=1>3.63E-07</td></tr><tr><td rowspan=1 colspan=1>3300</td><td rowspan=1 colspan=1>5.09E-07</td><td rowspan=1 colspan=1>5.27E-07</td><td rowspan=1 colspan=1>5.24E-07</td></tr><tr><td rowspan=1 colspan=1>4700</td><td rowspan=1 colspan=1>7.00E-07</td><td rowspan=1 colspan=1>7.28E-07</td><td rowspan=1 colspan=1>7.09E-07</td></tr><tr><td rowspan=1 colspan=1>6800</td><td rowspan=1 colspan=1>9.84E-07</td><td rowspan=1 colspan=1>1.03E-06</td><td rowspan=1 colspan=1>1.00E-06</td></tr><tr><td rowspan=1 colspan=1>10000</td><td rowspan=1 colspan=1>1.43E-06</td><td rowspan=1 colspan=1>1.48E-06</td><td rowspan=1 colspan=1>1.44E-06</td></tr><tr><td rowspan=1 colspan=1>15000</td><td rowspan=1 colspan=1>2.10E-06</td><td rowspan=1 colspan=1>2.18E-06</td><td rowspan=1 colspan=1>2.11E-06</td></tr><tr><td rowspan=16 colspan=1>6 bits</td><td rowspan=1 colspan=1>47</td><td rowspan=1 colspan=1>3.79E-08</td><td rowspan=1 colspan=1>4.58E-08</td><td rowspan=1 colspan=1>5.74E-08</td></tr><tr><td rowspan=1 colspan=1>68</td><td rowspan=1 colspan=1>3.88E-08</td><td rowspan=1 colspan=1>4.69E-08</td><td rowspan=1 colspan=1>5.81E-08</td></tr><tr><td rowspan=1 colspan=1>100</td><td rowspan=1 colspan=1>4.09E-08</td><td rowspan=1 colspan=1>4.89E-08</td><td rowspan=1 colspan=1>5.93E-08</td></tr><tr><td rowspan=1 colspan=1>150</td><td rowspan=1 colspan=1>4.48E-08</td><td rowspan=1 colspan=1>5.25E-08</td><td rowspan=1 colspan=1>6.14E-08</td></tr><tr><td rowspan=1 colspan=1>220</td><td rowspan=1 colspan=1>5.07E-08</td><td rowspan=1 colspan=1>5.81E-08</td><td rowspan=1 colspan=1>6.58E-08</td></tr><tr><td rowspan=1 colspan=1>330</td><td rowspan=1 colspan=1>6.04E-08</td><td rowspan=1 colspan=1>6.79E-08</td><td rowspan=1 colspan=1>7.46E-08</td></tr><tr><td rowspan=1 colspan=1>470</td><td rowspan=1 colspan=1>7.37E-08</td><td rowspan=1 colspan=1>8.10E-08</td><td rowspan=1 colspan=1>8.60E-08</td></tr><tr><td rowspan=1 colspan=1>680</td><td rowspan=1 colspan=1>9.31E-08</td><td rowspan=1 colspan=1>1.01E-07</td><td rowspan=1 colspan=1>1.04E-07</td></tr><tr><td rowspan=1 colspan=1>1000</td><td rowspan=1 colspan=1>1.23E-07</td><td rowspan=1 colspan=1>1.32E-07</td><td rowspan=1 colspan=1>1.34E-07</td></tr><tr><td rowspan=1 colspan=1>1500</td><td rowspan=1 colspan=1>1.71E-07</td><td rowspan=1 colspan=1>1.82E-07</td><td rowspan=1 colspan=1>1.82E-07</td></tr><tr><td rowspan=1 colspan=1>2200</td><td rowspan=1 colspan=1>2.39E-07</td><td rowspan=1 colspan=1>2.50E-07</td><td rowspan=1 colspan=1>2.49E-07</td></tr><tr><td rowspan=1 colspan=1>3300</td><td rowspan=1 colspan=1>3.43E-07</td><td rowspan=1 colspan=1>3.57E-07</td><td rowspan=1 colspan=1>3.49E-07</td></tr><tr><td rowspan=1 colspan=1>4700</td><td rowspan=1 colspan=1>4.72E-07</td><td rowspan=1 colspan=1>4.92E-07</td><td rowspan=1 colspan=1>4.81E-07</td></tr><tr><td rowspan=1 colspan=1>6800</td><td rowspan=1 colspan=1>6.65E-07</td><td rowspan=1 colspan=1>6.89E-07</td><td rowspan=1 colspan=1>6.68E-07</td></tr><tr><td rowspan=1 colspan=1>10000</td><td rowspan=1 colspan=1>9.54E-07</td><td rowspan=1 colspan=1>9.88E-07</td><td rowspan=1 colspan=1>9.54E-07</td></tr><tr><td rowspan=1 colspan=1>15000</td><td rowspan=1 colspan=1>1.40E-06</td><td rowspan=1 colspan=1>1.45E-06</td><td rowspan=1 colspan=1>1.39E-06</td></tr></table>

Guaranteed by design. Data valid up to 130 °C, with a 22 pF PCB capacitor and VDDA = 1.62 V.

Drec chaels a conee to analog I/Os (PAOC, PA1C,PC2Cnd PC3C) o optiiz ADC peroe.

Fast channels correspond to ADCx_INx[0:5].

Slow channels correspond to all ADC inputs except for the Direct and Fast channels.

Table 85. 12-bit ADC accuracy(1)(2)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=6 colspan=1>ET</td><td rowspan=6 colspan=1>Totalunadjustederror</td><td rowspan=2 colspan=1>Direct channel</td><td rowspan=1 colspan=1>Singleended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.5</td><td rowspan=1 colspan=1>5</td><td rowspan=16 colspan=1>±LSB</td></tr><tr><td rowspan=1 colspan=1>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=2 colspan=1>Fast channel</td><td rowspan=1 colspan=1>Singleended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.5</td><td rowspan=1 colspan=1>5</td></tr><tr><td rowspan=1 colspan=1>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=2 colspan=1>Slow channel</td><td rowspan=1 colspan=1>Singleended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.5</td><td rowspan=1 colspan=1>5</td></tr><tr><td rowspan=1 colspan=1>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=1 colspan=1>EO</td><td rowspan=1 colspan=1>Offset error</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+1-2</td><td rowspan=1 colspan=1>+/-5</td></tr><tr><td rowspan=1 colspan=1>EG</td><td rowspan=1 colspan=1>Gain error</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+/-2</td><td rowspan=1 colspan=1>+/-5</td></tr><tr><td rowspan=2 colspan=1>ED</td><td rowspan=2 colspan=1>Differentiallinearityerror</td><td rowspan=1 colspan=2>Single ended</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>+1-0.75</td><td rowspan=1 colspan=1>+1.5/-1</td></tr><tr><td rowspan=1 colspan=2>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+/-0.5</td><td rowspan=1 colspan=1>+1.25/-1</td></tr><tr><td rowspan=6 colspan=1>EL</td><td rowspan=6 colspan=1>Integrallinearityerror</td><td rowspan=2 colspan=1>Direct channel</td><td rowspan=1 colspan=1>Singleended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+/-1</td><td rowspan=1 colspan=1>+/-2.5</td></tr><tr><td rowspan=1 colspan=1>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+/-1</td><td rowspan=1 colspan=1>+/-2</td></tr><tr><td rowspan=2 colspan=1>Fast channel</td><td rowspan=1 colspan=1>Singleended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+/-1</td><td rowspan=1 colspan=1>+/-2.5</td></tr><tr><td rowspan=1 colspan=1>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+/-1</td><td rowspan=1 colspan=1>+1-2</td></tr><tr><td rowspan=2 colspan=1>Slow channel</td><td rowspan=1 colspan=1>Singleended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+/-1</td><td rowspan=1 colspan=1>+/-2.5</td></tr><tr><td rowspan=1 colspan=1>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+/-1</td><td rowspan=1 colspan=1>+/-2</td></tr><tr><td rowspan=2 colspan=1>ENOB</td><td rowspan=2 colspan=1>Effectivenumber ofbits</td><td rowspan=1 colspan=2>Single ended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>11.2</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>bits</td></tr><tr><td rowspan=1 colspan=2>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>11.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>SINAD</td><td rowspan=2 colspan=1>Signal-to-noise anddistortionratio</td><td rowspan=1 colspan=2>Single ended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>68.9</td><td rowspan=1 colspan=1>-</td><td rowspan=6 colspan=1>dB</td></tr><tr><td rowspan=1 colspan=2>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>71.1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>SNR</td><td rowspan=2 colspan=1>Signal-to-noise ratio</td><td rowspan=1 colspan=2>Single ended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>69.1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>71.4</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>THD</td><td rowspan=2 colspan=1>Totalharmonicdistortion</td><td rowspan=1 colspan=2>Single ended</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-79.6</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>Differential</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-81.8</td><td rowspan=1 colspan=1>-</td></tr></table>

Garnte  haracterizationA packageaxivalues  reliary ealus packages may be different.

ADC DC accuracy values are measured after internal calibration in Continuous and Discontinuous mode.

# 6.3.23 DAC characteristics

Table 86. DAC characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>VDDA</td><td rowspan=1 colspan=1>Analog supply voltage</td><td rowspan=1 colspan=2>-</td><td rowspan=1 colspan=1>1.8</td><td rowspan=1 colspan=1>3.3</td><td rowspan=1 colspan=1>3.6</td><td rowspan=3 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>VREF+</td><td rowspan=1 colspan=1>Positive reference voltage</td><td rowspan=1 colspan=2>-</td><td rowspan=1 colspan=1>1.80</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>VDDA</td></tr><tr><td rowspan=1 colspan=1>VREF-</td><td rowspan=1 colspan=1>Negative referencevoltage</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>VsSA</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>RL</td><td rowspan=2 colspan=1>Resistive Load</td><td rowspan=2 colspan=1>DAC output bufferON</td><td rowspan=1 colspan=1>connectedto VsSA</td><td rowspan=1 colspan=1>5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=3 colspan=1>kΩ</td></tr><tr><td rowspan=1 colspan=1>connectedto VDDA</td><td rowspan=1 colspan=1>25</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Ro</td><td rowspan=1 colspan=1>Output Impedance</td><td rowspan=1 colspan=2>DAC output buffer OFF</td><td rowspan=1 colspan=1>10.3</td><td rowspan=1 colspan=1>13</td><td rowspan=1 colspan=1>16</td></tr><tr><td rowspan=2 colspan=1>RBON</td><td rowspan=2 colspan=1>Output impedancesample and hold mode,output buffer ON</td><td rowspan=2 colspan=1>DAC output bufferON</td><td rowspan=1 colspan=1>VDD = 2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.6</td><td rowspan=2 colspan=1>kΩ</td></tr><tr><td rowspan=1 colspan=1>VDD = 2.0 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.6</td></tr><tr><td rowspan=2 colspan=1>RBOFF</td><td rowspan=2 colspan=1>Output impedancesample and hold mode,output buffer OFF</td><td rowspan=2 colspan=1>DAC output bufferOFF</td><td rowspan=1 colspan=1>VDD = 2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>17.8</td><td rowspan=2 colspan=1>kΩ</td></tr><tr><td rowspan=1 colspan=1>VDD = 2.0 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>18.7</td></tr><tr><td rowspan=1 colspan=1>CL</td><td rowspan=2 colspan=1>Capacitive Load</td><td rowspan=1 colspan=2>DAC output buffer OFF</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>pF</td></tr><tr><td rowspan=1 colspan=1>CsH</td><td rowspan=1 colspan=2>Sample and Hold mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.1</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>μF</td></tr><tr><td rowspan=2 colspan=1>VDAC_OUT</td><td rowspan=2 colspan=1>Voltage on DAC_OUToutput</td><td rowspan=1 colspan=2>DAC output buffer ON</td><td rowspan=1 colspan=1>0.2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>VREF+-0.2</td><td rowspan=2 colspan=1>V</td></tr><tr><td rowspan=1 colspan=2>DAC output buffer OFF</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>VREF+</td></tr><tr><td rowspan=6 colspan=1>tSETTLING</td><td rowspan=6 colspan=1>Settling time (full scale:for a 12-bit code transitionbetween the lowest andthe highest input codeswhen DAC_OUT reachesthe final value of ±0.5LSB,±1LSB, ±2LSB, ±4LSB,±8LSB)</td><td rowspan=5 colspan=1>Normal mode, DACoutput buffer ON,CL ≤ 50 pF,RL≥5 kΩ</td><td rowspan=1 colspan=1>±0.5 LSB</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.05</td><td rowspan=1 colspan=1>3</td><td rowspan=6 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>±1 LSB</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.97</td><td rowspan=1 colspan=1>2.87</td></tr><tr><td rowspan=1 colspan=1>±2 LSB</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.67</td><td rowspan=1 colspan=1>2.84</td></tr><tr><td rowspan=1 colspan=1>±4 LSB</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.66</td><td rowspan=1 colspan=1>2.78</td></tr><tr><td rowspan=1 colspan=1>±8 LSB</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.65</td><td rowspan=1 colspan=1>2.7</td></tr><tr><td rowspan=1 colspan=2>Normal mode, DAC output bufferOFF, ±1LSB CL=10 pF</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.7</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=2 colspan=1>tWAKEUPp(2)</td><td rowspan=2 colspan=1>Wakeup time from offstate (setting the ENx bitin the DAC Controlregister) until the finalvalue of ±1LSB is reached</td><td rowspan=1 colspan=2>Normal mode, DAC output bufferON, CL ≤ 50 pF, RL = 5 kΩ</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5</td><td rowspan=1 colspan=1>7.5</td><td rowspan=2 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=2>Normal mode, DAC output bufferOFF, CL ≤ 10 pF</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>5</td></tr><tr><td rowspan=1 colspan=1>PSRR</td><td rowspan=1 colspan=1>DC VDDA supply rejectionratio</td><td rowspan=1 colspan=2>Normal mode, DAC output bufferON, CL ≤ 50 pF, RL = 5 kΩ</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-80</td><td rowspan=1 colspan=1>-28</td><td rowspan=1 colspan=1>dB</td></tr></table>

Table  DAC characteristic (con   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=3 colspan=1>tSAMP</td><td rowspan=3 colspan=1>Sampling time in Sampleand Hold modeCL=100 nF(code transition betweenthe lowest input code andthe highest input codewhen DAC_OUT reachesthe ±1LSB final value)</td><td rowspan=1 colspan=2>MODE&lt;2:0&gt;_V12=100/101(BUFFER ON)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.7</td><td rowspan=1 colspan=1>2.6</td><td rowspan=2 colspan=1>ms</td></tr><tr><td rowspan=1 colspan=2>MODE&lt;2:0&gt;_V12=110(BUFFER OFF)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>11.5</td><td rowspan=1 colspan=1>18.7</td></tr><tr><td rowspan=1 colspan=2>MODE&lt;2:0&gt;_V12=111(INTERNAL BUFFER OFF)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.3</td><td rowspan=1 colspan=1>0.6</td><td rowspan=1 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>leak</td><td rowspan=1 colspan=1>Output leakage current</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=2>(3)</td><td rowspan=1 colspan=1>nA</td></tr><tr><td rowspan=1 colspan=1>Clint</td><td rowspan=1 colspan=1>Internal sample and holdcapacitor</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>1.8</td><td rowspan=1 colspan=1>2.2</td><td rowspan=1 colspan=1>2.6</td><td rowspan=1 colspan=1>pF</td></tr><tr><td rowspan=1 colspan=1>tTRIM</td><td rowspan=1 colspan=1>Middle code offset trimtime</td><td rowspan=1 colspan=2>Minimum time to verify the eachcode</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>μs</td></tr><tr><td rowspan=2 colspan=1>Voffset</td><td rowspan=2 colspan=1>Middle code offset for 1trim code step</td><td rowspan=1 colspan=2>VREF+ = 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>850</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>μV</td></tr><tr><td rowspan=1 colspan=2>VREF+ = 1.8 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>425</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=4 colspan=1>IDDA(DAC)</td><td rowspan=4 colspan=1>DAC quiescentconsumption from VDDA</td><td rowspan=2 colspan=1>DAC output bufferON</td><td rowspan=1 colspan=1>No load,middle code(0x800)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>360</td><td rowspan=1 colspan=1>-</td><td rowspan=9 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>No load,worst code(0xF1C)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>490</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>DAC output bufferOFF</td><td rowspan=1 colspan=1>No load,middle/worst code(0x800)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>20</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=2>Sample and Hold mode,CsH=100 nF</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>360*ToN/(TON +OFF)(4)</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=5 colspan=1>|DDv(DAC)</td><td rowspan=5 colspan=1>DAC consumption fromVREF+</td><td rowspan=2 colspan=1>DAC output bufferON</td><td rowspan=1 colspan=1>No load,middle code(0x800)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>No load,worst code(0xF1C)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>170</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>DAC output bufferOFF</td><td rowspan=1 colspan=1>No load,middle/worst code(0x800)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>160</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>Sample and Hold mode, BufferON, CsH=100 nF (worst code)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>170*ToN/ToN  OFF)</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=2>Sample and Hold mode, BufferOFF, CsH=100 nF (worst code)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>160*Ton/</td><td rowspan=1 colspan=1></td></tr></table>

Guaranteed by design unless otherwise specified.

.

3. Refer to Table 51: I/O static characteristics.

details.

Table 87. DAC accuracy(1)   

<table><tr><td rowspan=1 colspan=8>Table o7. DAC accuracy&#x27;</td></tr><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=2 colspan=1>DNL</td><td rowspan=2 colspan=1>Differential nonlinearity(2)</td><td rowspan=1 colspan=2>DAC output buffer ON</td><td rowspan=1 colspan=1>-2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td><td rowspan=2 colspan=1>LSB</td></tr><tr><td rowspan=1 colspan=2>DAC output buffer OFF</td><td rowspan=1 colspan=1>-2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>Monotonicity</td><td rowspan=1 colspan=2>10 bits</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>INL</td><td rowspan=2 colspan=1>Integral non linearity(3)</td><td rowspan=1 colspan=2>DAC output buffer ON, CL ≤ 50 pF,RL ≥ 5 kΩ</td><td rowspan=1 colspan=1>-4</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>4</td><td rowspan=2 colspan=1>LSB</td></tr><tr><td rowspan=1 colspan=2>DAC output buffer OFF,CL ≤ 50 pF, no RL</td><td rowspan=1 colspan=1>-4</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>4</td></tr><tr><td rowspan=3 colspan=1>Offset</td><td rowspan=3 colspan=1>Offset error at code0x800 (3)</td><td rowspan=2 colspan=1>DAC outputbuffer ON,CL ≤ 50 pF,RL≥5kΩ</td><td rowspan=1 colspan=1>VREF+ = 3.6 V</td><td rowspan=1 colspan=1>.</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±12</td><td rowspan=3 colspan=1>LSB</td></tr><tr><td rowspan=1 colspan=1>VREF+ = 1.8 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>±25</td></tr><tr><td rowspan=1 colspan=2>DAC output buffer OFF,CL ≤ 50 pF, no RL</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±8</td></tr><tr><td rowspan=1 colspan=1>Offset1</td><td rowspan=1 colspan=1>Offset error at code0001(4)</td><td rowspan=1 colspan=2>DAC output buffer OFF,CL ≤ 50 pF, no RL</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±5</td><td rowspan=1 colspan=1>LSB</td></tr><tr><td rowspan=2 colspan=1>OffsetCal</td><td rowspan=2 colspan=1>Offset error at code0x800 after factorycalibration</td><td rowspan=2 colspan=1>DAC outputbuffer ON,CL ≤ 50 pF,RL ≥ 5kΩ</td><td rowspan=1 colspan=1>VREF+ = 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±5</td><td rowspan=2 colspan=1>LSB</td></tr><tr><td rowspan=1 colspan=1>VREF+ = 1.8 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±7</td></tr><tr><td rowspan=2 colspan=1>Gain</td><td rowspan=2 colspan=1>Gain error(5)</td><td rowspan=1 colspan=2>DAC output buffer ON,C_ ≤ 50 pF,RL ≥ 5 kΩ</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>±1</td><td rowspan=2 colspan=1>%</td></tr><tr><td rowspan=1 colspan=2>DAC output buffer OFF,CL ≤ 50 pF, no RL</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>±1</td></tr><tr><td rowspan=2 colspan=1>TUE</td><td rowspan=2 colspan=1>Total unadjusted error</td><td rowspan=1 colspan=2>DAC output buffer ON, CL ≤ 50 pF,RL ≥ 5 kΩ</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>±30</td><td rowspan=3 colspan=1>LSB</td></tr><tr><td rowspan=1 colspan=2>DAC output buffer OFF, CL ≤50 pF, no RL</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>±12</td></tr><tr><td rowspan=1 colspan=1>TUECal</td><td rowspan=1 colspan=1>Total unadjusted errorafter calibration</td><td rowspan=1 colspan=2>DAC output buffer ON, CL ≤ 50 pF,RL ≥ 5 kΩ</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>±23</td></tr><tr><td rowspan=2 colspan=1>SNR</td><td rowspan=2 colspan=1>Signal-to-noise ratio(6)</td><td rowspan=1 colspan=2>DAC output buffer ON,CL ≤ 50 pF,RL ≥ 5 kΩ , 1 kHz, BW = 500 KHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>67.8</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>dB</td></tr><tr><td rowspan=1 colspan=2>DAC output buffer OFF,CL ≤ 50 pF, no RL,1 kHz, BW =500 KHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>67.8</td><td rowspan=1 colspan=1></td></tr></table>

Table 87. DAC accuracy( (contiued   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=2 colspan=1>THD</td><td rowspan=2 colspan=1>Total harmonicdistortion(6)</td><td rowspan=1 colspan=1>DAC output buffer ON, CL ≤ 50 pF,RL ≥ 5 kΩ , 1 kHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-78.6</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>dB</td></tr><tr><td rowspan=1 colspan=1>DAC output buffer OFF,CL ≤ 50 pF, no RL, 1 kHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-78.6</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=2 colspan=1>SINAD</td><td rowspan=2 colspan=1>Signal-to-noise anddistortion ratio(6)</td><td rowspan=1 colspan=1>DAC output buffer ON, CL ≤ 50 pF,RL ≥ 5 kΩ, 1 kHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>67.5</td><td rowspan=1 colspan=1></td><td rowspan=2 colspan=1>dB</td></tr><tr><td rowspan=1 colspan=1>DAC output buffer OFF,CL ≤ 50 pF, no RL, 1 kHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>67.5</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=2 colspan=1>ENOB</td><td rowspan=2 colspan=1>Effective number ofbits</td><td rowspan=1 colspan=1>DAC output buffer ON,CL ≤ 50 pF, RL ≥ 5 kΩ , 1 kHz</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>10.9</td><td rowspan=1 colspan=1></td><td rowspan=2 colspan=1>bits</td></tr><tr><td rowspan=1 colspan=1>DAC output buffer OFF,CL ≤ 50 pF, no RL, 1 kHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>10.9</td><td rowspan=1 colspan=1></td></tr></table>

Guaranteed by characterization results.

2. Difference between two consecutive codes minus 1 LSB.   
3. D last Code 4095.   
4. Difference between the value measured at Code (Ox001) and the ideal value.   
5. D when the buffer is OFF, and from code giving 0.2 V and (VREF+ - 0.2 V) when the buffer is ON.   
Signal is -0.5dBFS with Fsampling=1 MHz.

![](images/b305200291b4afbdb9eb4e62742a81041cee46cae1566a222c77d35c70ee3f32.jpg)  
Figure 40. 12-bit buffered /non-buffered DAC   
l DAC_CR register.

# 6.3.24 Voltage reference buffer characteristics

Table 88. VREFBUF characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=8 colspan=1>VDDA</td><td rowspan=8 colspan=1>Analog supply voltage</td><td rowspan=4 colspan=1>Normal mode,VDA = 3.3 V</td><td rowspan=1 colspan=1>VSCALE = 000</td><td rowspan=1 colspan=1>2.8</td><td rowspan=1 colspan=1>3.3</td><td rowspan=1 colspan=1>3.6</td><td rowspan=16 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>VSCALE = 001</td><td rowspan=1 colspan=1>2.4</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.6</td></tr><tr><td rowspan=1 colspan=1>VSCALE = 010</td><td rowspan=1 colspan=1>2.1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.6</td></tr><tr><td rowspan=1 colspan=1>VSCALE = 011</td><td rowspan=1 colspan=1>1.8</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.6</td></tr><tr><td rowspan=4 colspan=1>Degraded mode(2)</td><td rowspan=1 colspan=1>VSCALE = 000</td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.80</td></tr><tr><td rowspan=1 colspan=1>VSCALE = 001</td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.40</td></tr><tr><td rowspan=1 colspan=1>VSCALE = 010</td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.10</td></tr><tr><td rowspan=1 colspan=1>VSCALE = 011</td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.80</td></tr><tr><td rowspan=8 colspan=1>VREFBUF_OUT</td><td rowspan=8 colspan=1>Voltage ReferenceBuffer Output, at 30 Cload= 100 μA</td><td rowspan=4 colspan=1>Normal mode at 30 ,load = 100 μA</td><td rowspan=1 colspan=1>VSCALE = 000</td><td rowspan=1 colspan=1>2.4980</td><td rowspan=1 colspan=1>2.5000</td><td rowspan=1 colspan=1>2.5035</td></tr><tr><td rowspan=1 colspan=1>VSCALE = 001</td><td rowspan=1 colspan=1>2.0460</td><td rowspan=1 colspan=1>2.0490</td><td rowspan=1 colspan=1>2.0520</td></tr><tr><td rowspan=1 colspan=1>VSCALE = 010</td><td rowspan=1 colspan=1>1.8010</td><td rowspan=1 colspan=1>1.8040</td><td rowspan=1 colspan=1>1.8060</td></tr><tr><td rowspan=1 colspan=1>VSCALE = 011</td><td rowspan=1 colspan=1>1.4995</td><td rowspan=1 colspan=1>1.5015</td><td rowspan=1 colspan=1>1.5040</td></tr><tr><td rowspan=4 colspan=1>Degraded mode(2)</td><td rowspan=1 colspan=1>VSCALE = 000</td><td rowspan=1 colspan=1>VDDA- 1550 MV</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>VDDA</td></tr><tr><td rowspan=1 colspan=1>VSCALE = 001</td><td rowspan=1 colspan=1>VDDA- 150 MV</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>VDDA</td></tr><tr><td rowspan=1 colspan=1>VSCALE = 010</td><td rowspan=1 colspan=1>VDDA- 1550 mV</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>VDDA</td></tr><tr><td rowspan=1 colspan=1>VSCALE = 011</td><td rowspan=1 colspan=1>VDDA- 1550 MV</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>VDDA</td></tr><tr><td rowspan=1 colspan=1>TRIM</td><td rowspan=1 colspan=1>Trim step resolution</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±0.05</td><td rowspan=1 colspan=1>±0.1</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>CL</td><td rowspan=1 colspan=1>Load capacitor</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>1.50</td><td rowspan=1 colspan=1>$μFr$</td></tr><tr><td rowspan=1 colspan=1>esr</td><td rowspan=1 colspan=1>Equivalent SerialResistor of CL</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=1>ILOAD</td><td rowspan=1 colspan=1>Static load current</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>mA</td></tr><tr><td rowspan=2 colspan=1>line_reg</td><td rowspan=2 colspan=1>Line regulation</td><td rowspan=2 colspan=1>2.8 V ≤ VDDA ≤ 3.6 V</td><td rowspan=1 colspan=1>load = 500 μA</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>200</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>ppm/V</td></tr><tr><td rowspan=1 colspan=1>lIoad = 4 mA</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>100</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>load_reg</td><td rowspan=1 colspan=1>Load regulation</td><td rowspan=1 colspan=1>500 μA ≤ LOAD ≤ 4 mA</td><td rowspan=1 colspan=1>Normal mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>ppm/mA</td></tr><tr><td rowspan=1 colspan=1>Tcoeff</td><td rowspan=1 colspan=1>Temperature coefficient</td><td rowspan=1 colspan=2>-40 &lt;Tj&lt;+130</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>T coeffT VREFINT+100</td><td rowspan=1 colspan=1>ppm/PC</td></tr><tr><td rowspan=2 colspan=1>PSRR</td><td rowspan=2 colspan=1>Power supply rejection</td><td rowspan=1 colspan=1>DC</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>60</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>dB</td></tr><tr><td rowspan=1 colspan=1>100KHz</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>40</td><td rowspan=1 colspan=1>-</td></tr></table>

Table 88. VREFBU characteristics (contiued)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=3 colspan=1>tSTART</td><td rowspan=3 colspan=1>Start-up time</td><td rowspan=1 colspan=1>CL=0.5 μF</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>300</td><td rowspan=1 colspan=1>-</td><td rowspan=3 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>CL=1 μF</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>500</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>CL=1.5 μF</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>650</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>INRUSH</td><td rowspan=1 colspan=1>Control of maximumDC current drive onVREFBUF_oUT duringstartup phase(3)</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>8</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>mA</td></tr><tr><td rowspan=3 colspan=1>IDDA(VREFBUF)</td><td rowspan=3 colspan=1>VREFBUFconsumption fromVDDA</td><td rowspan=1 colspan=1>|LOAD = 0 μA</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>15</td><td rowspan=1 colspan=1>25</td><td rowspan=3 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>LOAD = 500 μA</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>16</td><td rowspan=1 colspan=1>30</td></tr><tr><td rowspan=1 colspan=1>|LOAD = 4 mA</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>32</td><td rowspan=1 colspan=1>50</td></tr></table>

Guaranteed by design, unless otherwise specified. ool.

han  1. V3 V1V3.VV-.V n. V-3. V  CALE = 10001 00 .

# 6.3.25 Analog temperature sensor characteristics

Table 89. Temperature sensor characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>TL(1)</td><td rowspan=1 colspan=1>VENSE linearity with temperature</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±3</td><td rowspan=1 colspan=1>°C</td></tr><tr><td rowspan=1 colspan=1>Avg_Slope(2)</td><td rowspan=1 colspan=1>Average slope</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>mV/</td></tr><tr><td rowspan=1 colspan=1>V30(3)</td><td rowspan=1 colspan=1>Voltage at 30°C ± 5 </td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.62</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>tstart_run</td><td rowspan=1 colspan=1>Startup time in Run mode (buffer startup)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>25.2</td><td rowspan=2 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>ts_temp(1)</td><td rowspan=1 colspan=1>ADC sampling time when reading the temperature</td><td rowspan=1 colspan=1>9</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Isens()</td><td rowspan=1 colspan=1>Sensor consumption</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.18</td><td rowspan=1 colspan=1>0.31</td><td rowspan=2 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>Isensbut1)</td><td rowspan=1 colspan=1>Sensor buffer consumption</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.8</td><td rowspan=1 colspan=1>6.5</td></tr></table>

Guaranteed by design. Guaranteed by characterization results.

Measured at VDDA = 3.3 V ± 10 mV. The V30 ADC conversion result is stored in the TS_CAL1 byte.

Table 90. Temperature sensor calibration values   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Memory address</td></tr><tr><td rowspan=1 colspan=1>TS_CAL1</td><td rowspan=1 colspan=1>Temperature sensor raw data acquired value at30 °C, VDDA=3.3 V</td><td rowspan=1 colspan=1>0x1FF1 E820 -0x1FF1 E821</td></tr><tr><td rowspan=1 colspan=1>TS_CAL2</td><td rowspan=1 colspan=1>Temperature sensor raw data acquired value at130 °C, VDDA=3.3 V</td><td rowspan=1 colspan=1>0x1FF1 E840 - 0x1FF1 E841</td></tr></table>

# 6.3.26 Digital temperature sensor characteristics

Table 91. Digital temperature sensor characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>fDTs {²</td><td rowspan=1 colspan=1>Output Clock frequency</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>500</td><td rowspan=1 colspan=1>750</td><td rowspan=1 colspan=1>1150</td><td rowspan=1 colspan=1>kHz</td></tr><tr><td rowspan=1 colspan=1>TLc(2)</td><td rowspan=1 colspan=1>Temperature linearity coefficient</td><td rowspan=1 colspan=1>VOS2</td><td rowspan=1 colspan=1>1660</td><td rowspan=1 colspan=1>2100</td><td rowspan=1 colspan=1>2750</td><td rowspan=1 colspan=1>Hz/°C</td></tr><tr><td rowspan=2 colspan=1>TOTAL EROR</td><td rowspan=2 colspan=1>Temperature offsetmeasurement, all VOS</td><td rowspan=1 colspan=1>Tj =-40°C to30°</td><td rowspan=1 colspan=1>-13</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>4</td><td rowspan=2 colspan=1>C</td></tr><tr><td rowspan=1 colspan=1>T j = 30°C toTjmax</td><td rowspan=1 colspan=1>-7</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=2 colspan=1>TvDD_CORE</td><td rowspan=2 colspan=1>Additional error due to supplyvariation</td><td rowspan=1 colspan=1>VOS2</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0</td><td rowspan=2 colspan=1>C</td></tr><tr><td rowspan=1 colspan=1>VOSO, VOS1,VOS3</td><td rowspan=1 colspan=1>-1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1</td></tr><tr><td rowspan=1 colspan=1>tTRIM</td><td rowspan=1 colspan=1>Calibration time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>ms</td></tr><tr><td rowspan=1 colspan=1>tWAKE_UP</td><td rowspan=1 colspan=1>Wake-up time from off state untilDTS ready bit is set</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>67</td><td rowspan=1 colspan=1>116.00</td><td rowspan=1 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>|DDCORE_DTS</td><td rowspan=1 colspan=1>DTS consumption onVDD_CORE</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>8.5</td><td rowspan=1 colspan=1>30</td><td rowspan=1 colspan=1>70.0</td><td rowspan=1 colspan=1>μA</td></tr></table>

Guaranteed by design, unless otherwise specified. Guaranteed by characterization results.

# 6.3.27 Temperature and VBAT monitoring

Table 92. VBAT monitoring characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>R</td><td rowspan=1 colspan=1>Resistor bridge for VBAT</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>26</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>KΩ</td></tr><tr><td rowspan=1 colspan=1>Q</td><td rowspan=1 colspan=1>Ratio on VBAT measurement</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Er(1)</td><td rowspan=1 colspan=1>Error on Q</td><td rowspan=1 colspan=1>-10</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>+10</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>ts_vba(1)</td><td rowspan=1 colspan=1>ADC sampling time when reading VBAT input</td><td rowspan=1 colspan=1>9</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>:</td><td rowspan=1 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>VBAThigh</td><td rowspan=1 colspan=1>High supply monitoring</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.55</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>VBATloW</td><td rowspan=1 colspan=1>Low supply monitoring</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.36</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by design.

Table 93. VBAT charging characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Condition</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=2 colspan=1>RBC</td><td rowspan=2 colspan=1>Battery charging resistor</td><td rowspan=1 colspan=1>VBRS in PWR_CR3= 0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>KΩ</td></tr><tr><td rowspan=1 colspan=1>VBRS in PWR_CR3= 1</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td></tr></table>

Table 94. Temperature monitoring characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>TEMPhigh</td><td rowspan=1 colspan=1>High temperature monitoring</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>117</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>C</td></tr><tr><td rowspan=1 colspan=1>TEMPlow</td><td rowspan=1 colspan=1>Low temperature monitoring</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-25</td><td rowspan=1 colspan=1>-</td></tr></table>

# 6.3.28 Voltage booster for analog switch

Table 95. Voltage booster for analog switch characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Condition</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>VDD</td><td rowspan=1 colspan=1>Supply voltage</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>2.6</td><td rowspan=1 colspan=1>3.6</td><td rowspan=1 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>tSU(BOOST)</td><td rowspan=1 colspan=1>Booster startup time</td><td rowspan=1 colspan=1>&#x27;</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>μs</td></tr><tr><td rowspan=2 colspan=1>IDD(BOOST)</td><td rowspan=2 colspan=1>Booster consumption</td><td rowspan=1 colspan=1>1.62 V ≤ VDD ≤ 2.7 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>125</td><td rowspan=2 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>2.7 V &lt; VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>250</td></tr></table>

Guaranteed by characterization results.

# 6.3.29 Comparator characteristics

Table 96. COMP characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>VDDA</td><td rowspan=1 colspan=1>Analog supply voltage</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.62</td><td rowspan=1 colspan=1>3.3</td><td rowspan=1 colspan=1>3.6</td><td rowspan=3 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>VIN</td><td rowspan=1 colspan=1>Comparator input voltagerange</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>VDDA</td></tr><tr><td rowspan=1 colspan=1>V_BG</td><td rowspan=1 colspan=1>Scaler input voltage</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=3>(2)</td></tr><tr><td rowspan=1 colspan=1>Vsc</td><td rowspan=1 colspan=1>Scaler offset voltage</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±5</td><td rowspan=1 colspan=1>±10</td><td rowspan=1 colspan=1>mV</td></tr><tr><td rowspan=2 colspan=1>IDDA(SCALER)</td><td rowspan=2 colspan=1>Scaler static consumptionfrom VDDA</td><td rowspan=1 colspan=1>BRG_EN=0 (bridge disable)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.2</td><td rowspan=1 colspan=1>0.3</td><td rowspan=2 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>BRG_EN=1 (bridge enable)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.8</td><td rowspan=1 colspan=1>1</td></tr><tr><td rowspan=1 colspan=1>tSTART_SCALER</td><td rowspan=1 colspan=1>Scaler startup time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>140</td><td rowspan=1 colspan=1>250</td><td rowspan=1 colspan=1>μs</td></tr><tr><td rowspan=3 colspan=1>tSTART</td><td rowspan=3 colspan=1>Comparator startup time toreach propagation delayspecification</td><td rowspan=1 colspan=1>High-speed mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>5</td><td rowspan=3 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>Medium mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5</td><td rowspan=1 colspan=1>20</td></tr><tr><td rowspan=1 colspan=1>Ultra-low-power mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>15</td><td rowspan=1 colspan=1>80</td></tr><tr><td rowspan=6 colspan=1>t(3)</td><td rowspan=3 colspan=1>Propagation delay for200 mV step with 100 mVoverdrive</td><td rowspan=1 colspan=1>High-speed mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>80</td><td rowspan=1 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>Medium mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>0.9</td><td rowspan=2 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>Ultra-low-power mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>7</td></tr><tr><td rowspan=3 colspan=1>Propagation delay for step&gt; 200 mV with 100 mVoverdrive only on positiveinputs</td><td rowspan=1 colspan=1>High-speed mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>120</td><td rowspan=1 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>Medium mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>1.2</td><td rowspan=2 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>Ultra-low-power mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>7</td></tr><tr><td rowspan=1 colspan=1>Voffset</td><td rowspan=1 colspan=1>Comparator offset error</td><td rowspan=1 colspan=1>Full common mode range</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±5</td><td rowspan=1 colspan=1>±20</td><td rowspan=1 colspan=1>mV</td></tr></table>

Table 96. COMP characteristics( (contid   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=4 colspan=1>Vnys</td><td rowspan=4 colspan=1>Comparator hysteresis</td><td rowspan=1 colspan=2>No hysteresis</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=4 colspan=1>mV</td></tr><tr><td rowspan=1 colspan=2>Low hysteresis</td><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>10</td><td rowspan=1 colspan=1>22</td></tr><tr><td rowspan=1 colspan=2>Medium hysteresis</td><td rowspan=1 colspan=1>8</td><td rowspan=1 colspan=1>20</td><td rowspan=1 colspan=1>37</td></tr><tr><td rowspan=1 colspan=2>High hysteresis</td><td rowspan=1 colspan=1>16</td><td rowspan=1 colspan=1>30</td><td rowspan=1 colspan=1>52</td></tr><tr><td rowspan=6 colspan=1>IDDA(COMP)</td><td rowspan=6 colspan=1>Comparator consumptionfrom VDDA</td><td rowspan=2 colspan=1>Ultra-low-power mode</td><td rowspan=1 colspan=1>Static</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>600</td><td rowspan=2 colspan=1>nA</td></tr><tr><td rowspan=1 colspan=1>With 50 kHz±100 mV overdrivesquare signal</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>800</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>Medium mode</td><td rowspan=1 colspan=1>Static</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5</td><td rowspan=1 colspan=1>7</td><td rowspan=4 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>With 50 kHz±100 mV overdrivesquare signal</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>6</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>High-speedmode</td><td rowspan=1 colspan=1>Static</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>70</td><td rowspan=1 colspan=1>100</td></tr><tr><td rowspan=1 colspan=1>With 50 kHz±100 mV overdrivesquare signal</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>75</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by design, unless otherwise specified Refer to Table 17: Embedded reference voltage. Guaranteed by characterization results.

# 6.3.30 Operational amplifier characteristics

Table 97. Operational amplifier characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>VDDA</td><td rowspan=1 colspan=1>Analog supply voltageRange</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>3.3</td><td rowspan=1 colspan=1>3.6</td><td rowspan=2 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>CMIR</td><td rowspan=1 colspan=1>Common Mode InputRange</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>VDDA</td></tr><tr><td rowspan=2 colspan=1>VIOFFSET</td><td rowspan=2 colspan=1>Input offset voltage</td><td rowspan=1 colspan=1>25°C, no load on output</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±1.5</td><td rowspan=2 colspan=1>mV</td></tr><tr><td rowspan=1 colspan=1>All voltages andtemperature, no load</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±2.5</td></tr><tr><td rowspan=1 colspan=1>ΔVIOFFSET</td><td rowspan=1 colspan=1>Input offset voltage drift</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>±3.0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>μV/C</td></tr><tr><td rowspan=1 colspan=1>TRIMOFFSETPTRIMLPOFFSETP</td><td rowspan=1 colspan=1>Offset trim step at lowcommon input voltage(0.1*VDDA)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.1</td><td rowspan=1 colspan=1>1.5</td><td rowspan=2 colspan=1>mV</td></tr><tr><td rowspan=1 colspan=1>TRIMOFFSETNTRIMLPOFFSETN</td><td rowspan=1 colspan=1>Offset trim step at highcommon input voltage(0.9*VDDA)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.1</td><td rowspan=1 colspan=1>1.5</td></tr><tr><td rowspan=1 colspan=1>ILOAD</td><td rowspan=1 colspan=1>Drive current</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>500</td><td rowspan=2 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>ILOAD_PGA</td><td rowspan=1 colspan=1>Drive current in PGA mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>270</td></tr></table>

Table 9 Operational amplifer haracteristics (cont   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>CLOAD</td><td rowspan=1 colspan=1>Capacitive load</td><td rowspan=1 colspan=2>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>pF</td></tr><tr><td rowspan=1 colspan=1>CMRR</td><td rowspan=1 colspan=1>Common mode rejectionratio</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>80</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>dB</td></tr><tr><td rowspan=1 colspan=1>PSRR</td><td rowspan=1 colspan=1>Power supply rejectionratio</td><td rowspan=1 colspan=2>CLOAD ≤ 50pf /RLOAD ≥ 4 k(at 1 kHz,Vcom=VDDA/2</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>66</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>dB</td></tr><tr><td rowspan=1 colspan=1>GBW</td><td rowspan=1 colspan=1>Gain bandwidth for highsupply range</td><td rowspan=1 colspan=2>200 mV ≤ Output dynamicrange ≤ VDDA - 200 mV</td><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>7.3</td><td rowspan=1 colspan=1>12.3</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=2 colspan=1>SR</td><td rowspan=2 colspan=1>Slew rate (from 10% and90% of output voltage)</td><td rowspan=1 colspan=2>Normal mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>V/μs</td></tr><tr><td rowspan=1 colspan=2>High-speed mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>24</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>AO</td><td rowspan=1 colspan=1>Open loop gain</td><td rowspan=1 colspan=2>200 mV ≤ Output dynamicrange ≤ VDDA - 200 mV</td><td rowspan=1 colspan=1>59</td><td rowspan=1 colspan=1>90</td><td rowspan=1 colspan=1>129</td><td rowspan=1 colspan=1>dB</td></tr><tr><td rowspan=1 colspan=1>φm</td><td rowspan=1 colspan=1>Phase margin</td><td rowspan=1 colspan=2>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>55</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0</td></tr><tr><td rowspan=1 colspan=1>GM</td><td rowspan=1 colspan=1>Gain margin</td><td rowspan=1 colspan=2>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>12</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>dB</td></tr><tr><td rowspan=1 colspan=1>VOHsAT</td><td rowspan=1 colspan=1>High saturation voltage</td><td rowspan=1 colspan=2>Ioad=max or RLOAD=min,Input at VDDA</td><td rowspan=1 colspan=1>VDDA10mV</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>mV</td></tr><tr><td rowspan=1 colspan=1>VOLsAt</td><td rowspan=1 colspan=1>Low saturation voltage</td><td rowspan=1 colspan=2>Ioad=max or RLOAD=min,Input at O V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>100</td></tr><tr><td rowspan=2 colspan=1>tWAKEUP</td><td rowspan=2 colspan=1>Wake up time from OFFstate</td><td rowspan=1 colspan=2>CLOAD ≤ 50pf,Normal RLOAD ≥ 44 ,mode      followerconfiguration</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.8</td><td rowspan=1 colspan=1>3.2</td><td rowspan=2 colspan=1>μs</td></tr><tr><td rowspan=1 colspan=1>Highseedmode</td><td rowspan=1 colspan=1>CLOAD ≤ 50pf,RLOAD ≥ 4 kΩ,followerconfiguration</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.9</td><td rowspan=1 colspan=1>2.8</td></tr><tr><td rowspan=12 colspan=1>PGA gain</td><td rowspan=4 colspan=1>Non inverting gain errorvalue</td><td rowspan=1 colspan=2>PGA gain = 2</td><td rowspan=1 colspan=1>-1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1</td><td rowspan=12 colspan=1>%</td></tr><tr><td rowspan=1 colspan=2>PGA gain = 4</td><td rowspan=1 colspan=1>-2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=2>PGA gain = 8</td><td rowspan=1 colspan=1>-2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td></tr><tr><td rowspan=1 colspan=2>PGA gain = 16</td><td rowspan=1 colspan=1>-3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=4 colspan=1>Inverting gain error value</td><td rowspan=1 colspan=2>PGA gain = 2</td><td rowspan=1 colspan=1>-1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1</td></tr><tr><td rowspan=1 colspan=2>PGA gain = 4</td><td rowspan=1 colspan=1>-1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1</td></tr><tr><td rowspan=1 colspan=2>PGA gain = 8</td><td rowspan=1 colspan=1>-2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2</td></tr><tr><td rowspan=1 colspan=2>PGA gain = 16</td><td rowspan=1 colspan=1>-3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=4 colspan=1>External non-inverting gainerror value</td><td rowspan=1 colspan=2>PGA gain = 2</td><td rowspan=1 colspan=1>-1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1</td></tr><tr><td rowspan=1 colspan=2>PGA gain = 4</td><td rowspan=1 colspan=1>-3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3</td></tr><tr><td rowspan=1 colspan=2>PGA gain = 8</td><td rowspan=1 colspan=1>-3.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.5</td></tr><tr><td rowspan=1 colspan=2>PGA gain = 16</td><td rowspan=1 colspan=1>-4</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4</td></tr></table>

Table 9 Operational amplifer haracteristic (cont   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=2>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=8 colspan=1>Rnetwork</td><td rowspan=4 colspan=2>R2/R1 internal resistancevalues in non-invertingPGA mode(3)</td><td rowspan=1 colspan=2>PGA Gain=2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>10/10</td><td rowspan=1 colspan=1>-</td><td rowspan=8 colspan=1>kΩlkΩ</td></tr><tr><td rowspan=1 colspan=2>PGA Gain=4</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>30/10</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>PGA Gain=8</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>70/10</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>PGA Gain=16</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>150/10</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=4 colspan=2>R2/R1 internal resistancevalues in inverting PGAmode(3)</td><td rowspan=1 colspan=2>PGA Gain = -1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>10/10</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>PGA Gain = -3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>30/10</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>PGA Gain = -7</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>70/10</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>PGA Gain = -15</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>150/10</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Delta R</td><td rowspan=1 colspan=2>Resistance variation (R1or R2)</td><td rowspan=1 colspan=2></td><td rowspan=1 colspan=1>-15</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>15</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=8 colspan=1>PGA BW</td><td rowspan=4 colspan=2>PGA bandwidth fordifferent non inverting gain</td><td rowspan=1 colspan=2>Gain=2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>GBW/2</td><td rowspan=1 colspan=1>-</td><td rowspan=4 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1></td><td rowspan=1 colspan=2>Gain=4</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>GBW/4</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1> gain</td><td rowspan=1 colspan=2>Gain=8</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>GBW/8</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>Gain=16</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>GBW/16</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=4 colspan=2>PGA bandwidth fordifferent inverting gain</td><td rowspan=1 colspan=2>Gain = -1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5.00</td><td rowspan=1 colspan=1>-</td><td rowspan=4 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=2>Gain = -3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>3.00</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>Gain = -7</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.50</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=2>Gain = -15</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.80</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>en</td><td rowspan=2 colspan=2>Voltage noise density</td><td rowspan=1 colspan=1>at1 KHz</td><td rowspan=1 colspan=1>output loaded</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>140</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>nV/√Hz</td></tr><tr><td rowspan=1 colspan=1>at10 KHz</td><td rowspan=1 colspan=1>with 4 kΩ</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>55</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>IDDA(OPAMP)</td><td rowspan=2 colspan=2>OPAMP consumption fromVDDA</td><td rowspan=1 colspan=1>Normalmode</td><td rowspan=1 colspan=1>no Load,</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>570</td><td rowspan=1 colspan=1>1000</td><td rowspan=2 colspan=1>μA</td></tr><tr><td rowspan=1 colspan=1>High-speedmode</td><td rowspan=1 colspan=1>quiescent mode,follower</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>610</td><td rowspan=1 colspan=1>1200</td></tr></table>

Guaranteed by design, unless otherwise specified. 2. L 3. AMA between the OPAMP inverting input and ground. PGA gain = 1 + R2/R1.

# 6.3.31 Digital filter for Sigma-Delta Modulators (DFSDM) characteristics

Unless otherwise specified, the parameters given in Table 98 for DFSDM are derived from tests performed under the ambient temperature, fPCLKx frequency and supply voltage conditions summarized in Table 12: General operating conditions.

Output speed is set to OSPEEDRy[1:0] = 10 • Capacitive load CL = 30 pF • Measurement points are done at CMOS levels: 0.5VDD • VOS level set to VOSO

Refer to Section 6.3.16: I/0 port characteristics for more details on the input/output alternate function characteristics (DiFSDM_CKINx, DFSDM_DATINx, DFSDM_CKOUT for DFSDM).

Table 98. DFSDM measured timing   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>fDFSDMCLK</td><td rowspan=1 colspan=1>DFSDMclock</td><td rowspan=1 colspan=2>1.62 &lt; VDD &lt; 3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>(1)</td><td rowspan=4 colspan=1>MHz</td></tr><tr><td rowspan=2 colspan=1>fckIN/CKIN)</td><td rowspan=2 colspan=1>Input clockfrequency</td><td rowspan=1 colspan=2>SPI mode(SITP[1:0] = 0,1),External clock mode(SPICKSEL[1:0] = 0)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>20</td></tr><tr><td rowspan=1 colspan=2>SPI mode(SITP[1:0] = 0,1),Internal clock mode(SPICKSEL[1:0] # 0)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>20</td></tr><tr><td rowspan=1 colspan=1>fCKOUT</td><td rowspan=1 colspan=1>Output clockfrequncy</td><td rowspan=1 colspan=2>1.62 &lt; VDD &lt; 3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>20</td></tr><tr><td rowspan=2 colspan=1>DuCycKOUT</td><td rowspan=2 colspan=1>Output clockfrequencyduty cycle</td><td rowspan=2 colspan=1>1.62 &lt; VDD&lt; 3.6 V</td><td rowspan=1 colspan=1>Evendivision,CKOUTDIV= n, 1, 3, 5..</td><td rowspan=1 colspan=1>45</td><td rowspan=1 colspan=1>50</td><td rowspan=1 colspan=1>55</td><td rowspan=2 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>Odddivision,CKOUTDIV= n, 2, 4, 6..</td><td rowspan=1 colspan=1>((n/2+1)/(n+1))*100)-5</td><td rowspan=1 colspan=1>(n/2+1)(n+1))100)</td><td rowspan=1 colspan=1>(n/2+1)(n+1))*100)+5</td></tr></table>

Table 98. DFSDM measured timing (continued)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>twh(CKIN)tw(CKIN)</td><td rowspan=1 colspan=1>Input clockhigh and lowtime</td><td rowspan=1 colspan=1>SPI mode(SITP[1:0] = 0,1),External clock mode(SPICKSEL[1:0] = 0)</td><td rowspan=1 colspan=1>Tckin/2-0.5</td><td rowspan=1 colspan=1>TckIN/2</td><td rowspan=1 colspan=1></td><td rowspan=4 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tsu</td><td rowspan=1 colspan=1>Data inputsetup time</td><td rowspan=1 colspan=1>SPI mode(SITP[1:0] = 0,1),External clock mode(SPICKSEL[1:0] = 0)</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>tn</td><td rowspan=1 colspan=1>Data inputhold time</td><td rowspan=1 colspan=1>SPI mode(SITP[1:0] = 0,1),External clock mode(SPICKSEL[1:0] = 0)</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>TManchester</td><td rowspan=1 colspan=1>Manchesterdata period(recoveredclock period)</td><td rowspan=1 colspan=1>Manchester mode(SITP[1:0] = 2,3),Internal clock mode(SPICKSEL[1:0] # 0)</td><td rowspan=1 colspan=1>(CKOUTDIV+1)* TdFSDMCLK</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>(2*CKOUTDIV)* TDFSDMCLK</td></tr></table>

Te maximu DFSDM kernel clock equency s specifiin he RCC chaptef the reerence manual (RM0468).

![](images/6f5e62304fe15e9beef240a8b9d54037bf35a23eede5f2a74cedfd2d75fd7bb0.jpg)  
Figure 41. Channel transceiver timing diagrams

# 3.3.32 Camera interface (DcMl) timing specifications

Unless otherwise specified, the parameters given in Table 99 for DCMl are derived from tests performed under the ambient temperature, fHCLk frequency and VDD supply voltage summarized in Table 12: General operating conditions, with the following configuration:

DCMI_PIXCLK polarity: falling • DCMI_VSYNC and DCMI_HSYNC polarity: high • Data formats: 14 bits • Capacitive load C_=30 pF • Measurement points are done at CMOS levels: 0.5VDD − VOS level set to VOSO

Table 99. DCMI characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>Frequency ratio DCMI_PIXCLK/fHCLK</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.4</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>DCMI_PIXCLK</td><td rowspan=1 colspan=1>Pixel Clock input</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>Dpixel</td><td rowspan=1 colspan=1>Pixel Clock input duty cycle</td><td rowspan=1 colspan=1>30</td><td rowspan=1 colspan=1>70</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>tsu(DATA)</td><td rowspan=1 colspan=1>Data input setup time</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>-</td><td rowspan=4 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>th(DATA)</td><td rowspan=1 colspan=1>Data hold time</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(HSYNC),tsu(VSYNC)</td><td rowspan=1 colspan=1>DCMI_HSYNC/ DCMI_VSYNC input setup time</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(HSYNC),th(VSYNC)</td><td rowspan=1 colspan=1>DCMI_HSYNC/ DCMI_VSYNC input hold time</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results.

![](images/6be39b0d3ddfc0724899fb197b24113870f44a3553b319e8702446fe5b2b6229.jpg)  
Figure 42. DCMI timing diagram

MS32414V2

# 5.3.33 Parallel synchronous slave interface (PSsl) characteristics

Unless otherwise specified, the parameters given in Table 100 and Table 101 for PSSI are derived from tests performed under the ambient temperature, fHCLk frequency and VDD supply voltage summarized in Table 12: General operating conditions.

Table 100. PSSI transmit characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>Frequency ratioPSSI_PDCK/fHCLK</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.4</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=2 colspan=1>PSSI_PDCK</td><td rowspan=2 colspan=1>PSSI Clock input</td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>50</td><td rowspan=2 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>:</td><td rowspan=1 colspan=1>35(2)</td></tr><tr><td rowspan=1 colspan=1>Dpixel</td><td rowspan=1 colspan=1>PSSI Clock input duty cycle</td><td rowspan=1 colspan=1>30</td><td rowspan=1 colspan=1>70</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>tov(DATA)</td><td rowspan=1 colspan=1>Data output valid time</td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>10</td><td rowspan=7 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>142)</td></tr><tr><td rowspan=1 colspan=1>toh(DATA)</td><td rowspan=1 colspan=1>Data output hold time</td><td rowspan=1 colspan=1>4.5</td><td rowspan=1 colspan=1>:</td></tr><tr><td rowspan=1 colspan=1>tov(DE)</td><td rowspan=1 colspan=1>DE output valid time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>10</td></tr><tr><td rowspan=1 colspan=1>ton(DE)</td><td rowspan=1 colspan=1>DE output hold time</td><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>b</td></tr><tr><td rowspan=1 colspan=1>tsu(RDY)</td><td rowspan=1 colspan=1>RDY input setup time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(RDY)</td><td rowspan=1 colspan=1>RDY input hold time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results. 2This value is obtained by using PA9, PA10 or PH4 I/O.

Table 101. PSSI receive characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>Frequency ratioPSSI_PDCK/fHCLK</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.4</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>PSSI_PDCK</td><td rowspan=1 colspan=1>PSSI Clock input</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>110</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>Dpixel</td><td rowspan=1 colspan=1>PSSI Clock input duty cycle</td><td rowspan=1 colspan=1>30</td><td rowspan=1 colspan=1>70</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>tsu(DATA)</td><td rowspan=1 colspan=1>Data input setup time</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=6 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>th(DATA)</td><td rowspan=1 colspan=1>Data input hold time</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(DE)</td><td rowspan=1 colspan=1>DE input setup time</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>th(DE)</td><td rowspan=1 colspan=1>DE input hold time</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tov(RDY)</td><td rowspan=1 colspan=1>RDY output valid time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>15</td></tr><tr><td rowspan=1 colspan=1>toh(RDY)</td><td rowspan=1 colspan=1>RDY output hold time</td><td rowspan=1 colspan=1>5.5</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results.

# 6.3.34 LCD-TFT controller (LTDC) characteristics

Unless otherwise specified, the parameters given in Table 102 for LCD-TFT are derived from tests performed under the ambient temperature, fHCLK frequency and VDD supply voltage summarized in Table 12: General operating conditions, with the following configuration:

LCD_CLK polarity: high   
• LCD_DE polarity: low   
• LCD_VSYNC and LCD_HSYNC polarity: high   
• Pixel formats: 24 bits Output speed is set to OSPEEDRy[1:0] = 11   
• Capacitive load C_=30 pF   
• Measurement points are done at CMOS levels: 0.5VDD   
• IO Compensation cell activated.   
• HSLV activated when VDD ≤ 2.7 V VOS level set to VOSO

Table 102. LTDC characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=3>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=3 colspan=1>fcLK</td><td rowspan=3 colspan=1>LTDC clockoutputfrequency</td><td rowspan=1 colspan=2>2.7&lt;VDD&lt;3.6 V, 20 pF</td><td rowspan=3 colspan=1></td><td rowspan=1 colspan=1>150</td><td rowspan=3 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=2>2.7&lt;VDD&lt;3.6 V</td><td rowspan=1 colspan=1>133</td></tr><tr><td rowspan=1 colspan=2>1.62&lt;VDD&lt;3.6 V</td><td rowspan=1 colspan=1>90/76.5(2)</td></tr><tr><td rowspan=1 colspan=1>DcLK</td><td rowspan=1 colspan=3>LTDC clock output duty cycle</td><td rowspan=1 colspan=1>45</td><td rowspan=1 colspan=1>55</td><td rowspan=1 colspan=1>%</td></tr><tr><td rowspan=1 colspan=1>tw(CLKH),tw(CLKL)</td><td rowspan=1 colspan=3>Clock High time, low time</td><td rowspan=1 colspan=1>tw(CLK)//2-0.5</td><td rowspan=1 colspan=1>tw(CLK)/2+0.5</td><td rowspan=7 colspan=1>ns</td></tr><tr><td rowspan=2 colspan=1>tv(DATA)</td><td rowspan=2 colspan=2>Data output valid time</td><td rowspan=1 colspan=1>2.7&lt;VDD&lt;3.6 V</td><td rowspan=2 colspan=1></td><td rowspan=1 colspan=1>2.0</td></tr><tr><td rowspan=1 colspan=1>1.62&lt;VDD&lt;3.6 V</td><td rowspan=1 colspan=1>2.5/6.5(2)</td></tr><tr><td rowspan=1 colspan=1>th(DATA)</td><td rowspan=1 colspan=3>Data output hold time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>tv(HSYNC),tv(VSYNC),tv(DE)</td><td rowspan=2 colspan=2>HSYNC/VSYNC/DE outputvalid time</td><td rowspan=1 colspan=1>2.7&lt;VDD&lt;3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.5</td></tr><tr><td rowspan=1 colspan=1>1.62&lt;VDD&lt;3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2.0</td></tr><tr><td rowspan=1 colspan=1>th(HSYNC),tn(VSYNC),thn(DE)</td><td rowspan=1 colspan=3>HSYNC/VSYNC/DE output hold time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1></td></tr></table>

Guaranteed by characterization results. [] [ [] [[ [ []  [0 PK[2]  is used.

![](images/1e8bc230d79fee058735b821815854d9f9971ded53e4dff8365a38a5fede8a1d.jpg)  
Figure 43. LCD-TFT horizontal timing diagram

![](images/d1f5cc98bf5e6ca513e3d822f6169e42a48f4dbecb9e8757d99bce9d71cc5cf3.jpg)  
Figure 44. LCD-TFT vertical timing diagram

# 6.3.35 Timer characteristics

The parameters given in Table 103 are guaranteed by design.

Refer to Section 6.3.16: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 103. TIMx characteristics(1)(2)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions(3)</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=2 colspan=1>tres(TIM)</td><td rowspan=2 colspan=1>Timer resolution time</td><td rowspan=1 colspan=1>AHB/APBx prescaler=1or 2 or 4, fTIMxCLK =275 MHz</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>tTIMxCLK</td></tr><tr><td rowspan=1 colspan=1>AHB/APBxprescaler&gt;4, fTIMxCLK=137.5 MHz</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>tTIMxCLK</td></tr><tr><td rowspan=1 colspan=1>fEXT</td><td rowspan=1 colspan=1>Timer external clockfrequency on CH1 to CH4</td><td rowspan=2 colspan=1>fTIMxCLK = 240 MHz</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>fTIMxCLK/2</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>ReSTIM</td><td rowspan=1 colspan=1>Timer resolution</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>16/32</td><td rowspan=1 colspan=1>bit</td></tr><tr><td rowspan=1 colspan=1>tMAX_COUNT</td><td rowspan=1 colspan=1>Maximum possible countwith 32-bit counter</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>65536 x65536</td><td rowspan=1 colspan=1>tTIMxCLK</td></tr></table>

1TIMx is used as a general term to refer to the TIM1 to TIM17 timers. 2. Guaranteed by design. 3. The maximum timer frequency on APB1 or APB2 is up to 275 MHz, by setting the TIMPRE bit in the RCC_CFGR register, f APBx prescaler is 1 or 2 or 4, then TIMxCLK = rcc_hclk1, otherwise TIMxCLK = 4x Fr_pckx  TMxCL= x Frcc

# 6.3.36 Low-power timer characteristics

The parameters given in Table 104 are guaranteed by design.

Refer to Section 6.3.16: I/0 port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 104. LPTIMx characteristics(1)(2)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tres(TIM)</td><td rowspan=1 colspan=1>Timer resolution time</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>tTIMxCLK</td></tr><tr><td rowspan=1 colspan=1>fLPTIMxCLK</td><td rowspan=1 colspan=1>Timer kernel clock</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>137.5</td><td rowspan=2 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>fEXT</td><td rowspan=1 colspan=1>Timer external clock frequency on Input1 andInput2</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>fLPTIMxCLK/2</td></tr><tr><td rowspan=1 colspan=1>ReSTIM</td><td rowspan=1 colspan=1>Timer resolution</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>16</td><td rowspan=1 colspan=1>bit</td></tr><tr><td rowspan=1 colspan=1>tMAX_COUNT</td><td rowspan=1 colspan=1>Maximum possible count</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>65536</td><td rowspan=1 colspan=1>tTIMxCLK</td></tr></table>

1LPTIMx is used as a general term to refer to the LPTIM1 to LPTIM5 timers. Guaranteed by design.

# 6.3.37 Communication interfaces

# I2C interface characteristics

T   - ton manual revision 03 for:

Standard-mode (Sm): with a bit rate up to 100 kbit/s • Fast-mode (Fm): with a bit rate up to 400 kbit/s Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I2C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0399 reference manual) and when the i2c_ker_ck frequency is greater than the minimum shown in the table below:

Table 105. Minimum i2c_ker_ck frequency in all 1²C modes   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=2>Condition</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=5 colspan=1>f(I2CCLK)</td><td rowspan=5 colspan=1>I2CCLKfrequency</td><td rowspan=1 colspan=1>Standard-mode</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2</td><td rowspan=4 colspan=1>MHz</td></tr><tr><td rowspan=2 colspan=1>Fast-mode</td><td rowspan=1 colspan=1>Analog Filtre ONDNF=0</td><td rowspan=1 colspan=1>8</td></tr><tr><td rowspan=1 colspan=1>Analog Filtre OFFDNF=1</td><td rowspan=1 colspan=1>9</td></tr><tr><td rowspan=2 colspan=1>Fast-mode Plus</td><td rowspan=1 colspan=1>Analog Filtre ONDNF=0</td><td rowspan=1 colspan=1>17</td></tr><tr><td rowspan=1 colspan=1>Analog Filtre OFFDNF=1</td><td rowspan=1 colspan=1>16</td><td rowspan=1 colspan=1></td></tr></table>

The SDA and SCL I/O requirements are met with the following restrictions:

The SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain,   
the PMOS connected between the I/O pin and VDD is disabled, but still present.   
The 20 mA output drive requirement in Fast-mode Plus is not supported. This limits the   
maximum load CLoad supported in Fm+, which is given by these formulas: tr(SDA/SCL)=0.8473xRp \* CLoad RP(min)= (VDD-VOL(max)/lOL(max)   
Where Rp is the I2C lines pull-up. Refer to Section 6.3.16: I/O port characteristics for   
the 12c 1/0s characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

# Table 106. I2C analog filter characteristics(1)

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tAF</td><td rowspan=1 colspan=1>Maximum pulse width of spikes thatare suppressed by analog filter</td><td rowspan=1 colspan=1>50(2)</td><td rowspan=1 colspan=1>80(3)</td><td rowspan=1 colspan=1>ns</td></tr></table>

1Guaranteed by characterization results.

pi h  eo  f.

Spikes with widhs above AF(ma)e ot filterd.

# USART interface characteristics

Unless otherwise specified, the parameters given in Table 107 for USART are derived from tests performed under the ambient temperature, fpcLKx frequency and VDD supply voltage conditions summarized in Table 12: General operating conditions, with the following configuration:

• Output speed is set to OSPEEDRy[1:0] = 11   
• Capacitive load CL = 30 pF   
• Measurement points are done at CMOS levels: 0.5VDD • IO Compensation cell activated.   
• VOS level set to VOSO

Refer to Section 6.3.16: I/0 port characteristics for more details on the input/output alternate function characteristics (NSS, CK, TX, RX for USART).

Table 107. USART (SPI mode) characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=4 colspan=1>fcK</td><td rowspan=4 colspan=1>USART clock frequency</td><td rowspan=1 colspan=1>SPI master mode,1.62 V &lt; VDD &lt; 3.6 V</td><td rowspan=2 colspan=1></td><td rowspan=2 colspan=1></td><td rowspan=1 colspan=1>17.0</td><td rowspan=4 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>SPI slave receivermode,1.62 V &lt; VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>45.0</td></tr><tr><td rowspan=1 colspan=1>SPI slave transmittermode,1.62 V &lt; VDD &lt; 3.6 V</td><td rowspan=2 colspan=1></td><td rowspan=2 colspan=1></td><td rowspan=1 colspan=1>27.0</td></tr><tr><td rowspan=1 colspan=1>SPI slave transmittermode,2.5 V &lt; VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>37.0</td></tr><tr><td rowspan=1 colspan=1>tsu(Nss)</td><td rowspan=1 colspan=1>NSS setup time</td><td rowspan=1 colspan=1>SPI slave mode</td><td rowspan=1 colspan=1>tker+1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=12 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>th(NSS)</td><td rowspan=1 colspan=1>NSS hold time</td><td rowspan=1 colspan=1>SPI slave mode</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tw(CKH),t(CKL)</td><td rowspan=1 colspan=1>CK high and low time</td><td rowspan=1 colspan=1>SPI master mode</td><td rowspan=1 colspan=1>1/fck/2-2</td><td rowspan=1 colspan=1>1/fck/2</td><td rowspan=1 colspan=1>1/fck/2+2</td></tr><tr><td rowspan=2 colspan=1>tsu(RX)</td><td rowspan=2 colspan=1>Data input setup time</td><td rowspan=1 colspan=1>SPI master mode</td><td rowspan=1 colspan=1>16</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>SPI slave mode</td><td rowspan=1 colspan=1>1.0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>thn(RX)</td><td rowspan=2 colspan=1>Data input hold time</td><td rowspan=1 colspan=1>SPI master mode</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>SPI slave mode</td><td rowspan=1 colspan=1>2.0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=3 colspan=1>tv(TX)</td><td rowspan=3 colspan=1>Data output valid time</td><td rowspan=1 colspan=1>SPI slave mode, ,1.62 V &lt; VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>12.0</td><td rowspan=1 colspan=1>18</td></tr><tr><td rowspan=1 colspan=1>SPI slave mode,2.5 V &lt; VDD &lt; 3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>12.0</td><td rowspan=1 colspan=1>13.5</td></tr><tr><td rowspan=1 colspan=1>SPI master mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>1</td></tr><tr><td rowspan=2 colspan=1>tn(TX)</td><td rowspan=2 colspan=1>Data output hold time</td><td rowspan=1 colspan=1>SPI slave mode</td><td rowspan=1 colspan=1>9</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>SPI master mode</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results.

![](images/38de9517759289e7b7634d4de75a3cae3c8162284f71720543708366f47b23ed.jpg)  
Figure 45. USART timing diagram in SPI master mode

Measurement points are done at 0.5VDD and with external CL = 30 pF.

![](images/bbc51f0d0a15e6c60f8410363b48bb8e88fe19f5dd7bb7f491ba54da9de952cd.jpg)  
Figure 46. USART timing diagram in SPI slave mode

# SPI interface characteristics

Unless otherwise specified, the parameters given in Table 108 for SPI are derived from tests performed under the ambient temperature, fpcLKx frequency and VDD supply voltage conditions summarized in Table 12: General operating conditions, with the following configuration:

Output speed is set to OSPEEDRy[1:0] = 11   
• Capacitive load CL = 30 pF   
• Measurement points are done at CMOS levels: 0.5VDD   
• IO Compensation cell activated.   
• HSLV activated when VDD ≤ 2.7 V VOS level set to VOSO

Refer to Section 6.3.16: I/0 port characteristics for more details on the input/output alternate function characteristics (SS, SCK, MOSI, MISO for SPI).

Table 108. SPI characteristics(1)(2)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=7 colspan=1>fscK</td><td rowspan=7 colspan=1>SPI clock frequency</td><td rowspan=1 colspan=1>Master mode,2.7 V &lt; VDD &lt; 3.6 V, SPI1, 2, 3</td><td rowspan=7 colspan=1></td><td rowspan=7 colspan=1></td><td rowspan=1 colspan=1>125</td><td rowspan=7 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>Master mode,1.62 V &lt; VDD &lt; 3.6 V, SPI1, 2,3</td><td rowspan=1 colspan=1>80/66(3)</td></tr><tr><td rowspan=1 colspan=1>Master mode,1.62 V &lt; VDD &lt; 3.6 V, SPI4, 5,6</td><td rowspan=1 colspan=1>68.5</td></tr><tr><td rowspan=1 colspan=1>Slave receiver mode,1.62 V &lt; VDD &lt; 3.6 V, SPI1, 2,3</td><td rowspan=1 colspan=1>100</td></tr><tr><td rowspan=1 colspan=1>Slave receiver mode,1.62 V &lt; VDD &lt; 3.6 V, SPI4, 5,6</td><td rowspan=1 colspan=1>68.5</td></tr><tr><td rowspan=1 colspan=1>Slave mode transmitter/fullduplex, 2.7 V &lt; VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>45</td></tr><tr><td rowspan=1 colspan=1>Slave mode transmitter/fullduplex, 1.62 V &lt; VDD &lt; 3.6 V</td><td rowspan=1 colspan=1>42.5/31(4)</td></tr><tr><td rowspan=1 colspan=1>tsu(NSS)</td><td rowspan=1 colspan=1>NSS setup time</td><td rowspan=1 colspan=1>Slave mode</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=3 colspan=1></td></tr><tr><td rowspan=1 colspan=1>th(NSS)</td><td rowspan=1 colspan=1>NSS hold time</td><td rowspan=1 colspan=1>Slave mode</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>tw(SCKH),tw(CKL)</td><td rowspan=1 colspan=1>SCK high and low time</td><td rowspan=1 colspan=1>Master mode</td><td rowspan=1 colspan=1>tsck/2-1(5)</td><td rowspan=1 colspan=1>tsck/2(5)</td><td rowspan=1 colspan=1>tsck/2+1(5)</td></tr></table>

Table 0 haracteristicont   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tsu(MI)</td><td rowspan=2 colspan=1>Data input setup time</td><td rowspan=1 colspan=1>Master mode</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=11 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tsu(Sl)</td><td rowspan=1 colspan=1>Slave mode</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(MI)</td><td rowspan=2 colspan=1>Data input hold time</td><td rowspan=1 colspan=1>Master mode</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>thn(S1)</td><td rowspan=1 colspan=1>Slave mode</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>ta(so)</td><td rowspan=1 colspan=1>Data output access time</td><td rowspan=1 colspan=1>Slave mode</td><td rowspan=1 colspan=1>9</td><td rowspan=1 colspan=1>13</td><td rowspan=1 colspan=1>27</td></tr><tr><td rowspan=1 colspan=1>tdis(SO)</td><td rowspan=1 colspan=1>Data output disable time</td><td rowspan=1 colspan=1>Slave mode</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>5</td></tr><tr><td rowspan=2 colspan=1>tv(SO)</td><td rowspan=3 colspan=1>Data output valid time</td><td rowspan=1 colspan=1>Slave mode,2.7 V &lt; VDD &lt; 3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>7.5</td><td rowspan=1 colspan=1>11</td></tr><tr><td rowspan=1 colspan=1>Slave mode,1.62 V &lt; VDD &lt; 3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>7.5</td><td rowspan=1 colspan=1>12/16(4)</td></tr><tr><td rowspan=1 colspan=1>tv(MO)</td><td rowspan=1 colspan=1>Master mode,1.62 V &lt; VDD &lt; 3.6 V</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>1.5/5.5(6)</td></tr><tr><td rowspan=1 colspan=1>tn(So)</td><td rowspan=2 colspan=1>Data output hold time</td><td rowspan=1 colspan=1>Slave mode</td><td rowspan=1 colspan=1>7</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(MO)</td><td rowspan=1 colspan=1>Master mode</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results. . 3This value is obtained by using PA9 or PA12 I/O. This value is obtained by using PC2 or PJ11 I/O. c= e . This value is obtained by using PC3 or PJ10 I/O.

![](images/1eeee89fd191441b913af2898adfcd94142480638680da844b60455910ad15bb.jpg)  
Figure 47. SPI timing diagram - slave mode and CPHA = 0

![](images/dfbcbea5209c4de0910851f2831be64d6401b5b660f71c2e71a0c7951b193f94.jpg)  
Figure 48. SPI timing diagram - slave mode and CPHA = 1

![](images/f33c348aca97a21282322c35ede850d9003b2267fc78b96b8b24b4f710a38245.jpg)  
Figure 49. SPI timing diagram - master mode

# I2s Interface characteristics

Unless otherwise specified, the parameters given in Table 109 for I2S are derived from tests performed under the ambient temperature, fpcLKx frequency and VDD supply voltage conditions summarized in Table 12: General operating conditions, with the following configuration:

Output speed is set to OSPEEDRy[1:0] = 11   
• Capacitive load CL = 30 pF   
• Measurement points are done at CMOS levels: 0.5VDD   
• IO Compensation cell activated.   
• HSLV activated when VDD ≤ 2.7 V VOS level set to VOSO

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (CK,SD,WS).

Table 109. I2S dynamic characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=5 colspan=1>fMCK</td><td rowspan=5 colspan=1>12S main clock output</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td><td rowspan=5 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>Master transmitter</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50/40(2)</td></tr><tr><td rowspan=1 colspan=1>Master receiver</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50/40(2)</td></tr><tr><td rowspan=1 colspan=1>Slave transmitter</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>41.5/31(3)</td></tr><tr><td rowspan=1 colspan=1>Slave receiver</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td></tr><tr><td rowspan=1 colspan=1>tv(wWS)</td><td rowspan=1 colspan=1>WS valid time</td><td rowspan=2 colspan=1>Master mode</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2/6(4)</td><td rowspan=12 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tn(wS)</td><td rowspan=1 colspan=1>WS hold time</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(ws)</td><td rowspan=1 colspan=1>WS setup time</td><td rowspan=2 colspan=1>Slave mode</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tn(WS)</td><td rowspan=1 colspan=1>WS hold time</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(SD_MR)</td><td rowspan=2 colspan=1>Data input setup time</td><td rowspan=1 colspan=1>Master receiver</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(SD_SR)</td><td rowspan=1 colspan=1>Slave receiver</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(SD_MR)</td><td rowspan=2 colspan=1>Data input hold time</td><td rowspan=1 colspan=1>Master receiver</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(SD_SR)</td><td rowspan=1 colspan=1>Slave receiver</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>.</td></tr><tr><td rowspan=1 colspan=1>tv(SD_ST)</td><td rowspan=2 colspan=1>Data output valid time</td><td rowspan=1 colspan=1>Slave transmitter (after enableedge</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>12/16(3)</td></tr><tr><td rowspan=1 colspan=1>tv(SD_MT)</td><td rowspan=1 colspan=1>Master transmitter (afterenable edge)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2/6(5)</td></tr><tr><td rowspan=1 colspan=1>th(SD_ST)</td><td rowspan=2 colspan=1>Data output hold time</td><td rowspan=1 colspan=1>Slave transmitter (after enableedge)</td><td rowspan=1 colspan=1>6.5</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>th(SD_MT)</td><td rowspan=1 colspan=1>Master transmitter (afterenable edge)</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results. 2. This value is obtained when PA9 or PA12 are used. This value is obtained when PC2 is used. 4This value is obtained when PA11 or PA15 are used.

This value is obtained when PC3 is used.

![](images/e2dd8d9bbaf90c4d4947fd704f80f273ba06f7990c249fe4a9a3029ee659574c.jpg)  
Figure 50.  slave timing diagram (Philips protocol)()

LSB transmitreceive of the previously transmitted byte. No LSB transmitreceiv is sent before the first byte.

![](images/c142efef7dc8c95a7dd52eb4361ac743ab9f9f85183d1f70c8263569546def1e.jpg)  
Figure 51. I² master timing diagram (Philips protocol)(1)

LSB transmitreceive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

# SAI characteristics

Unless otherwise specified, the parameters given in Table 110 for SAl are derived from tests performed under the ambient temperature, fpcLKx frequency and VDD supply voltage conditions summarized in Table 12: General operating conditions, with the following configuration:

• Output speed is set to OSPEEDRy[1:0] = 10   
• Capacitive load CL = 30 pF   
• IO Compensation cell activated.   
• Measurement points are done at CMOS levels: 0.5VDD • VOS level set to VOSO

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output alternate function characteristics (SCK,SD,WS).

Table 110. SAI characteristics(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>fMCK</td><td rowspan=1 colspan=1>SAI Main clock output</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td><td rowspan=7 colspan=1>MHz</td></tr><tr><td rowspan=6 colspan=1>fcK</td><td rowspan=6 colspan=1>SAI clock frequency(2)</td><td rowspan=1 colspan=1>Master transmitter, 2.7 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>45</td></tr><tr><td rowspan=1 colspan=1>Master transmitter, 1.62 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>32</td></tr><tr><td rowspan=1 colspan=1>Master receiver, 1.62 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>32</td></tr><tr><td rowspan=1 colspan=1>Slave transmitter, 2.7 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>47.5</td></tr><tr><td rowspan=1 colspan=1>Slave transmitter, 1.62 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>41.5</td></tr><tr><td rowspan=1 colspan=1>Slave receiver, 1.62 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>50</td></tr></table>

Table  characteristicon   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=2 colspan=1>tv(FS)</td><td rowspan=2 colspan=1>Fs valid time</td><td rowspan=1 colspan=1>Master mode, 2.7 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>11</td><td rowspan=15 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>Master mode, 1.62 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>15.5</td></tr><tr><td rowspan=1 colspan=1>tsu(FS)</td><td rowspan=1 colspan=1>Fs setup time</td><td rowspan=1 colspan=1>Slave mode</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>th(FS)</td><td rowspan=2 colspan=1>Fs hold time</td><td rowspan=1 colspan=1>Master mode</td><td rowspan=1 colspan=1>6</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>Slave mode</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(SD_A_MR)</td><td rowspan=2 colspan=1>Data input setup time</td><td rowspan=1 colspan=1>Master receiver</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(SD_B_SR)</td><td rowspan=1 colspan=1>Slave receiver</td><td rowspan=1 colspan=1>3.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(SD_A_MR)</td><td rowspan=2 colspan=1>Data input hold time</td><td rowspan=1 colspan=1>Master receiver</td><td rowspan=1 colspan=1>3.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(SD_B_SR)</td><td rowspan=1 colspan=1>Slave receiver</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>tv(SD_B_ST)</td><td rowspan=2 colspan=1>Data output valid time</td><td rowspan=1 colspan=1>Slave transmitter (after enable edge),2.7 V ≤ VDD≤ 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>10.5</td></tr><tr><td rowspan=1 colspan=1>Slave transmitter (after enable edge),1.62 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>12</td></tr><tr><td rowspan=1 colspan=1>th(SD_B_ST)</td><td rowspan=1 colspan=1>Data output hold time</td><td rowspan=1 colspan=1>Slave transmitter (after enable edge)</td><td rowspan=1 colspan=1>6.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>tv(SD_A_MT)</td><td rowspan=2 colspan=1>Data output valid time</td><td rowspan=1 colspan=1>Master transmitter (after enable edge),2.7 V ≤ VDD≤ 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>10.5</td></tr><tr><td rowspan=1 colspan=1>Master transmitter (after enable edge),1.62 V ≤ VDD ≤ 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>14.5</td></tr><tr><td rowspan=1 colspan=1>th(SD_A_MT)</td><td rowspan=1 colspan=1>Data output hold time</td><td rowspan=1 colspan=1>Master transmitter (after enable edge)</td><td rowspan=1 colspan=1>6</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results. APB clock frequency must be at least twice SAI clock frequency.

![](images/0966f1104cd2564d80a3139e0af8545c14a73095564e905f5cf567e835ea5927.jpg)  
Figure 52. SAI master timing waveforms

![](images/661b647617e373d59392d609b6645df88bf4d5e1f53d30511b193aaaaf5e5dd3.jpg)  
Figure 53. SAI slave timing waveforms

# MDIO characteristics

Unless otherwise specified, the parameters given in Table 111 for the MDIO are derived from tests performed under the ambient temperature, fpcLKx frequency and VDD supply voltage conditions summarized in Table 12: General operating conditions, with the following configuration:

• Output speed is set to OSPEEDRy[1:0] = 10   
• I/O Compensation cell activated.   
• Measurement points are done at CMOS levels: 0.5VDD • HSLV activated when VDD ≤ 2.7 V   
• VOS level set to VOSO

Table 111. MDIO slave timing parameters   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>FMDC</td><td rowspan=1 colspan=1>Management Data Clock</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>30</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>td(MDIO)</td><td rowspan=1 colspan=1>Management Data Iput/output output valid time</td><td rowspan=1 colspan=1>8</td><td rowspan=1 colspan=1>10</td><td rowspan=1 colspan=1>18</td><td rowspan=3 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tsu(MDIO)</td><td rowspan=1 colspan=1>Management Data Iput/output setup time</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(MDIO)</td><td rowspan=1 colspan=1>Management Data Iput/output hold time</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr></table>

![](images/eb75f123be33e098b61d8182179b15b4afc58a6b346d48ba6c22e87e466a4d3b.jpg)  
Figure 54. MDIO slave timing diagram

# SD/SDIO MMC card host interface (SDMMC) characteristics

Unless otherwise specified, the parameters given in Table 112 and Table 113 for SDI0 are derived from tests performed under the ambient temperature, fpcLKx frequency and VDD supply voltage summarized in Table 12: General operating conditions, with the following configuration:

Output speed is set to OSPEEDRy[1:0] = 11   
• Capacitive load C_=30 pF   
• Measurement points are done at CMOS levels: 0.5VDD   
• IO Compensation cell activated.   
• HSLV activated when VDD ≤ 2.7 V VOS level set to VOSO

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output characteristics.

Table 112. Dynamics characteristics: SD / MMC characteristics, VDD = 2.7 to 3.6 V(1)(2)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>fpp</td><td rowspan=1 colspan=1>Clock frequency in data transfermode</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>120</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>SDIO_CK/fPCLK2 frequency ratio</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>8/3</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tW(CKL)</td><td rowspan=1 colspan=1>Clock low time</td><td rowspan=2 colspan=1>fpp =52MHz</td><td rowspan=1 colspan=1>8.5</td><td rowspan=1 colspan=1>9.5</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tW(CKH)</td><td rowspan=1 colspan=1>Clock high time</td><td rowspan=1 colspan=1>8.5</td><td rowspan=1 colspan=1>9.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=7>CMD, D inputs (referenced to CK) in eMMC legacy/SDR/DDR and SD HS/SDR/DDR mode</td></tr><tr><td rowspan=1 colspan=1>tisu</td><td rowspan=1 colspan=1>Input setup time HS</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=3 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tIH</td><td rowspan=1 colspan=1>Input hold time HS</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tIDW(3)</td><td rowspan=1 colspan=1>Input valid window (variable window)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=7>CMD, D outputs (referenced to CK) in eMMC legacy/SDR/DDR and SD HS/SDR/DDR mode</td></tr><tr><td rowspan=1 colspan=1>tov</td><td rowspan=1 colspan=1>Output valid time HS</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>5.5</td><td rowspan=1 colspan=1>6</td><td rowspan=2 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>toH</td><td rowspan=1 colspan=1>Output hold time HS</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>4.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr></table>

Table 112. Dynamics characteristics: SD / MMC characteristics, VDD = 2.7 to 3.6 V(1)(2)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=7>CMD, D inputs (referenced to CK) in SD default mode</td></tr><tr><td rowspan=1 colspan=1>tISUD</td><td rowspan=1 colspan=1>Input setup time SD</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>TIHD</td><td rowspan=1 colspan=1>Input hold time SD</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=7>CMD, D outputs (referenced to CK) in SD default mode</td></tr><tr><td rowspan=1 colspan=1>toVD</td><td rowspan=1 colspan=1>Output valid default time SD</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>1</td><td rowspan=2 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tOHD</td><td rowspan=1 colspan=1>Output hold default time SD</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results. Above 100 MHz, CL = 20 pF. The minimum window of time where the data needs to be stable for proper sampling in tuning mode.

Table 113. Dynamics characteristics: eMMC characteristics VDD = 1.71V to 1.9V(1)(2)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>fpp</td><td rowspan=1 colspan=1>Clock frequency in data transfermode</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>85</td><td rowspan=1 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>SDIO_CK/fPCLK2 frequency ratio</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>8/3</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tW(CKL)</td><td rowspan=1 colspan=1>Clock low time</td><td rowspan=2 colspan=1>fpp =52 MHz</td><td rowspan=1 colspan=1>8.5</td><td rowspan=1 colspan=1>9.5</td><td rowspan=1 colspan=1>-</td><td rowspan=2 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tw(CKH)</td><td rowspan=1 colspan=1>Clock high time</td><td rowspan=1 colspan=1>8.5</td><td rowspan=1 colspan=1>9.5</td><td rowspan=1 colspan=1>-</td></tr></table>

# CMD, D inputs (referenced to CK) in eMMC mode

<table><tr><td rowspan=1 colspan=1>tIsU</td><td rowspan=1 colspan=1>Input setup time HS</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td><td rowspan=3 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tIH</td><td rowspan=1 colspan=1>Input hold time HS</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>tIDW(3)</td><td rowspan=1 colspan=1>Input valid window (variablewindow)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td></tr></table>

# CMD, D outputs (referenced to CK) in eMMC mode

<table><tr><td rowspan=1 colspan=1>toVD</td><td rowspan=1 colspan=1>Output valid time HS</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>6</td><td rowspan=1 colspan=1>6.5</td><td rowspan=2 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tOHD</td><td rowspan=1 colspan=1>Output hold time HS</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>5.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr></table>

Guaranteed by characterization results. CL = 20 pF. The minimum window of time where the data needs to be stable for proper sampling in tuning mode.

![](images/fc5ebf5f3ec997347adff56259d3bf4690bec7224a1bb2ad93ab7cfbbfcb638f.jpg)  
Figure 55. SD high-speed mode

MSv69709V1

![](images/4d8f7d5a2d2b8ad6aca420fef30b270e3505614cb36c8149eddbac5bb0e6a485.jpg)  
Figure 56. SD default mode

![](images/62d061d46a8f9f0c113af3a9db46dce3ad8386fe0b927c6372d9110517d07a6c.jpg)  
Figure 57. SDMMC DDR mode

MSv69158V1

# USB OTG_FS characteristics

Unless otherwise specified, the parameters given in Table 115 for ULPI are derived from tests performed under the ambient temperature, fpcLKx frequency and VDD supply voltage summarized in Table 12: General operating conditions, with the following configuration:

• Output speed is set to OSPEEDRy[1:0] = 11   
• Capacitive load CL=20 pF   
• Measurement points are done at CMOS levels: 0.5VDD • IO Compensation cell activated.   
• VOS level set to VOSO

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output characteristics.

Table 114. USB OTG_FS electrical characteristics  

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Condition</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>VDD33USB</td><td rowspan=1 colspan=1>USB transceiver operating voltage</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3.0(1)</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>3.6</td><td rowspan=1 colspan=1>V</td></tr><tr><td rowspan=1 colspan=1>RpUI</td><td rowspan=1 colspan=1>Embedded USB_DP pull-up valueduring idle</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>900</td><td rowspan=1 colspan=1>1250</td><td rowspan=1 colspan=1>1600</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>RpUR</td><td rowspan=1 colspan=1>Embedded USB_DP pull-up valueduring reception</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1400</td><td rowspan=1 colspan=1>2300</td><td rowspan=1 colspan=1>3200</td><td rowspan=2 colspan=1>Ω</td></tr><tr><td rowspan=1 colspan=1>ZDRV</td><td rowspan=1 colspan=1>Output driver impedance(2)</td><td rowspan=1 colspan=1>Driver highand low</td><td rowspan=1 colspan=1>28</td><td rowspan=1 colspan=1>36</td><td rowspan=1 colspan=1>44</td></tr></table>

1. The USB functionality is ensured down to 2.7 V. However, not all USB electrical characteristics are degraded in the 2.7 to 3.0 V voltage range. 2. No external termination series resistors are required on USB_DP (D+) and USB_DM (D-); the matching impedance is already included in the embedded driver.

# USB OTG_HS characteristics

Unless otherwise specified, the parameters given in Table 115 for ULPI are derived from tests performed under the ambient temperature, fpcLKx frequency and VDD supply voltage summarized in Table 12: General operating conditions, with the following configuration:

• Output speed is set to OSPEEDRy[1:0] = 11   
• Capacitive load CL=20 pF   
• Measurement points are done at CMOS levels: 0.5VDD • IO Compensation cell activated.   
• VOS level set to VOSO

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output characteristics.

Table 115. Dynamics characteristics: USB ULPI(1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Condition</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tsc</td><td rowspan=1 colspan=1>Control in (ULPI_DIR , ULPI_NXT)setup time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>5.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=6 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tHC</td><td rowspan=1 colspan=1>Control in (ULPI_DIR, ULPI_NXT) holdtime</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsD</td><td rowspan=1 colspan=1>Data in setup time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tHD</td><td rowspan=1 colspan=1>Data in hold time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>tDc/tDD</td><td rowspan=2 colspan=1>Control/Datal output delay</td><td rowspan=1 colspan=1>2.7 V &lt; VDD &lt; 3.6 V,CL = 20 pF</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>6.0</td><td rowspan=1 colspan=1>8.0</td></tr><tr><td rowspan=1 colspan=1>1.71 V &lt; VDD &lt; 3.6 V, CL = 15 pF</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>6.0</td><td rowspan=1 colspan=1>12</td></tr></table>

Guaranteed by characterization results.

![](images/1d0e16dbe5c61df444f1f861d1a80a798c86a0df4dff0fe24bd451c84255049d.jpg)  
Figure 58. ULPI timing diagram

# Ethernet interface characteristics

Unless otherwise specified, the parameters given in Table 116, Table 117 and Table 118 for SMI, RMIl and MIl are derived from tests performed under the ambient temperature, frcc_c_ck frequency and VDD supply voltage conditions summarized in Table 12: General operating conditions, with the following configuration:

Output speed is set to OSPEEDRy[1:0] = 10 • Capacitive load CL=20 pF • Measurement points are done at CMOS levels: 0.5VDD • IO Compensation cell activated. • HSLV activated when VDD ≤ 2.7 V D VOS level set to VOS1

Due to timing constraint Pxy_C l/Os cannot be used as ethernet signals. Refer to Section 6.3.16: I/0 port characteristics for more details on the input/output characteristics:

Table 116. Dynamics characteristics: Ethernet MAC signals for SMI (1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tMDC</td><td rowspan=1 colspan=1>MDC cycle time( 2.5 MHz)</td><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>400</td><td rowspan=1 colspan=1>403</td><td rowspan=4 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>Td(MDIO)</td><td rowspan=1 colspan=1>Write data valid time</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>4</td></tr><tr><td rowspan=1 colspan=1>tsu(MDIO)</td><td rowspan=1 colspan=1>Read data setup time</td><td rowspan=1 colspan=1>12.5</td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>th(MDIO)</td><td rowspan=1 colspan=1>Read data hold time</td><td rowspan=1 colspan=1>0</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td></tr></table>

![](images/4a8a3ca6ba4d2ff0603be92362f3e9272b33feb5773d5ea55c3101b491f9f23e.jpg)  
Figure 59. Ethernet SMI timing diagram

Table 117. Dynamics characteristics: Ethernet MAC signals for RMII (1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tsu(RXD)</td><td rowspan=1 colspan=1>Receive data setup time</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=6 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tin(RXD)</td><td rowspan=1 colspan=1>Receive data hold time</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(CRS)</td><td rowspan=1 colspan=1>Carrier sense setup time</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tin(CRS)</td><td rowspan=1 colspan=1>Carrier sense hold time</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(TXEN)</td><td rowspan=1 colspan=1>Transmit enable valid delay time</td><td rowspan=1 colspan=1>8</td><td rowspan=1 colspan=1>9</td><td rowspan=1 colspan=1>10.5</td></tr><tr><td rowspan=1 colspan=1>td(TXD)</td><td rowspan=1 colspan=1>Transmit data valid delay time</td><td rowspan=1 colspan=1>7</td><td rowspan=1 colspan=1>8</td><td rowspan=1 colspan=1>9.5</td></tr></table>

Guaranteed by characterization results.

![](images/59fd3cab76f898dd0712a5ac3452d444d5613df9ddc374bc6474b9a7ea4a2059.jpg)  
Figure 60. Ethernet RMIl timing diagram

Table 118. Dynamics characteristics: Ethernet MAC signals for MII (1)   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>tsu(RXD)</td><td rowspan=1 colspan=1>Receive data setup time</td><td rowspan=1 colspan=1>2.0</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=8 colspan=1>ns</td></tr><tr><td rowspan=1 colspan=1>tih(RXD)</td><td rowspan=1 colspan=1>Receive data hold time</td><td rowspan=1 colspan=1>2.0</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tsu(DV)</td><td rowspan=1 colspan=1>Data valid setup time</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tin(DV)</td><td rowspan=1 colspan=1>Data valid hold time</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>tsu(ER)</td><td rowspan=1 colspan=1>Error setup time</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tih(ER)</td><td rowspan=1 colspan=1>Error hold time</td><td rowspan=1 colspan=1>0.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>td(TXEN)</td><td rowspan=1 colspan=1>Transmit enable valid delay time</td><td rowspan=1 colspan=1>9.0</td><td rowspan=1 colspan=1>11</td><td rowspan=1 colspan=1>19</td></tr><tr><td rowspan=1 colspan=1>td(TXD)</td><td rowspan=1 colspan=1>Transmit data valid delay time</td><td rowspan=1 colspan=1>8.5</td><td rowspan=1 colspan=1>10</td><td rowspan=1 colspan=1>19</td></tr></table>

Guaranteed by characterization results.

![](images/1766c09bf4fc8aaa9bb8bb8df31276ac65630ae8f5bfb95fba1fccfadd4f2e94.jpg)  
Figure 61. Ethernet MIl timing diagram

# JTAG/SwD interface characteristics

Unless otherwise specified, the parameters given in Table 119 and Table 120 for JTA/w om und b atu frequency and VDD supply voltage summarized in Table 12: General operating conditions, with the following configuration:

Output speed is set to OSPEEDRy[1:0] = 11   
• Capacitive load CL=30 pF   
• Measurement points are done at CMOS levels: 0.5VDD VOS level set to VOSO

Refer to Section 6.3.16: I/O port characteristics for more details on the input/output characteristics:

Table 119. Dynamics JTAG characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>Fpp</td><td rowspan=2 colspan=1>Tck clock frequency</td><td rowspan=1 colspan=1>2.7V &lt;VDD&lt; 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>37</td><td rowspan=4 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>1/tc(TCK)</td><td rowspan=1 colspan=1>1.62 &lt;VDD&lt; 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>27.5</td></tr><tr><td rowspan=1 colspan=1>tisu(TMS)</td><td rowspan=1 colspan=1>TMS input setup time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tin(TMS)</td><td rowspan=1 colspan=1>TMS input hold time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tisu(TDI)</td><td rowspan=1 colspan=1>TDI input setup time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>tin(TDI)</td><td rowspan=1 colspan=1>TDI input hold time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=2 colspan=1>tov(TDO)</td><td rowspan=2 colspan=1>TDO output valid time</td><td rowspan=1 colspan=1>2.7V &lt;VDD&lt; 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>8</td><td rowspan=1 colspan=1>13.5</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>1.62 &lt;VDD&lt; 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>8</td><td rowspan=1 colspan=1>18</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>toh(TDO)</td><td rowspan=1 colspan=1>TDO output hold time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>7</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1></td></tr></table>

Table 120. Dynamics SWD characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Conditions</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=1 colspan=1>Fpp</td><td rowspan=2 colspan=1>SWCLK clock frequency</td><td rowspan=1 colspan=1>2.7V &lt;VDD&lt; 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>71</td><td rowspan=2 colspan=1>MHz</td></tr><tr><td rowspan=1 colspan=1>1/tc(SWCLK)</td><td rowspan=1 colspan=1>1.62 &lt;VDD&lt; 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>52.5</td></tr><tr><td rowspan=1 colspan=1>tisu(SWDIO)</td><td rowspan=1 colspan=1>SWDIO input setup time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>2.5</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>tin(SWDIO)</td><td rowspan=1 colspan=1>SWDIO input hold time</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=2 colspan=1>tov(SWDIO)</td><td rowspan=2 colspan=1>SWDIO output valid time</td><td rowspan=1 colspan=1>2.7V &lt;VDD&lt; 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>8.5</td><td rowspan=1 colspan=1>14</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>1.62 &lt;VDD&lt; 3.6 V</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>8.5</td><td rowspan=1 colspan=1>19</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>toh(SWDIO)</td><td rowspan=1 colspan=1>SWDIO output hold time</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>8</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr></table>

![](images/4b7e941ae3ba099db7cf97824ac8799fa0207dd172ddb3c22a082b1749d9f5f6.jpg)  
Figure 62. JTAG timing diagram

![](images/51bbeb2b63d287bf35ff3147ebf5b5e18beb21bc6943fceae9d7b216fd445f99.jpg)  
Figure 63. SWD timing diagram

# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at www.st.com. ECOPACK is an ST trademark.

# 7.1 Device marking

Refer to technical note "Reference device marking schematics for STM32 microcontrollers and microprocessors" (TN1433) available on www.st.com, for the location of pin 1 / ball A1 as well as the location and orientation of the marking areas versus pin 1 / ball A1.

Parts marked as "ES", "E" or accompanied by an engineering sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

A WLCSP simplified marking example (if any) is provided in the corresponding package information subsection.

# 7.2 LQFP100 package information (1L)

This LQFP is 100 lead, 14 x 14 mm low-profile quad flat package.

Note:

See list of notes in the notes section.

![](images/4971bccc7f64daff75ca3e96426b33c32a6e86c960eaadef31dd188e09e7a360.jpg)  
Figure 64. LQFP100 - Outline(15)

Table 121. LQFP100 - Mechanical data   

<table><tr><td rowspan=2 colspan=1>Symbol</td><td rowspan=1 colspan=3>millimeters</td><td rowspan=1 colspan=3>inches(14)</td></tr><tr><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td></tr><tr><td rowspan=1 colspan=1>A</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>1.50</td><td rowspan=1 colspan=1>1.60</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.0590</td><td rowspan=1 colspan=1>0.0630</td></tr><tr><td rowspan=1 colspan=1>A1(12)</td><td rowspan=1 colspan=1>0.05</td><td rowspan=1 colspan=1>:</td><td rowspan=1 colspan=1>0.15</td><td rowspan=1 colspan=1>0.0019</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.0059</td></tr><tr><td rowspan=1 colspan=1>A2</td><td rowspan=1 colspan=1>1.35</td><td rowspan=1 colspan=1>1.40</td><td rowspan=1 colspan=1>1.45</td><td rowspan=1 colspan=1>0.0531</td><td rowspan=1 colspan=1>0.0551</td><td rowspan=1 colspan=1>0.0570</td></tr><tr><td rowspan=1 colspan=1>b(9)(11)</td><td rowspan=1 colspan=1>0.17</td><td rowspan=1 colspan=1>0.22</td><td rowspan=1 colspan=1>0.27</td><td rowspan=1 colspan=1>0.0067</td><td rowspan=1 colspan=1>0.0087</td><td rowspan=1 colspan=1>0.0106</td></tr><tr><td rowspan=1 colspan=1>b1(11)</td><td rowspan=1 colspan=1>0.17</td><td rowspan=1 colspan=1>0.20</td><td rowspan=1 colspan=1>0.23</td><td rowspan=1 colspan=1>0.0067</td><td rowspan=1 colspan=1>0.0079</td><td rowspan=1 colspan=1>0.0090</td></tr><tr><td rowspan=1 colspan=1>c(11)</td><td rowspan=1 colspan=1>0.09</td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>0.20</td><td rowspan=1 colspan=1>0.0035</td><td rowspan=1 colspan=1>:</td><td rowspan=1 colspan=1>0.0079</td></tr><tr><td rowspan=1 colspan=1>c1(11)</td><td rowspan=1 colspan=1>0.09</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.16</td><td rowspan=1 colspan=1>0.0035</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.0063</td></tr><tr><td rowspan=1 colspan=1>D(4)</td><td rowspan=1 colspan=3>16.00 BSC</td><td rowspan=1 colspan=3>0.6299 BSC</td></tr><tr><td rowspan=1 colspan=1>D1(2)(5)</td><td rowspan=1 colspan=3>14.00 BSC</td><td rowspan=1 colspan=3>0.5512 BSC</td></tr><tr><td rowspan=1 colspan=1>E(4)</td><td rowspan=1 colspan=3>16.00 BSC</td><td rowspan=1 colspan=3>0.6299 BSC</td></tr><tr><td rowspan=1 colspan=1>E1(2)(5)</td><td rowspan=1 colspan=3>14.00 BSC</td><td rowspan=1 colspan=3>0.5512 BSC</td></tr><tr><td rowspan=1 colspan=1>e</td><td rowspan=1 colspan=3>0.50 BSC</td><td rowspan=1 colspan=3>0.0197 BSC</td></tr><tr><td rowspan=1 colspan=1>L</td><td rowspan=1 colspan=1>0.45</td><td rowspan=1 colspan=1>0.60</td><td rowspan=1 colspan=1>0.75</td><td rowspan=1 colspan=1>0.177</td><td rowspan=1 colspan=1>0.0236</td><td rowspan=1 colspan=1>0.0295</td></tr><tr><td rowspan=1 colspan=1>L1(1)(11)</td><td rowspan=1 colspan=3>1.00</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.0394</td><td rowspan=1 colspan=1>b</td></tr><tr><td rowspan=1 colspan=1>N(13)</td><td rowspan=1 colspan=6>100</td></tr><tr><td rowspan=1 colspan=1>θ</td><td rowspan=1 colspan=1>0°</td><td rowspan=1 colspan=1>3.5°</td><td rowspan=1 colspan=1>7°</td><td rowspan=1 colspan=1>0°</td><td rowspan=1 colspan=1>3.5°</td><td rowspan=1 colspan=1>7°</td></tr><tr><td rowspan=1 colspan=1>θ1</td><td rowspan=1 colspan=1>0°</td><td rowspan=1 colspan=1>:</td><td rowspan=1 colspan=1>:</td><td rowspan=1 colspan=1>0°</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>:</td></tr><tr><td rowspan=1 colspan=1>θ2</td><td rowspan=1 colspan=1>10°</td><td rowspan=1 colspan=1>12°</td><td rowspan=1 colspan=1>14°</td><td rowspan=1 colspan=1>10°</td><td rowspan=1 colspan=1>12°</td><td rowspan=1 colspan=1>14°</td></tr><tr><td rowspan=1 colspan=1>θ3</td><td rowspan=1 colspan=1>10°</td><td rowspan=1 colspan=1>12°</td><td rowspan=1 colspan=1>14°</td><td rowspan=1 colspan=1>10°</td><td rowspan=1 colspan=1>12°</td><td rowspan=1 colspan=1>14°</td></tr><tr><td rowspan=1 colspan=1>R1</td><td rowspan=1 colspan=1>0.08</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>0.0031</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>R2</td><td rowspan=1 colspan=1>0.08</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.20</td><td rowspan=1 colspan=1>0.0031</td><td rowspan=1 colspan=1>:</td><td rowspan=1 colspan=1>0.0079</td></tr><tr><td rowspan=1 colspan=1>S</td><td rowspan=1 colspan=1>0.20</td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.0079</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>:</td></tr><tr><td rowspan=1 colspan=1>aaa(1)</td><td rowspan=1 colspan=3>0.20</td><td rowspan=1 colspan=3>0.0079</td></tr><tr><td rowspan=1 colspan=1>bbb(1)</td><td rowspan=1 colspan=3>0.20</td><td rowspan=1 colspan=3>0.0079</td></tr><tr><td rowspan=1 colspan=1>cc(1)</td><td rowspan=1 colspan=3>0.08</td><td rowspan=1 colspan=3>0.0031</td></tr><tr><td rowspan=1 colspan=1>ddd(1)</td><td rowspan=1 colspan=3>0.08</td><td rowspan=1 colspan=3>0.0031</td></tr></table>

# Notes:

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.   
2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.   
3. Datums A-B and D to be determined at datum plane H.   
4. To be determined at seating datum plane C.   
5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.   
6. Details of pin 1 identifier are optional but must be located within the zone indicated.   
7. All Dimensions are in millimeters.   
8. No intrusion allowed inwards the leads.   
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.   
10. Exact shape of each corner is optional.   
11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.   
12. A1 is defined as the distance from the seating plane to the lowest point on the package body.   
13. "N" is the number of terminal positions for the specified body size.   
14. Values in inches are converted from mm and rounded to 4 decimal digits.   
15. Drawing is not to scale.

![](images/9eb26310c21450617f04edeaaa43db671036577b81b283e8a58863cd9431c2d0.jpg)  
Figure 65. LQFP100 - Footprint example

# 7.3

# TFBGA100 package information (A08Q)

Note:

This TFBGA is 100 - ball, 8X8 mm, 0.8 mm pitch fine pitch ball grid array package.   
See list of notes in the notes section.

![](images/e31f66ec2c905db0441436bba859d265b4465c3d03e448f9c8883450e8aef93d.jpg)  
Figure 66. TFBGA100 - Outline(13)

Table 122. TFBGA100 - Mechanical data   

<table><tr><td rowspan=2 colspan=1>Symbol</td><td rowspan=1 colspan=3>millimeters(1)</td><td rowspan=1 colspan=3>inches(12)</td></tr><tr><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td></tr><tr><td rowspan=1 colspan=1>A(2)(3)</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>1.20</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>0.0472</td></tr><tr><td rowspan=1 colspan=1>A1(4)</td><td rowspan=1 colspan=1>0.15</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>:</td><td rowspan=1 colspan=1>0.0059</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>:</td></tr><tr><td rowspan=1 colspan=1>A2</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.74</td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.0291</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>b(5)</td><td rowspan=1 colspan=1>0.35</td><td rowspan=1 colspan=1>0.40</td><td rowspan=1 colspan=1>0.45</td><td rowspan=1 colspan=1>0.0138</td><td rowspan=1 colspan=1>0.0157</td><td rowspan=1 colspan=1>0.0177</td></tr><tr><td rowspan=1 colspan=1>D</td><td rowspan=1 colspan=3>8.00 BSC(6)</td><td rowspan=1 colspan=3>0.3150 BSC</td></tr><tr><td rowspan=1 colspan=1>D1</td><td rowspan=1 colspan=3>7.20 BSC</td><td rowspan=1 colspan=3>0.2835 BSC</td></tr><tr><td rowspan=1 colspan=1>E</td><td rowspan=1 colspan=3>8.00 BSC</td><td rowspan=1 colspan=3>0.3150 BSC</td></tr><tr><td rowspan=1 colspan=1>E1</td><td rowspan=1 colspan=3>7.20 BSC</td><td rowspan=1 colspan=3>0.2835 BSC</td></tr><tr><td rowspan=1 colspan=1>e(9)</td><td rowspan=1 colspan=3>0.80 BSC</td><td rowspan=1 colspan=3>0.0315 BSC</td></tr><tr><td rowspan=1 colspan=1>N(11)</td><td rowspan=1 colspan=6>100</td></tr><tr><td rowspan=1 colspan=1>SD(12)</td><td rowspan=1 colspan=3>0.40 BSC</td><td rowspan=1 colspan=3>0.0157 BSC</td></tr><tr><td rowspan=1 colspan=1>SE(12)</td><td rowspan=1 colspan=3>0.40 BSC</td><td rowspan=1 colspan=3>0.0157 BSC</td></tr><tr><td rowspan=1 colspan=1>aaa</td><td rowspan=1 colspan=3>0.15</td><td rowspan=1 colspan=3>0.0059</td></tr><tr><td rowspan=1 colspan=1>ccc</td><td rowspan=1 colspan=3>0.20</td><td rowspan=1 colspan=3>0.0079</td></tr><tr><td rowspan=1 colspan=1>ddd</td><td rowspan=1 colspan=3>0.10</td><td rowspan=1 colspan=3>0.0039</td></tr><tr><td rowspan=1 colspan=1>eee</td><td rowspan=1 colspan=3>0.15</td><td rowspan=1 colspan=3>0.0059</td></tr><tr><td rowspan=1 colspan=1>ff</td><td rowspan=1 colspan=3>0.08</td><td rowspan=1 colspan=3>0.0031</td></tr></table>

# Notes:

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-2018.   
2. TFBGA stands for thin profile fine pitch ball grid array: 1.00 mm < A ≤ 1.20 mm / fine pitch e < 1.00 mm.   
3. The profile height, A, is the distance from the seating plane to the highest point on the package. It is measured perpendicular to the seating plane.   
4. A1 is defined as the distance from the seating plane to the lowest point on the package body.   
5. Dimension b is measured at the maximum diameter of the terminal (ball) in a plane parallel to primary datum C.   
6. BSC stands for BASIC dimensions. It corresponds to the nominal value and has no tolerance. For tolerances refer to form and position table. On the drawing these dimensions are framed.   
7. Primary datum C is defined by the plane established by the contact points of three or more solder balls that support the device when it is placed on top of a planar surface.   
8. The terminal (ball) A1 corner must be identified on the top surface of the package by using a corner chamfer, ink or metalized markings, or other feature of package body or

integral heat slug. A distinguish feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.

9. e represents the solder ball grid pitch.

10. N represents the total number of balls on the BGA.

Basic dimensions SD and SE are defined with respect to datums A and B. It defines the position of the centre ball(s) in the outer row or column of a fully populated matrix.

2Values in inches are converted from mm and rounded to 4 decimal digits.

Drawing is not to scale.

![](images/f4d5e248eefb2ce2567f269899eba20bed8cce6df54fcf4c89b414a5e5556226.jpg)  
Figure 67. TFBGA100 - Footprint example

BGA_WLCSP_FT_V1

Table 123. TFBGA100 - Example of PCB design rules (0.8 mm pitch BGA)   

<table><tr><td rowspan=1 colspan=1>Dimension</td><td rowspan=1 colspan=1>Values</td></tr><tr><td rowspan=1 colspan=1>Pitch</td><td rowspan=1 colspan=1>0.8</td></tr><tr><td rowspan=1 colspan=1>Dpad</td><td rowspan=1 colspan=1>0.400 mm</td></tr><tr><td rowspan=1 colspan=1>Dsm</td><td rowspan=1 colspan=1>0.470 mm typ. (depends on the soldermaskregistration tolerance)</td></tr><tr><td rowspan=1 colspan=1>Stencil opening</td><td rowspan=1 colspan=1>0.400 mm</td></tr><tr><td rowspan=1 colspan=1>Stencil thickness</td><td rowspan=1 colspan=1>Between 0.100 mm and 0.125 mm</td></tr><tr><td rowspan=1 colspan=1>Pad trace width</td><td rowspan=1 colspan=1>0.120 mm</td></tr></table>

# 7.4 LQFP144 package information (1A)

This LQFP is a 144-pin, 20 x 20 mm low-profile quad flat package.

Note:

See list of notes in the notes section.

![](images/9cb16f600cc959fe6296bd181b035acf2821aa206e4493d9045632f594058b2a.jpg)  
Figure 68. LQFP144 - Outline(15)

Table 124. LQFP144 - Mechanical data   

<table><tr><td rowspan=2 colspan=1>Symbol</td><td rowspan=1 colspan=3>millimeters</td><td rowspan=1 colspan=3>inches(14)</td></tr><tr><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td><td rowspan=1 colspan=1>Min</td><td rowspan=1 colspan=1>Typ</td><td rowspan=1 colspan=1>Max</td></tr><tr><td rowspan=1 colspan=1>A</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>1.60</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.0630</td></tr><tr><td rowspan=1 colspan=1>A1(12)</td><td rowspan=1 colspan=1>0.05</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.15</td><td rowspan=1 colspan=1>0.0020</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.0059</td></tr><tr><td rowspan=1 colspan=1>A2</td><td rowspan=1 colspan=1>1.35</td><td rowspan=1 colspan=1>1.40</td><td rowspan=1 colspan=1>1.45</td><td rowspan=1 colspan=1>0.0531</td><td rowspan=1 colspan=1>0.0551</td><td rowspan=1 colspan=1>0.0571</td></tr><tr><td rowspan=1 colspan=1>b(9)(11)</td><td rowspan=1 colspan=1>0.17</td><td rowspan=1 colspan=1>0.22</td><td rowspan=1 colspan=1>0.27</td><td rowspan=1 colspan=1>0.0067</td><td rowspan=1 colspan=1>0.0087</td><td rowspan=1 colspan=1>0.0106</td></tr><tr><td rowspan=1 colspan=1>b1(11)</td><td rowspan=1 colspan=1>0.17</td><td rowspan=1 colspan=1>0.20</td><td rowspan=1 colspan=1>0.23</td><td rowspan=1 colspan=1>0.0067</td><td rowspan=1 colspan=1>0.0079</td><td rowspan=1 colspan=1>0.0090</td></tr><tr><td rowspan=1 colspan=1>c(11)</td><td rowspan=1 colspan=1>0.09</td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>0.20</td><td rowspan=1 colspan=1>0.0035</td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>0.0079</td></tr><tr><td rowspan=1 colspan=1>c1(11)</td><td rowspan=1 colspan=1>0.09</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.16</td><td rowspan=1 colspan=1>0.0035</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.0063</td></tr><tr><td rowspan=1 colspan=1>D(4)</td><td rowspan=1 colspan=3>22.00 BSC</td><td rowspan=1 colspan=3>0.8661 BSC</td></tr><tr><td rowspan=1 colspan=1>D1(2)(5)</td><td rowspan=1 colspan=3>20.00 BSC</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>0.7874 BSC</td><td rowspan=1 colspan=1></td></tr><tr><td rowspan=1 colspan=1>E(4)</td><td rowspan=1 colspan=3>22.00 BSC</td><td rowspan=1 colspan=3>0.8661 BSC</td></tr><tr><td rowspan=1 colspan=1>E1(2)(5)</td><td rowspan=1 colspan=3>20.00 BSC</td><td rowspan=1 colspan=3>0.7874 BSC</td></tr><tr><td rowspan=1 colspan=1>e</td><td rowspan=1 colspan=3>0.50 BSC</td><td rowspan=1 colspan=3>0.0197 BSC</td></tr><tr><td rowspan=1 colspan=1>L</td><td rowspan=1 colspan=1>0.45</td><td rowspan=1 colspan=1>0.60</td><td rowspan=1 colspan=1>0.75</td><td rowspan=1 colspan=1>0.0177</td><td rowspan=1 colspan=1>0.0236</td><td rowspan=1 colspan=1>0.0295</td></tr><tr><td rowspan=1 colspan=1>L1</td><td rowspan=1 colspan=3>1.00 REF</td><td rowspan=1 colspan=3>0.0394 REF</td></tr><tr><td rowspan=1 colspan=1>N(13)</td><td rowspan=1 colspan=6>144</td></tr><tr><td rowspan=1 colspan=1>θ</td><td rowspan=1 colspan=1>0°</td><td rowspan=1 colspan=1>3.5°</td><td rowspan=1 colspan=1>7°</td><td rowspan=1 colspan=1>0°</td><td rowspan=1 colspan=1>3.5°</td><td rowspan=1 colspan=1>7°</td></tr><tr><td rowspan=1 colspan=1>θ1</td><td rowspan=1 colspan=1>0°</td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>:</td><td rowspan=1 colspan=1>0°</td><td rowspan=1 colspan=1>:</td><td rowspan=1 colspan=1>:</td></tr><tr><td rowspan=1 colspan=1>θ2</td><td rowspan=1 colspan=1>10°</td><td rowspan=1 colspan=1>12°</td><td rowspan=1 colspan=1>14°</td><td rowspan=1 colspan=1>10°</td><td rowspan=1 colspan=1>12°</td><td rowspan=1 colspan=1>14°</td></tr><tr><td rowspan=1 colspan=1>θ3</td><td rowspan=1 colspan=1>10°</td><td rowspan=1 colspan=1>12°</td><td rowspan=1 colspan=1>14°</td><td rowspan=1 colspan=1>10°</td><td rowspan=1 colspan=1>12°</td><td rowspan=1 colspan=1>14°</td></tr><tr><td rowspan=1 colspan=1>R1</td><td rowspan=1 colspan=1>0.08</td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.0031</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>-</td></tr><tr><td rowspan=1 colspan=1>R2</td><td rowspan=1 colspan=1>0.08</td><td rowspan=1 colspan=1>b</td><td rowspan=1 colspan=1>0.20</td><td rowspan=1 colspan=1>0.0031</td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.0079</td></tr><tr><td rowspan=1 colspan=1>S</td><td rowspan=1 colspan=1>0.20</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>-</td><td rowspan=1 colspan=1>0.0079</td><td rowspan=1 colspan=1></td><td rowspan=1 colspan=1>b</td></tr><tr><td rowspan=1 colspan=1>aaa</td><td rowspan=1 colspan=3>0.20</td><td rowspan=1 colspan=3>0.0079</td></tr><tr><td rowspan=1 colspan=1>bbb</td><td rowspan=1 colspan=3>0.20</td><td rowspan=1 colspan=3>0.0079</td></tr><tr><td rowspan=1 colspan=1>ccc</td><td rowspan=1 colspan=3>0.08</td><td rowspan=1 colspan=3>0.0031</td></tr><tr><td rowspan=1 colspan=1>ddd</td><td rowspan=1 colspan=3>0.08</td><td rowspan=1 colspan=3>0.0031</td></tr></table>

# Notes:

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.   
2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.   
3. Datums A-B and D to be determined at datum plane H.   
4. To be determined at seating datum plane C.   
5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.   
6. Details of pin 1 identifier are optional but must be located within the zone indicated.   
7. All Dimensions are in millimeters.   
8. No intrusion allowed inwards the leads.   
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.   
10. Exact shape of each corner is optional.   
11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.   
12. A1 is defined as the distance from the seating plane to the lowest point on the package body.   
13. "N" is the number of terminal positions for the specified body size.   
14. Values in inches are converted from mm and rounded to 4 decimal digits.   
Drawing is not to scale.

![](images/2719e53481069029eb19c59eb37a56eaeb8e9018f4f2a28069505cc78cef8fa8.jpg)  
Figure 69. LQFP144 - Footprint example

1A_LQFP144_FP

Dimensions are expressed in millimeters.

# 7.5 UFBGA144 package information (A0AS)

Figure 70. UFBGA - 144 balls, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid ary package outline

![](images/92c36a37f75c701258298b5c84afd0090f8424159b92b75d83ce72be9f3add4b.jpg)  
Drawing is not to scale.

Table 125. UFBGA - 144 balls, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package mechanical data   

<table><tr><td colspan="1" rowspan="2">Symbol</td><td colspan="3" rowspan="1">millimeters</td><td colspan="3" rowspan="1">inches(1)</td></tr><tr><td colspan="1" rowspan="1">Min.</td><td colspan="1" rowspan="1">Typ.</td><td colspan="1" rowspan="1">Max.</td><td colspan="1" rowspan="1">Min.</td><td colspan="1" rowspan="1">Typ.</td><td colspan="1" rowspan="1">Max.</td></tr><tr><td colspan="1" rowspan="1">A</td><td colspan="1" rowspan="1">0.460</td><td colspan="1" rowspan="1">0.530</td><td colspan="1" rowspan="1">0.600</td><td colspan="1" rowspan="1">0.0181</td><td colspan="1" rowspan="1">0.0209</td><td colspan="1" rowspan="1">0.0236</td></tr><tr><td colspan="1" rowspan="1">A1</td><td colspan="1" rowspan="1">0.050</td><td colspan="1" rowspan="1">0.080</td><td colspan="1" rowspan="1">0.110</td><td colspan="1" rowspan="1">0.0020</td><td colspan="1" rowspan="1">0.0031</td><td colspan="1" rowspan="1">0.0043</td></tr><tr><td colspan="1" rowspan="1">A2</td><td colspan="1" rowspan="1">0.400</td><td colspan="1" rowspan="1">0.450</td><td colspan="1" rowspan="1">0.500</td><td colspan="1" rowspan="1">0.0157</td><td colspan="1" rowspan="1">0.0177</td><td colspan="1" rowspan="1">0.0197</td></tr><tr><td colspan="1" rowspan="1">A3</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.130</td><td colspan="1" rowspan="1">:</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.0051</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">A4</td><td colspan="1" rowspan="1">0.270</td><td colspan="1" rowspan="1">0.320</td><td colspan="1" rowspan="1">0.370</td><td colspan="1" rowspan="1">0.0106</td><td colspan="1" rowspan="1">0.0126</td><td colspan="1" rowspan="1">0.0146</td></tr><tr><td colspan="1" rowspan="1">b</td><td colspan="1" rowspan="1">0.230</td><td colspan="1" rowspan="1">0.280</td><td colspan="1" rowspan="1">0.320</td><td colspan="1" rowspan="1">0.0091</td><td colspan="1" rowspan="1">0.0110</td><td colspan="1" rowspan="1">0.0126</td></tr><tr><td colspan="1" rowspan="1">D</td><td colspan="1" rowspan="1">6.950</td><td colspan="1" rowspan="1">7.000</td><td colspan="1" rowspan="1">7.050</td><td colspan="1" rowspan="1">0.2736</td><td colspan="1" rowspan="1">0.2756</td><td colspan="1" rowspan="1">0.2776</td></tr><tr><td colspan="1" rowspan="1">D1</td><td colspan="1" rowspan="1">5.450</td><td colspan="1" rowspan="1">5.500</td><td colspan="1" rowspan="1">5.550</td><td colspan="1" rowspan="1">0.2146</td><td colspan="1" rowspan="1">0.2165</td><td colspan="1" rowspan="1">0.2185</td></tr><tr><td colspan="1" rowspan="1">E</td><td colspan="1" rowspan="1">6.950</td><td colspan="1" rowspan="1">7.000</td><td colspan="1" rowspan="1">7.050</td><td colspan="1" rowspan="1">0.2736</td><td colspan="1" rowspan="1">0.2756</td><td colspan="1" rowspan="1">0.2776</td></tr><tr><td colspan="1" rowspan="1">E1</td><td colspan="1" rowspan="1">5.450</td><td colspan="1" rowspan="1">5.500</td><td colspan="1" rowspan="1">5.550</td><td colspan="1" rowspan="1">0.2146</td><td colspan="1" rowspan="1">0.2165</td><td colspan="1" rowspan="1">0.2185</td></tr><tr><td colspan="1" rowspan="1">e</td><td colspan="1" rowspan="1">b</td><td colspan="1" rowspan="1">0.500</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.0197</td><td colspan="1" rowspan="1">-</td></tr><tr><td colspan="1" rowspan="1">F</td><td colspan="1" rowspan="1">0.700</td><td colspan="1" rowspan="1">0.750</td><td colspan="1" rowspan="1">0.800</td><td colspan="1" rowspan="1">0.0276</td><td colspan="1" rowspan="1">0.0295</td><td colspan="1" rowspan="1">0.0315</td></tr><tr><td colspan="1" rowspan="1">ddd</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.100</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.0039</td></tr><tr><td colspan="1" rowspan="1">eee</td><td colspan="1" rowspan="1">b</td><td colspan="1" rowspan="1">b</td><td colspan="1" rowspan="1">0.150</td><td colspan="1" rowspan="1">b</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.0059</td></tr><tr><td colspan="1" rowspan="1">ff</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.050</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">-</td><td colspan="1" rowspan="1">0.0020</td></tr></table>

Values in inches are converted from mm and rounded to 4 decimal digits.

![](images/ea1b8e56f897d82cf3a9d91bba287da7c46589dd232f01e81b9e8ed05c71c696.jpg)

Table 126. UFBGA144 recommended PCB design rules (0.50 mm pitch BGA)   

<table><tr><td rowspan=1 colspan=1>Dimension</td><td rowspan=1 colspan=1>Recommended values</td></tr><tr><td rowspan=1 colspan=1>Pitch</td><td rowspan=1 colspan=1>0.50 mm</td></tr><tr><td rowspan=1 colspan=1>Dpad</td><td rowspan=1 colspan=1>0.280 mm</td></tr><tr><td rowspan=1 colspan=1>Dsm</td><td rowspan=1 colspan=1>0.370 mm typ. (depends on the soldermaskregistration tolerance)</td></tr><tr><td rowspan=1 colspan=1>Stencil opening</td><td rowspan=1 colspan=1>0.280 mm</td></tr><tr><td rowspan=1 colspan=1>Stencil thickness</td><td rowspan=1 colspan=1>Between 0.100 mm and 0.125 mm</td></tr><tr><td rowspan=1 colspan=1>Pad trace width</td><td rowspan=1 colspan=1>0.120 mm</td></tr></table>

# 7.6 Thermal characteristics

The maximum chip-junction temperature, TJmax, in degrees Celsius, may be calculated using the following equation:

Where:

• TA max is the maximum ambient temperature in °C,   
• QjA is the package junction-to-ambient thermal resistance, in  C/W,   
• PD max is the sum of Pint max and Pi/o max (PD max = Pint max + Pi/omax), PinT max is the product of IDD and VDD, expressed in Watts. This is the maximum chip internal power.

Pio max represents the maximum power dissipation on output pins where:

Pax = ∑ (VoL × IoL) + ∑(VDD - VoH) × IoH)

taking into accunt the actual VoL / loLand VoH / loH of the I/Os at low and high level in te application.

Table 127. Thermal characteristics   

<table><tr><td rowspan=1 colspan=1>Symbol</td><td rowspan=1 colspan=1>Definition</td><td rowspan=1 colspan=1>Parameter</td><td rowspan=1 colspan=1>Value</td><td rowspan=1 colspan=1>Unit</td></tr><tr><td rowspan=4 colspan=1>OJA</td><td rowspan=4 colspan=1>Thermal resistancejunction-ambient</td><td rowspan=1 colspan=1>Thermal resistance junction-ambientLQFP100 - 14 x 14 mm /0.5 mm pitch</td><td rowspan=1 colspan=1>43.8</td><td rowspan=4 colspan=1>C/W</td></tr><tr><td rowspan=1 colspan=1>Thermal resistance junction-ambientTFBGA100 - 8 x 8 mm /0.8 mm pitch</td><td rowspan=1 colspan=1>43.2</td></tr><tr><td rowspan=1 colspan=1>Thermal resistance junction-ambientLQFP144 - 20 x 20 mm /0.5 mm pitch</td><td rowspan=1 colspan=1>44.8</td></tr><tr><td rowspan=1 colspan=1>Thermal resistance junction-ambientUFBGA144 - 7 x 7 mm /0.5 mm pitch</td><td rowspan=1 colspan=1>36</td></tr><tr><td rowspan=4 colspan=1>OJB</td><td rowspan=4 colspan=1>Thermal resistancejunction-board</td><td rowspan=1 colspan=1>Thermal resistance junction-ambientLQFP100 - 14 x 14 mm /0.5 mm pitch</td><td rowspan=1 colspan=1>19.8</td><td rowspan=4 colspan=1>C/W</td></tr><tr><td rowspan=1 colspan=1>Thermal resistance junction-ambientTFBGA100 - 8 x 8 mm /0.8 mm pitch</td><td rowspan=1 colspan=1>24.8</td></tr><tr><td rowspan=1 colspan=1>Thermal resistance junction-ambientLQFP144 - 20 x 20 mm /0.5 mm pitch</td><td rowspan=1 colspan=1>24.4</td></tr><tr><td rowspan=1 colspan=1>Thermal resistance junction-ambientUFBGA144 - 7 x 7 mm /0.5 mm pitch</td><td rowspan=1 colspan=1>21.1</td></tr><tr><td rowspan=4 colspan=1>0jc</td><td rowspan=4 colspan=1>Thermal resistancejunction-case</td><td rowspan=1 colspan=1>Thermal resistance junction-ambientLQFP100 - 14 x 14 mm /0.5 mm pitch</td><td rowspan=1 colspan=1>7.3</td><td rowspan=4 colspan=1>°C/W</td></tr><tr><td rowspan=1 colspan=1>Thermal resistance junction-ambientTFBGA100 - 8 x 8 mm /0.8 mm pitch</td><td rowspan=1 colspan=1>13.2</td></tr><tr><td rowspan=1 colspan=1>Thermal resistance junction-ambientLQFP144 - 20 x 20 mm /0.5 mm pitch</td><td rowspan=1 colspan=1>7.4</td></tr><tr><td rowspan=1 colspan=1>Thermal resistance junction-ambientUFBGA144 - 7 x 7 mm /0.5 mm pitch</td><td rowspan=1 colspan=1>8.7</td></tr></table>

# 7.6.1 Reference documents

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org. For information on thermal management, refer to application note "Guidelines for thermal management on STM32 applications" (AN5036) available from www.st.com.

# 8 Ordering information

![](images/40a4efbf5059be382e317cf142e8d20a18d64daeb36c261058aacfe410212a7f.jpg)

For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

# Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for loT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.

Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST products. These certification bodies are therefore independently responsible for granting or revoking security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations, assessments, testing, or other activity carried out by the certification body with respect to any ST product.

Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.

While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.

All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unleSs the applicable written and signed contract terms specifically provide otherwise.

# 10 Revision history

Table 128. Document revision history   

<table><tr><td rowspan=1 colspan=1>Date</td><td rowspan=1 colspan=1>Revision</td><td rowspan=1 colspan=1>Changes</td></tr><tr><td rowspan=1 colspan=1>10-Jul-2020</td><td rowspan=1 colspan=1>1</td><td rowspan=1 colspan=1>Initial release.</td></tr><tr><td rowspan=1 colspan=1>03-Sep-2020</td><td rowspan=1 colspan=1>2</td><td rowspan=1 colspan=1>Renamed Section 3.30 into True random number generator (RNG).Replaced VDDIOx by VDD in Section 6: Electrical characteristics.Updated Iio in Table 10: Current characteristics.Updated Table 24: Typical current consumption in Autonomous mode,Table 27: Typical and maximum current consumption in Standby mode andTable 28: Typical and maximum current consumption in VBAT mode.Added Section 6.3.15: I/O current injection characteristics.Removed reference to Pl8 in Table 52: Output voltage characteristics for allI/Os except PC13, PC14 and PC15 and Table 53: Output voltagecharacteristics for PC13, PC14 and PC15.Added Section 6.3.15: I/O current injection characteristics.Added Section : Analog switch between ports Pxy_C and Pxy.</td></tr><tr><td rowspan=1 colspan=1>07-Dec-2021</td><td rowspan=1 colspan=1>3</td><td rowspan=1 colspan=1>Added indication that patents apply to the devices in Section : Features.Added reference to errata sheet in Section 1: Introduction.Table 1: STM32H723xE/G features and peripheral counts:- Changed number of general-purpose 32-bit timers to 4.For LQFP100 and TFBGA100 packages, replaced 2 Octo-SPI/Quad-SPIinterfaces by 1 and remove note.In Section 3.7.1: Power supply scheme, changed VDD power supplyrequirements.Section 3.34: Universal synchronous/asynchronous receiver transmitter(USART): changed USART communication speed to 17 Mbit/sTable 7: STM32H723 pin and ball descriptions:- Added Note 1.to the package pin/balls corresponding to Pxy_C.- For PA15(JTDI), replaced SPI3_NSS/I2S3_WS alternate function bySPI3_NSS(boot)/I2S3_WS.Moved LSI clock from backup domain to VDD domain in Figure 10: Powersupply scheme.Added VBAT in Table 12: General operating conditions.Updated Table 15: Operating conditions at power-up/power-down title andadded tycoRE.Added tycoRE in Table 15: Operating conditions at power-up/power-down.Updated measurement conditions for Typical and maximum currentconsumption.Section : On-chip peripheral current consumption: updated measurementconditions and Table 29: Peripheral current consumption in Run mode.Updated Table 31: High-speed external user clock characteristics.Changed unit for PLL long-term jiter in Table 39: PLL1 characteristics (wideVCO frequency range).Renamed ILEAK into Ikg in Table 51: I/O static characteristics.</td></tr></table>

Table 128. Document revision history   

<table><tr><td rowspan=1 colspan=1>Date</td><td rowspan=1 colspan=1>Revision</td><td rowspan=1 colspan=1>Changes</td></tr><tr><td rowspan=1 colspan=1>07-Dec-2021</td><td rowspan=1 colspan=1>3 (continued)</td><td rowspan=1 colspan=1>Table 55: Output timing characteristics (HSLV ON): updated load capacitancecondition for ty/tf and speed = 10.Updated Figure 31: OCTOSPI SDR read/write timing diagram, Figure 32:OCTOSPI DTR mode timing diagram, Figure 33: OCTOSPI Hyperbus clocktiming diagram, Figure 34: OCTOSPI Hyperbus read timing diagram andFigure 35: OCTOSPI Hyperbus write timing diagram.Updated sampling rate for slow channels in Table 80: 16-bit ADCcharacteristics.Updated Figure 36: ADC accuracy characteristics and Figure 37: Typicalconnection diagram when using the ADC with FT/TT pins featuring analogswitch function as well as notes below figure.Updated T_ max value in Table 89: Temperature sensor characteristics.Changed temperature condition to 130 °C for TS_CAL2 in Table 90:Temperature sensor calibration values.Updated Figure 38: Power supply and reference decoupling (VREF+ notconnected to VDDA).Updated Figure 45: USART timing diagram in SPI master mode and Figure 46:USART timing diagram in SPI slave mode.Updated Figure 55: SD high-speed mode, Figure 56: SD default mode andFigure 57: SDMMC DDR mode.Updated Figure 61: Ethernet MIl timing diagram.Updated Figure 64: LQFP100 - Outline(15), Table 136: LQFP176 - Mechanicaldata, and Figure 67: TFBGA100 - Footprint example.</td></tr><tr><td rowspan=1 colspan=1>16-Nov-2023</td><td rowspan=1 colspan=1>4</td><td rowspan=1 colspan=1>Updated Figure 1: STM32H723xE/G block diagram.In Table 1: STM32H723xE/G features and peripheral counts: changed thenumber of available Ethernet MIl and SAI PDM interfaces.Updated I2S communication modes in Section 3.36: Serial peripheral interface(SPI)/inter- integrated sound interfaces (I2S).Updated Section 3.36: Serial peripheral interface (SPl)/inter- integrated soundinterfaces (I2S).Updated Section 3.37: Serial audio interfaces (SAI).Added note to Chapter 6.2.Updated Io definition in Table 10: Current characteristics.Updated Vin in Table 12: General operating conditions to cover the case ofPxy_C.In Table 16: Reset and power control block characteristics:renamed power-on/power-down reset threshold VpoR/PDR intoVBOR0/POR/PDR·- updated description of Vhyst_POR_PDR- renamed Hysteresis voltage for Power-on/power-down reset (includingBOR0) into Vhyst_POR_PDRUpdated measurement conditions for Typical and maximum currentconsumption parameters.Updated Section : High-speed external clock generated from a crystal/ceramicresonator.</td></tr></table>

Table 128. Document revision history   

<table><tr><td>Date</td><td>Revision</td><td>Changes</td></tr><tr><td>16-Nov-2023</td><td>4 (continued)</td><td>Updated Table 47: EMI characteristics for fHSE = 8 MHz and fCPU = 550 MHz. Updated Section : I/O static current consumption and Section : I/O dynamic current consumption. Updated VIH and VoH in Table 51: I/O static characteristics and Table 52: Output voltage characteristics for all I/Os except PC13, PC14 and PC15, respectively, to cover the case of Pxy_C I/Os. Updated note 2 in Table 54: Output timing characteristics (HSLV OFF) and Table 55: Output timing characteristics (HSLV ON). Reorganized Section 6.3.18: FMC characteristics and updated Figure 27: NAND controller waveforms for read access and Figure 28: NAND controller waveforms for write access. Updated tTRIG in Table 82: 16-bit ADC accuracy. Changed VDAC_OUT maximum value (buffer ON) in Table 86: DAC characteristics. Updated fDFSDMCLK maximum value in Table 98: DFSDM measured timing. In Table 107: USART (SPI mode) characteristics, changed tw(SCKH) and tw(SCKL) into tw(CKH) and tw(CKL), respectively. Updated Figure 47: SPI timing diagram - slave mode and CPHA = 0, Figure 48: SPI timing diagram - slave mode and CPHA = 1 and Figure 49: SPI timing diagram - master mode. Updated Figure 52: SAI master timing waveforms and Figure 53: SAI slave timing waveforms. Section : Ethernet interface characteristics: -added constraints on Pxy_C I/Os. updated typical td(TXE) value in Table18: Dynamics characteristics: Ethernet MAC signals for MII. Added Section 7.1: Device marking, and removed device marking sections for all packages. Updated Table 127: Thermal characteristics with ΘjA, ΘjB, and Θjc values for the UFBGA144 package. Changed SPIx_SS to SPIx_NSS in: Figure 1: STM32H723xE/G block diagram. Section 3.36: Serial peripheral interface (SPl)/inter- integrated sound interfaces (I2S). Table 7: STM32H723 pin and ball descriptions.</td></tr></table>

Table 128. Document revision history   

<table><tr><td>Date</td><td>Revision</td><td>Changes</td></tr><tr><td rowspan="3">22-May-2025</td><td rowspan="3">5</td><td>In the context of I2C, replaced master and slave by controller and target, respectively. Features - Replaced Dhrystone/DMIPS by Coremark score on cover page. - Updated USART/UART/LPUART feature, modified the number of SPIs</td></tr><tr><td>Updated Figure 2: Power-up/power-down sequence and moved figure to Section 3.7.2: Power supply supervisor. Updated note 1 in Table 4: Timer feature comparison. Updated Table 1: STM32H723xE/G features and peripheral counts.</td></tr><tr><td>Section 6: Electrical characteristics: Table 9: Voltage characteristics: updated maximum input voltage on FT_xxx pins, and added note 5. Changed CoreMark values to 2778 in Table 23: Typical consumption in Run mode and corresponding performance versus code position. Updated Figure 16: Typical application with a 32.768 kHz crystal. Replaced fpCLK2 by fHCLK in Section 6.3.21: 16-bit ADC characteristics.</td></tr></table>

# IMPORTANT NOTICE  PLEASE READ CAREFULLY

acknowledgement.

the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

product or service names are the property of their respective owners.

I