// Seed: 2684909606
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    output tri1  id_2,
    output wor   id_3,
    output tri0  id_4,
    output tri1  id_5,
    input  wand  id_6
);
  id_8 :
  assert property (@(posedge 1 or id_6 == 1 or id_1) 1)
  else;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input tri id_2,
    input tri id_3,
    output wor id_4,
    input tri1 id_5,
    output tri0 id_6,
    output tri id_7,
    input tri0 id_8,
    output wire id_9,
    output tri0 id_10,
    output supply0 id_11
);
  module_0 modCall_1 (
      id_5,
      id_0,
      id_9,
      id_11,
      id_6,
      id_11,
      id_5
  );
  assign modCall_1.type_4 = 0;
endmodule
