// Seed: 1398501549
module module_0 (
    input tri id_0,
    input wor id_1,
    inout wire id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri id_5,
    input tri1 id_6,
    input supply0 id_7,
    output wor id_8,
    input wand id_9,
    output supply1 id_10,
    input tri0 id_11,
    output tri0 id_12,
    input wire id_13,
    input uwire id_14,
    output wire id_15
    , id_17
);
  assign id_17[1'b0] = 1 == id_11 ? 1 : id_0;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    output supply0 id_2,
    inout tri1 id_3,
    input supply0 id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri1 id_7,
    output tri id_8,
    input uwire id_9,
    output supply0 id_10,
    input supply0 id_11,
    output supply1 id_12,
    output supply1 id_13,
    input wor id_14
);
  assign id_1 = 1;
  module_0(
      id_6,
      id_11,
      id_3,
      id_4,
      id_9,
      id_4,
      id_7,
      id_4,
      id_1,
      id_5,
      id_1,
      id_7,
      id_10,
      id_6,
      id_4,
      id_1
  );
endmodule
