<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v</a>
defines: 
time_elapsed: 1.832s
ram usage: 40928 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpfwir5u_w/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v:2</a>: No timescale set for &#34;test&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v:15</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v:15</a>: Compile module &#34;work@main&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v:2</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v:15</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpfwir5u_w/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpfwir5u_w/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpfwir5u_w/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v</a>, line:15, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:28
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:29
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clk), line:29
           |vpiName:clk
           |vpiFullName:work@main.clk
         |vpiRhs:
         \_constant: , line:29
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:30
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_bit_select: (data), line:30
           |vpiName:data
           |vpiFullName:work@main.data
           |vpiIndex:
           \_constant: , line:30
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiRhs:
         \_constant: , line:30
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:31
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_bit_select: (data), line:31
           |vpiName:data
           |vpiFullName:work@main.data
           |vpiIndex:
           \_constant: , line:31
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiRhs:
         \_constant: , line:31
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_assignment: , line:32
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_bit_select: (data), line:32
           |vpiName:data
           |vpiFullName:work@main.data
           |vpiIndex:
           \_constant: , line:32
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
         |vpiRhs:
         \_constant: , line:32
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
       |vpiStmt:
       \_assignment: , line:33
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_bit_select: (data), line:33
           |vpiName:data
           |vpiFullName:work@main.data
           |vpiIndex:
           \_constant: , line:33
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiRhs:
         \_constant: , line:33
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
       |vpiStmt:
       \_assignment: , line:34
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (addr), line:34
           |vpiName:addr
           |vpiFullName:work@main.addr
         |vpiRhs:
         \_constant: , line:34
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_for_stmt: , line:36
         |vpiFullName:work@main
         |vpiCondition:
         \_operation: , line:36
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (idx), line:36
             |vpiName:idx
             |vpiFullName:work@main.idx
           |vpiOperand:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:36
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:36
             |vpiFullName:work@main
         |vpiForIncStmt:
         \_operation: , line:36
           |vpiOpType:24
           |vpiOperand:
           \_ref_obj: (idx), line:36
             |vpiName:idx
         |vpiStmt:
         \_begin: , line:36
           |vpiFullName:work@main
           |vpiStmt:
           \_assignment: , line:37
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (clk), line:37
               |vpiName:clk
               |vpiFullName:work@main.clk
             |vpiRhs:
             \_constant: , line:37
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiStmt:
           \_delay_control: , line:38
             |#1
             |vpiStmt:
             \_assignment: , line:38
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (addr), line:38
                 |vpiName:addr
                 |vpiFullName:work@main.addr
               |vpiRhs:
               \_part_select: , line:38, parent:idx
                 |vpiConstantSelect:1
                 |vpiParent:
                 \_ref_obj: (idx)
                 |vpiLeftRange:
                 \_constant: , line:38
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
                 |vpiRightRange:
                 \_constant: , line:38
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
           |vpiStmt:
           \_delay_control: , line:39
             |#1
             |vpiStmt:
             \_assignment: , line:39
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (clk), line:39
                 |vpiName:clk
                 |vpiFullName:work@main.clk
               |vpiRhs:
               \_constant: , line:39
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
           |vpiStmt:
           \_delay_control: , line:40
             |#1
             |vpiStmt:
             \_if_stmt: , line:40
               |vpiCondition:
               \_operation: , line:40
                 |vpiOpType:17
                 |vpiOperand:
                 \_ref_obj: (Q), line:40
                   |vpiName:Q
                   |vpiFullName:work@main.Q
                 |vpiOperand:
                 \_bit_select: (data), line:40
                   |vpiName:data
                   |vpiFullName:work@main.data
                   |vpiIndex:
                   \_ref_obj: (addr), line:40
                     |vpiName:addr
                     |vpiFullName:work@main.addr
               |vpiStmt:
               \_begin: , line:40
                 |vpiFullName:work@main
                 |vpiStmt:
                 \_sys_func_call: ($display), line:41
                   |vpiName:$display
                   |vpiArgument:
                   \_constant: , line:41
                     |vpiConstType:6
                     |vpiDecompile:&#34;FAILED -- data[%0d]==%h, Q==%h&#34;
                     |vpiSize:32
                     |STRING:&#34;FAILED -- data[%0d]==%h, Q==%h&#34;
                   |vpiArgument:
                   \_ref_obj: (addr), line:41
                     |vpiName:addr
                   |vpiArgument:
                   \_bit_select: (data), line:41
                     |vpiName:data
                     |vpiIndex:
                     \_ref_obj: (addr), line:41
                       |vpiName:addr
                   |vpiArgument:
                   \_ref_obj: (Q), line:41
                     |vpiName:Q
                 |vpiStmt:
                 \_sys_func_call: ($finish), line:42
                   |vpiName:$finish
       |vpiStmt:
       \_sys_func_call: ($display), line:46
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:46
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiNet:
   \_logic_net: (clk), line:19
     |vpiName:clk
     |vpiFullName:work@main.clk
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (addr), line:20
     |vpiName:addr
     |vpiFullName:work@main.addr
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (data), line:21
     |vpiName:data
     |vpiFullName:work@main.data
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (Q), line:23
     |vpiName:Q
     |vpiFullName:work@main.Q
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (idx), line:27
     |vpiName:idx
     |vpiFullName:work@main.idx
     |vpiNetType:48
   |vpiParamAssign:
   \_param_assign: , line:17
     |vpiRhs:
     \_constant: , line:17
       |vpiConstType:7
       |vpiDecompile:8
       |vpiSize:32
       |INT:8
     |vpiLhs:
     \_parameter: (width), line:17
       |vpiName:width
       |vpiLocalParam:1
   |vpiParameter:
   \_parameter: (width), line:17
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v</a>, line:2, parent:work@main
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_always: , line:10
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:10
       |vpiCondition:
       \_operation: , line:10
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:10
           |vpiName:clk
           |vpiFullName:work@test.clk
       |vpiStmt:
       \_assignment: , line:11
         |vpiOpType:82
         |vpiLhs:
         \_ref_obj: (Q), line:11
           |vpiName:Q
           |vpiFullName:work@test.Q
         |vpiRhs:
         \_bit_select: (data), line:11
           |vpiName:data
           |vpiFullName:work@test.data
           |vpiIndex:
           \_ref_obj: (addr), line:11
             |vpiName:addr
   |vpiPort:
   \_port: (clk), line:4
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:4
         |vpiName:clk
         |vpiFullName:work@test.clk
         |vpiNetType:1
   |vpiPort:
   \_port: (addr), line:5
     |vpiName:addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (addr), line:5
         |vpiName:addr
         |vpiFullName:work@test.addr
         |vpiNetType:1
   |vpiPort:
   \_port: (data), line:6
     |vpiName:data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:6
         |vpiName:data
         |vpiFullName:work@test.data
         |vpiNetType:1
   |vpiPort:
   \_port: (Q), line:7
     |vpiName:Q
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (Q), line:7
         |vpiName:Q
         |vpiFullName:work@test.Q
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (clk), line:4
   |vpiNet:
   \_logic_net: (addr), line:5
   |vpiNet:
   \_logic_net: (data), line:6
   |vpiNet:
   \_logic_net: (Q), line:7
   |vpiParamAssign:
   \_param_assign: , line:3
     |vpiRhs:
     \_constant: , line:3
       |vpiConstType:7
       |vpiDecompile:8
       |vpiSize:32
       |INT:8
     |vpiLhs:
     \_parameter: (width), line:3
       |vpiName:width
   |vpiParameter:
   \_parameter: (width), line:3
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v</a>, line:15
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiModule:
   \_module: work@test (DUT), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v</a>, line:25, parent:work@main
     |vpiDefName:work@test
     |vpiName:DUT
     |vpiFullName:work@main.DUT
     |vpiPort:
     \_port: (clk), line:4, parent:DUT
       |vpiName:clk
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (clk), line:25
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:19, parent:work@main
           |vpiName:clk
           |vpiFullName:work@main.clk
           |vpiNetType:48
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (clk), line:4, parent:DUT
           |vpiName:clk
           |vpiFullName:work@main.DUT.clk
           |vpiNetType:1
     |vpiPort:
     \_port: (addr), line:5, parent:DUT
       |vpiName:addr
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (addr), line:25
         |vpiName:addr
         |vpiActual:
         \_logic_net: (addr), line:20, parent:work@main
           |vpiName:addr
           |vpiFullName:work@main.addr
           |vpiNetType:48
           |vpiRange:
           \_range: , line:20
             |vpiLeftRange:
             \_constant: , line:20
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:20
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (addr), line:5, parent:DUT
           |vpiName:addr
           |vpiFullName:work@main.DUT.addr
           |vpiNetType:1
           |vpiRange:
           \_range: , line:5
             |vpiLeftRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiRightRange:
             \_constant: , line:5
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (data), line:6, parent:DUT
       |vpiName:data
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (data), line:25
         |vpiName:data
         |vpiActual:
         \_array_net: (data), line:21, parent:work@main
           |vpiName:data
           |vpiFullName:work@main.data
           |vpiSize:4
           |vpiNet:
           \_logic_net: , parent:data
             |vpiFullName:work@main.data
             |vpiNetType:36
             |vpiRange:
             \_range: , line:21
               |vpiLeftRange:
               \_constant: , line:21
                 |vpiConstType:7
                 |vpiDecompile:7
                 |vpiSize:32
                 |INT:7
               |vpiRightRange:
               \_constant: , line:21
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
           |vpiRange:
           \_range: , line:21
             |vpiLeftRange:
             \_constant: , line:21
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiRightRange:
             \_constant: , line:21
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (data), line:6, parent:DUT
           |vpiName:data
           |vpiFullName:work@main.DUT.data
           |vpiNetType:1
           |vpiRange:
           \_range: , line:6
             |vpiLeftRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (Q), line:7, parent:DUT
       |vpiName:Q
       |vpiDirection:2
       |vpiHighConn:
       \_ref_obj: (Q), line:25
         |vpiName:Q
         |vpiActual:
         \_logic_net: (Q), line:23, parent:work@main
           |vpiName:Q
           |vpiFullName:work@main.Q
           |vpiNetType:1
           |vpiRange:
           \_range: , line:23
             |vpiLeftRange:
             \_constant: , line:23
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:23
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (Q), line:7, parent:DUT
           |vpiName:Q
           |vpiFullName:work@main.DUT.Q
           |vpiNetType:48
           |vpiRange:
           \_range: , line:7
             |vpiLeftRange:
             \_constant: , line:7
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:7
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (clk), line:4, parent:DUT
     |vpiNet:
     \_logic_net: (addr), line:5, parent:DUT
     |vpiNet:
     \_logic_net: (data), line:6, parent:DUT
     |vpiNet:
     \_logic_net: (Q), line:7, parent:DUT
     |vpiInstance:
     \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/sv_unpacked_port.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sv_unpacked_port.v</a>, line:15
     |vpiParameter:
     \_parameter: (width), line:25
       |vpiName:width
       |INT:8
   |vpiNet:
   \_logic_net: (clk), line:19, parent:work@main
   |vpiNet:
   \_logic_net: (addr), line:20, parent:work@main
   |vpiNet:
   \_logic_net: (Q), line:23, parent:work@main
   |vpiNet:
   \_logic_net: (idx), line:27, parent:work@main
     |vpiName:idx
     |vpiFullName:work@main.idx
     |vpiNetType:48
     |vpiRange:
     \_range: , line:27
       |vpiLeftRange:
       \_constant: , line:27
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:27
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiArrayNet:
   \_array_net: (data), line:21, parent:work@main
   |vpiParameter:
   \_parameter: (width), line:17
     |vpiName:width
     |INT:8
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \DUT of type 32
Object: \clk of type 44
Object: \addr of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \Q of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \width of type 41
Object: \clk of type 36
Object: \addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \Q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \width of type 41
Object: \clk of type 36
Object: \addr of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \Q of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \idx of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \data of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_main of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \clk of type 608
Object:  of type 7
Object:  of type 3
Object: \data of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 3
Object: \data of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 3
Object: \data of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 3
Object: \data of type 106
Object:  of type 7
Object:  of type 7
Object:  of type 3
Object: \addr of type 608
Object:  of type 7
Object:  of type 15
Object:  of type 2
Object:  of type 3007
Object:  of type 7
Object:  of type 39
Object: \idx of type 608
Object:  of type 7
Object:  of type 39
Object: \idx of type 608
Object:  of type 4
Object:  of type 3
Object: \clk of type 608
Object:  of type 7
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>