Aaronson, S. and Gottesman, D. 2004. Improved simulation of stabilizer circuits. Phys. Rev. A 70.
Altepeter, J., Jeffrey, E., and Kwiat, P. 2005. Photonic state tomography. Adv. At. Mol. Opt. Phys. 52. 105--159.
Arabzadeh, M. and Saeedi, M. 2011. RCviewer&plus;, A viewer/analyzer for reversible and quantum circuits, version 1.88. http://ceit.aut.ac.ir/QDA/RCV.htm.
Mona Arabzadeh , Mehdi Saeedi , Morteza Saheb Zamani, Rule-based optimization of reversible circuits, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Asano, M. and Ishii, C. 2005. New structural quantum circuit simulating a toffoli gate. arXiv:quant-ph/0512016.
Dave Bacon , Wim van Dam, Recent progress in quantum algorithms, Communications of the ACM, v.53 n.2, February 2010[doi>10.1145/1646353.1646375]
Barenco, A., Bennett, C., Cleve, R., Divincenzo, D., Margolus, N., Shor, P., Sleator, T., Smolin, J., and Weinfurter, H. 1995. Elementary gates for quantum computation. Phys. Rev. A 52, 3457--3467.
Beckman, D., Chari, A. N., Devabhaktuni, S., and Preskill, J. 1996. Efficient networks for quantum factoring. Phys. Rev. A 54, 2, 1034--1063.
Bennett, C. H. 1973. Logical reversibility of computation. IBM J. Res. Dev. 17, 6, 525--532.
Bergholm, V., Vartiainen, J. J., Möttönen, M., and Salomaa, M. M. 2005. Quantum circuits with uniformly controlled one-qubit gates. Phys. Rev. A 71.
Bollig, B., Löbbing, M., Sauerhoff, M., and Wegener, I. 1999. On the complexity of the hidden weighted bit function for various bdd models. Informatique Theorique et Appl. 33, 2, 103--116.
Bryant, R. 1986. Graph-Based algorithms for boolean function manipulation. IEEE Trans. Comput. 35, 8, 677--691.
Bushnell, M. and Agrawal, V. 2000. Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits. Kluwer.
Donny Cheung, Improved bounds for the approximate QFT, Proceedings of the winter international synposium on Information and communication technologies, January 05-08, 2004, Cancun, Mexico
Dmitri Maslov , Jimson Mathew , Donny Cheung , Dhiraj K. Pradhan, An O(m2)-depth quantum algorithm for the elliptic curve discrete logarithm problem over GF(2m)a, Quantum Information & Computation, v.9 n.7, p.610-621, July 2009
Cheung, D., Maslov, D., and Severini., S. 2007. Translation techniques between quantum circuit architectures. In Proceedings of the Workshop on Quantum Information.
Childs, A. M. and Van Dam, W. 2010. Quantum algorithms for algebraic problems. Rev. Mod. Phys. 82, 1, 1--52.
Choi, B. and Van Meter, R. 2008. Effects of interaction distance on quantum addition circuits. quant-ph/0809.4317.
Cuccaro, S. A., Draper, T. G., Kutin, S. A., and Moulton, D. P. 2005. A new quantum ripple-carry addition circuit. In Proceedings of the Workshop on Quantum Information.
William Dally , Brian Towles, Principles and Practices of Interconnection Networks, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2003
Alexis De Vos, Reversible Computer Hardware, Electronic Notes in Theoretical Computer Science (ENTCS), v.253 n.6, p.17-22, March, 2010[doi>10.1016/j.entcs.2010.02.003]
De Vos, A. 2010b. Reversible Computing. Wiley-VCH.
De Vos, A., Raa, B., and Storme, L. 2002. Generating the group of reversible logic gates. J. Phys. A 35, 33, 7063.
Bart Desoete , Alexis De Vos, A reversible carry-look-ahead adder using control gates, Integration, the VLSI Journal, v.33 n.1, p.89-104, December 2002[doi>10.1016/S0167-9260(02)00051-2]
Vassil S. Dimitrov , Kimmo U. Jarvinen , Jithra Adikari, Area-Efficient Multipliers Based on Multiple-Radix Representations, IEEE Transactions on Computers, v.60 n.2, p.189-201, February 2011[doi>10.1109/TC.2010.200]
James Donald , Niraj K. Jha, Reversible logic synthesis with Fredkin and Peres gates, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.4 n.1, p.1-19, March 2008[doi>10.1145/1330521.1330523]
Doucçot, B., Ioffe, L. B., and Vidal, J. 2004. Discrete non-abelian gauge theories in josephson-junction arrays and quantum computation. Phys. Rev. B 69, 21.
Sebastian Egner , Markus Püschel , Thomas Beth, Decomposing a permutation into a conjugated tensor product, Proceedings of the 1997 international symposium on Symbolic and algebraic computation, p.101-108, July 21-23, 1997, Kihei, Maui, Hawaii, USA[doi>10.1145/258726.258761]
Fazel, K., Thornton, M., and Rice, J. 2007. ESOP-Based toffoli gate cascade generation. In Proceedings of the IEEE Pacific Rim Conference on Communications. 206--209.
Fei, X., Jiang-Feng, D., Ming-Jun, S., Xian-Yi, Z., Rong-Dian, H., and Ji-Hui, W. 2002. Realization of the fredkin gate by three transition pulses in a nuclear magnetic resonance quantum information processor. Chinese Phys. Lett. 19, 8, 1048.
Feynman, R. 1986. Quantum mechanical computers. Found. Phys. 16, 6, 507--531.
A. G. Fowler , S. J. Devitt , L. C. L. Hollenberg, Implementation of Shor's algorithm on a linear nearest neighbour qubit array, Quantum Information & Computation, v.4 n.4, p.237-251, July 2004
Fowler, A. G., Hill, C. D., and Hollenberg, L. C. L. 2004b. Quantum error correction on linear nearest neighbor qubit arrays. Phys. Rev. A 69, 4.
Fredkin, E. F. and Toffoli, T. 1982. Conservative logic. Int. J. Theor. Phys. 21, 3/4, 219--253.
Gao, W.-B., Xu, P., Yao, X.-C., Gühne, O., Cabello, A., Lu, C.-Y., Peng, C.-Z., Chen, Z.-B., and Pan, J.-W. 2010. Experimental realization of a controlled-not gate with four-photon six-qubit cluster states. Phys. Rev. Lett. 104, 2.
Robert Glück , Masahiko Kawabe, A Method for Automatic Program Inversion Based on LR(0) Parsing, Fundamenta Informaticae, v.66 n.4, p.367-395, December 2005
Oleg Golubitsky , Sean M. Falconer , Dmitri Maslov, Synthesis of the optimal 4-bit reversible circuits, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837440]
Golubitsky, O. and Maslov, D. 2011. A study of optimal 4-bit reversible toffoli circuits and their synthesis. arXiv:1103.2686.
Grassl, M. 2003. Circuits for quantum error-correcting codes. http://iaks-www.ira.uka.de/home/grassl/QECC/index.html.
Daniel Große , Robert Wille , Gerhard W. Dueck , Rolf Drechsler, Exact multiple-control toffoli network synthesis with SAT techniques, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.5, p.703-715, May 2009[doi>10.1109/TCAD.2009.2017215]
P. Gupta , A. Agrawal , N. K. Jha, An Algorithm for Synthesis of Reversible Logic Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.11, p.2317-2330, November 2006[doi>10.1109/TCAD.2006.871622]
Gary D. Hachtel , Fabio Somenzi, Logic Synthesis and Verification Algorithms, Kluwer Academic Publishers, Norwell, MA, 2000
Häffner, H., Hänsel, W., Roos, C. F., Benhelm, J., Al Kar, D. C., Chwalla, M., Körber, T., Rapol, U. D., Riebe, M., Schmidt, P. O., Becher, C., Gühne, O., Dür, W., and Blatt, R. 2005. Scalable multiparticle entanglement of trapped ions. Nature 438, 643--646.
Yedidya Hilewitz , Ruby B. Lee, Fast Bit Gather, Bit Scatter and Bit Permutation Instructions for Commodity Microprocessors, Journal of Signal Processing Systems, v.53 n.1-2, p.145-169, November  2008[doi>10.1007/s11265-008-0212-8]
Yuichi Hirata , Masaki Nakanishi , Shigeru Yamashita , Yasuhiko Nakashima, An efficient conversion of quantum circuits to a linear nearest neighbor architecture, Quantum Information & Computation, v.11 n.1, p.142-166, January 2011
W. N.N. Hung , Xiaoyu Song , Guowu Yang , Jin Yang , M. Perkowski, Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.9, p.1652-1663, September 2006[doi>10.1109/TCAD.2005.858352]
Kazuo Iwama , Yahiko Kambayashi , Shigeru Yamashita, Transformation rules for designing CNOT-based quantum circuits, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514026]
Mark Jerrum , Alistair Sinclair , Eric Vigoda, A polynomial-time approximation algorithm for the permanent of a matrix with nonnegative entries, Journal of the ACM (JACM), v.51 n.4, p.671-697, July 2004[doi>10.1145/1008731.1008738]
Kane, B. 1998. A silicon-based nuclear spin quantum computer. Nature 393, 133--137.
Pawel Kerntopf, A new heuristic algorithm for reversible logic synthesis, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996789]
Suhwan Kim , Conrad H. Ziesler , Marios C. Papaefthymiou, Charge-Recovery Computing on Silicon, IEEE Transactions on Computers, v.54 n.6, p.651-659, June 2005[doi>10.1109/TC.2005.91]
Korf, R. 1999. Artificial intelligence search algorithms. In Algorithms Theory Computation Handbook., CRC Press.
Kutin, S., Moulton, D., and Smithline, L. 2007. Computation at a distance. Chicago J. Theor. Comput. Sci.
Kutin, S. A. 2007. Shor's algorithm on a nearest-neighbor machine. In Proceedings of the Asian Conference on Quantu Information Science.
Laforest, M., Simon, D., Boileau, J.-C., Baugh, J., Ditty, M., and Laflamme, R. 2007. Using error correction to determine the noise model. Phys. Rev. A 75, 1, 133--137.
Lagarias, J. C. and Odlyzko, A. M. 1987. Computing {pi}(x): An analytic method. J. Algor. 8, 2, 173--191.
Landauer, R. 1961. Irreversibility and heat generation in the computing process. IBM J. Res. Dev. 5, 183--191.
Lee, S., Lee, S., Kim, T., Lee, J. S., Biamonte, J., and Perkowski, M. 2006. The cost of quantum gate primitives. J. Multiple-Valued Logic Soft Comput. 12, 5--6.
Markov, I. L. and Roy, J. A. 2003. On sub-optimallity and scalability of logic synthesis tools. In Proceedings of the International Workshop on Logic Synthesis.
Igor L. Markov , Mehdi Saeedi, Constant-optimized quantum circuits for modular multiplication and exponentiation, Quantum Information & Computation, v.12 n.5-6, p.361-394, May 2012
Markov, I. L. and Saeedi, M. 2013. Faster quantum number factoring via circuit synthesis. Phys. Rev. A 87, 012310.
Maslov, D. 2007. Linear depth stabilizer and quantum fourier transformation circuits with no auxiliary qubits in finite neighbor quantum architectures. Phys. Rev. A 76.
Maslov, D. 2011. Reversible logic synthesis benchmarks page. http://www.cs.uvic.ca/~dmaslov/.
Maslov, D. and Dueck, G. 2003. Improved quantum cost forn-bit toffoli gates. Electron. Lett. 39, 25, 1790--1791.
D. Maslov , G. W. Dueck, Reversible cascades with minimal garbage, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.11, p.1497-1509, November 2006[doi>10.1109/TCAD.2004.836735]
Dmitri Maslov , Gerhard W. Dueck , D. Michael Miller, Synthesis of fredkin-toffoli reversible networks, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.6, p.765-769, June 2005[doi>10.1109/TVLSI.2005.844284]
D. Maslov , G. W. Dueck , D. M. Miller, Toffoli network synthesis with templates, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.6, p.807-817, November 2006[doi>10.1109/TCAD.2005.847911]
D. Maslov , G. W. Dueck , D. M. Miller , C. Negrevergne, Quantum Circuit Simplification and Level Compaction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.3, p.436-444, March 2008[doi>10.1109/TCAD.2007.911334]
D. Maslov , G. W. Dueck , D. M. Miller, Techniques for the synthesis of reversible Toffoli networks, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.42-es, September 2007[doi>10.1145/1278349.1278355]
D. Maslov , S. M. Falconer , M. Mosca, Quantum Circuit Placement, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.4, p.752-763, April 2008[doi>10.1109/TCAD.2008.917562]
D. Maslov , M. Saeedi, Reversible Circuit Optimization Via Leaving the Boolean Domain, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.6, p.806-816, June 2011[doi>10.1109/TCAD.2011.2105555]
John P. McGregor , Ruby B. Lee, Architectural techniques for accelerating subword permutations with repetitions, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.3, p.325-335, June 2003[doi>10.1109/TVLSI.2003.812318]
Miller, D. and Sasanian, Z. 2010. Improving the NCV realization of multiple-control Toffoli gates. In Proceedings of the International Workshop on Boolean Problems. 37--44.
D. Michael Miller , Dmitri Maslov , Gerhard W. Dueck, A transformation based algorithm for reversible logic synthesis, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775915]
D. Michael Miller , Robert Wille , Rolf Drechsler, Reducing Reversible Circuit Cost by Adding Lines, Proceedings of the 2010 40th IEEE International Symposium on Multiple-Valued Logic, p.217-222, May 26-28, 2010[doi>10.1109/ISMVL.2010.48]
Mishchenko, A. and Perkowski, M. 2002. Logic synthesis of reversible wave cascades. In Proceedings of the International Workshop on Logic Synthesis. 197--202.
Cristopher Moore , James P. Crutchfield, Quantum automata and quantum grammars, Theoretical Computer Science, v.237 n.1-2, p.275-306, April 28, 2000[doi>10.1016/S0304-3975(98)00191-1]
Kenichi Morita, Reversible computing and cellular automata—A survey, Theoretical Computer Science, v.395 n.1, p.101-131, April, 2008[doi>10.1016/j.tcs.2008.01.041]
Möttönen, M. and Vartiainen, J. J. 2006. Decompositions of general quantum gates. In Trends in Quantum Computing Research. NOVA Publishers, Chapter 7.
Negrevergne, C., Mahesh, T. S., Ryan, C. A., Ditty, M., Cyr-Racine, F., Power, W., Boulant, N., Havel, T., Cory, D. G., and Laflamme, R. 2006. Benchmarking quantum control methods on a 12-qubit system. Phys. Rev. Lett. 96, 17.
Quantum computation and quantum information, Cambridge University Press, New York, NY, 2000
Ketan N. Patel , Igor L. Markov , John P. Hayes, Optimal synthesis of linear reversible circuits, Quantum Information & Computation, v.8 n.3, p.282-294, March 2008
Peres, A. 1985. Reversible logic and quantum computers. Phys. Rev. A 32, 3266--3276.
Pérez-Delgado, C. A., Mosca, M., Cappellaro, P., and Cory, D. G. 2006. Single spin measurement using cellular automata techniques. Phys. Rev. Lett. 97, 10, 100501.
Ilia Polian , Thomas Fiehn , Bernd Becker , John P. Hayes, A Family of Logical Fault Models for Reversible Circuits, Proceedings of the 14th Asian Test Symposium on Asian Test Symposium, p.422-427, December 18-21, 2005[doi>10.1109/ATS.2005.9]
Politi, A., Matthews, J. C. F., and O'Brien, J. L. 2009. Shor's quantum factoring algorithm on a photonic chip. Sci. 325, 5945, 1221.
Aditya K. Prasad , Vivek V. Shende , Igor L. Markov , John P. Hayes , Ketan N. Patel, Data structures and algorithms for simplifying reversible circuits, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.4, p.277-293, October 2006[doi>10.1145/1216396.1216399]
Yvan Van Rentergem , Alexis De Vos , Koen De Keyser, Six Synthesis Methods for Reversible Logic, Open Systems & Information Dynamics, v.14 n.1, p.91-116, March     2007[doi>10.1007/s11080-007-9032-8]
Mehdi Saeedi , Mona Arabzadeh , Morteza Saheb Zamani , Mehdi Sedighi, Block-based quantum-logic synthesis, Quantum Information & Computation, v.11 n.3, p.262-277, March 2011
Saeedi, M., Saheb Zamani, M., and Sedighi, M. 2007a. Reversible circuit synthesis using a cycle-based approach. In Proceedings of the International Symposium on VLSI. 428--436.
Mehdi Saeedi , Morteza Saheb Zamani , Mehdi Sedighi , Zahra Sasanian, Reversible circuit synthesis using a cycle-based approach, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.6 n.4, p.1-26, December 2010[doi>10.1145/1877745.1877747]
Mehdi Saeedi , Mehdi Sedighi , Morteza Saheb Zamani, A novel synthesis algorithm for reversible circuits, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Mehdi Saeedi , Mehdi Sedighi , Morteza Saheb Zamani, A library-based synthesis methodology for reversible logic, Microelectronics Journal, v.41 n.4, p.185-194, April, 2010[doi>10.1016/j.mejo.2010.02.002]
Mehdi Saeedi , Robert Wille , Rolf Drechsler, Synthesis of quantum circuits for linear nearest neighbor architectures, Quantum Information Processing, v.10 n.3, p.355-377, June      2011[doi>10.1007/s11128-010-0201-2]
V. V. Shende , S. S. Bullock , I. L. Markov, Synthesis of quantum-logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.6, p.1000-1010, June 2006[doi>10.1109/TCAD.2005.855930]
Vivek V. Shende , Igor L. Markov, On the CNOT-cost of TOFFOLI gates, Quantum Information & Computation, v.9 n.5, p.461-486, May 2009
Shende, V. V., Markov, I. L., and Bullock, S. S. 2004. Minimal universal two-qubit quantum circuits. Phys. Rev. A 69, 062321.
V. V. Shende , A. K. Prasad , I. L. Markov , J. P. Hayes, Synthesis of reversible logic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.6, p.710-722, November 2006[doi>10.1109/TCAD.2003.811448]
Shi, Y.-Y., Duan, L.-M., and Vidal, G. 2006. Classical simulation of quantum many-body systems with a tree tensor network. Phys. Rev. A 74, 2.
Zhijie Shi , Ruby B. Lee, Bit Permutation Instructions for Accelerating Software Cryptography, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and Processors, p.138, July 10-12, 2000
Skinner, A. J., Davenport, M. E., and Kane, B. E. 2003. Hydrogenic spin quantum computing in silicon: A digital approach. Phys. Rev. Lett. 90, 8, 087901.
Skoneczny, M., Van Rentergem, Y., and De Vos, A. 2008. Reversible fourier transform chip. Mixed Des. Integr. Circ. Syst., 281--286.
Soeken, M., Frehse, S., Wille, R., and Drechsler, R. 2010a. RevKit: A toolkit for reversible circuit design. In Proceedings of the Workshop on Reversible Computation. http://www.revkit.org.
Soeken, M., Wille, R., Dueck, G. W., and Drechsler, R. 2010b. Window optimization of reversible and quantum circuits. Des. Diagnost. Elec. Circ. Syst., 341--345.
Storme, L., Vos, A. D., and Jacobs, G. 1999. Group theoretical aspects of reversible logic gates. J. Universal Comput. Sci. 5, 5, 307--321.
Krysta M. Svore , Alfred V. Aho , Andrew W. Cross , Isaac Chuang , Igor L. Markov, A Layered Software Architecture for Quantum Computing Design Tools, Computer, v.39 n.1, p.74-83, January 2006[doi>10.1109/MC.2006.4]
Yasuhiro Takahashi , Noboru Kunihiro, A fast quantum circuit for addition with few qubits, Quantum Information & Computation, v.8 n.6, p.636-649, July 2008
Yasuhiro Takahashi , Noboru Kunihiro , Kazuo Ohta, The quantum fourier transform on a linear nearest neighbor architecture, Quantum Information & Computation, v.7 n.4, p.383-391, May 2007
Yasuhiro Takahashi , Seiichiro Tani , Noboru Kunihiro, Quantum addition circuits and unbounded fan-out, Quantum Information & Computation, v.10 n.9, p.872-890, September 2010
Toffoli, T. 1980. Reversible computing. Tech. memo MIT/LCS/TM-151, MIT Lab.
Van Meter, R. and Itoh, K. M. 2005. Fast quantum modular exponentiation. Phys. Rev. A 71, 5.
Rodney Van Meter , Mark Oskin, Architectural implications of quantum computing technologies, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.1, p.31-63, January 2006[doi>10.1145/1126257.1126259]
George F. Viamontes , Igor L. Markov , John P. Hayes, Quantum Circuit Simulation, Springer Publishing Company, Incorporated, 2009
George F. Viamontes , Igor L. Markov , John P. Hayes, Checking equivalence of quantum circuits and states, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Visan, A. M., Polyakov, A., Solanki, P. S., Arya, K., Denniston, T., and Cooperman, G. 2009. Temporal debugging using URDB. CoRR abs/0910.5046.
Von Neumann, J. 1966. Theory of Self-Reproducing Automata. University of Illinois Press.
Robert Wille , Rolf Drechsler, BDD-based synthesis of reversible logic for large functions, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629984]
Wille, R. and Drechsler, R. 2010. Towards a Design Flow for Reversible Logic. Springer.
Robert Wille , Daniel Groβe , D. Michael Miller , Rolf Drechsler, Equivalence Checking of Reversible Circuits, Proceedings of the 2009 39th International Symposium on Multiple-Valued Logic, p.324-330, May 21-23, 2009[doi>10.1109/ISMVL.2009.19]
Robert Wille , Daniel Groβe , Lisa Teuber , Gerhard W. Dueck , Rolf Drechsler, RevLib: An Online Resource for Reversible Functions and Reversible Circuits, Proceedings of the 38th International Symposium on Multiple Valued Logic, p.220-225, May 22-24, 2008[doi>10.1109/ISMVL.2008.43]
Robert Wille , Hoang M. Le , Gerhard W. Dueck , Daniel Große, Quantified synthesis of reversible logic, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403620]
Wille, R., Offermann, S., and Drechsler, R. 2010a. SyReC: A programming language for synthesis of reversible circuits. In Proceedings of the Forum on Specification and Design Languages.
Robert Wille , Mathias Soeken , Rolf Drechsler, Reducing the number of lines in reversible circuits, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837439]
Shigeru Yamashita , Igor L. Markov, Fast equivalence-checking for quantum circuits, Quantum Information & Computation, v.10 n.9, p.721-734, September 2010
Guowu Yang , Xiaoyu Song , William N. N. Hung , Fei Xie , Marek A. Perkowski, Group theory based synthesis of binary reversible circuits, Proceedings of the Third international conference on Theory and Applications of Models of Computation, May 15-20, 2006, Beijing, China[doi>10.1007/11750321_35]
Guowu Yang , Xiaoyu Song , William N. N. Hung , Marek A. Perkowski, Bi-Directional Synthesis of 4-Bit Reversible Circuits, The Computer Journal, v.51 n.2, p.207-215, March 2008[doi>10.1093/comjnl/bxm042]
Tetsuo Yokoyama , Holger Bock Axelsen , Robert Glück, Principles of a reversible programming language, Proceedings of the 5th conference on Computing frontiers, May 05-07, 2008, Ischia, Italy[doi>10.1145/1366230.1366239]
Zhang, J., Vala, J., Sastry, S., and Whaley, K. B. 2003. Geometric theory of nonlocal two-qubit operations. Phys. Rev. A 67, 4, 042313. AC.
