Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Aug 10 10:44:26 2025
| Host         : ASTROFRANK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_lab8_timing_summary_routed.rpt -pb top_lab8_timing_summary_routed.pb -rpx top_lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab8
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    120         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (120)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (272)
5. checking no_input_delay (10)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (120)
--------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: u_div/clk_1k_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: u_div/clk_pwm_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (272)
--------------------------------------------------
 There are 272 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.758        0.000                      0                   30        0.321        0.000                      0                   30        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.758        0.000                      0                   30        0.321        0.000                      0                   30        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 u_div/c1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.766ns (23.958%)  route 2.431ns (76.042%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.632     5.235    u_div/CLK
    SLICE_X50Y94         FDCE                                         r  u_div/c1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  u_div/c1_reg[4]/Q
                         net (fo=2, routed)           0.973     6.725    u_div/c1[4]
    SLICE_X48Y95         LUT4 (Prop_lut4_I1_O)        0.124     6.849 r  u_div/c1[15]_i_2/O
                         net (fo=16, routed)          1.458     8.308    u_div/c1[15]_i_2_n_0
    SLICE_X48Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.432 r  u_div/c1[1]_i_1/O
                         net (fo=1, routed)           0.000     8.432    u_div/c1_0[1]
    SLICE_X48Y94         FDCE                                         r  u_div/c1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.936    u_div/CLK
    SLICE_X48Y94         FDCE                                         r  u_div/c1_reg[1]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y94         FDCE (Setup_fdce_C_D)        0.031    15.190    u_div/c1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -8.432    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 u_div/c1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 1.901ns (59.717%)  route 1.282ns (40.283%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.634     5.237    u_div/CLK
    SLICE_X48Y94         FDCE                                         r  u_div/c1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  u_div/c1_reg[0]/Q
                         net (fo=3, routed)           0.638     6.331    u_div/c1[0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.911 r  u_div/c10_carry/CO[3]
                         net (fo=1, routed)           0.000     6.911    u_div/c10_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  u_div/c10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    u_div/c10_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  u_div/c10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.139    u_div/c10_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.473 r  u_div/c10_carry__2/O[1]
                         net (fo=1, routed)           0.644     8.117    u_div/data0[14]
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.303     8.420 r  u_div/c1[14]_i_1/O
                         net (fo=1, routed)           0.000     8.420    u_div/c1_0[14]
    SLICE_X48Y97         FDCE                                         r  u_div/c1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.514    14.937    u_div/CLK
    SLICE_X48Y97         FDCE                                         r  u_div/c1_reg[14]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y97         FDCE (Setup_fdce_C_D)        0.031    15.208    u_div/c1_reg[14]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.856ns  (required time - arrival time)
  Source:                 u_div/c2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 1.673ns (53.733%)  route 1.441ns (46.267%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.625     5.228    u_div/CLK
    SLICE_X52Y96         FDCE                                         r  u_div/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  u_div/c2_reg[0]/Q
                         net (fo=3, routed)           0.587     6.271    u_div/c2[0]
    SLICE_X52Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.851 r  u_div/c2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.851    u_div/c2_reg[4]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.185 r  u_div/c2_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.853     8.038    u_div/c2_reg[8]_i_2_n_6
    SLICE_X53Y97         LUT2 (Prop_lut2_I1_O)        0.303     8.341 r  u_div/c2[6]_i_1/O
                         net (fo=1, routed)           0.000     8.341    u_div/c2_1[6]
    SLICE_X53Y97         FDCE                                         r  u_div/c2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505    14.928    u_div/CLK
    SLICE_X53Y97         FDCE                                         r  u_div/c2_reg[6]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDCE (Setup_fdce_C_D)        0.029    15.197    u_div/c2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  6.856    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 u_div/c1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 1.805ns (58.417%)  route 1.285ns (41.583%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.634     5.237    u_div/CLK
    SLICE_X48Y94         FDCE                                         r  u_div/c1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  u_div/c1_reg[0]/Q
                         net (fo=3, routed)           0.638     6.331    u_div/c1[0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.911 r  u_div/c10_carry/CO[3]
                         net (fo=1, routed)           0.000     6.911    u_div/c10_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  u_div/c10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    u_div/c10_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.139 r  u_div/c10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.139    u_div/c10_carry__1_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.378 r  u_div/c10_carry__2/O[2]
                         net (fo=1, routed)           0.646     8.025    u_div/data0[15]
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.302     8.327 r  u_div/c1[15]_i_1/O
                         net (fo=1, routed)           0.000     8.327    u_div/c1_0[15]
    SLICE_X48Y97         FDCE                                         r  u_div/c1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.514    14.937    u_div/CLK
    SLICE_X48Y97         FDCE                                         r  u_div/c1_reg[15]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y97         FDCE (Setup_fdce_C_D)        0.031    15.208    u_div/c1_reg[15]
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                          -8.327    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.902ns  (required time - arrival time)
  Source:                 u_div/c1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.067ns  (logic 1.769ns (57.685%)  route 1.298ns (42.315%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.634     5.237    u_div/CLK
    SLICE_X48Y94         FDCE                                         r  u_div/c1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.456     5.693 r  u_div/c1_reg[0]/Q
                         net (fo=3, routed)           0.638     6.331    u_div/c1[0]
    SLICE_X49Y94         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.911 r  u_div/c10_carry/CO[3]
                         net (fo=1, routed)           0.000     6.911    u_div/c10_carry_n_0
    SLICE_X49Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.025 r  u_div/c10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.025    u_div/c10_carry__0_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.338 r  u_div/c10_carry__1/O[3]
                         net (fo=1, routed)           0.659     7.997    u_div/data0[12]
    SLICE_X48Y96         LUT5 (Prop_lut5_I4_O)        0.306     8.303 r  u_div/c1[12]_i_1/O
                         net (fo=1, routed)           0.000     8.303    u_div/c1_0[12]
    SLICE_X48Y96         FDCE                                         r  u_div/c1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.936    u_div/CLK
    SLICE_X48Y96         FDCE                                         r  u_div/c1_reg[12]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X48Y96         FDCE (Setup_fdce_C_D)        0.029    15.205    u_div/c1_reg[12]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  6.902    

Slack (MET) :             6.937ns  (required time - arrival time)
  Source:                 u_div/c1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.766ns (25.373%)  route 2.253ns (74.627%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.632     5.235    u_div/CLK
    SLICE_X50Y96         FDCE                                         r  u_div/c1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  u_div/c1_reg[11]/Q
                         net (fo=2, routed)           1.022     6.775    u_div/c1[11]
    SLICE_X48Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.899 r  u_div/c1[15]_i_5/O
                         net (fo=16, routed)          1.231     8.130    u_div/c1[15]_i_5_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I3_O)        0.124     8.254 r  u_div/c1[8]_i_1/O
                         net (fo=1, routed)           0.000     8.254    u_div/c1_0[8]
    SLICE_X48Y95         FDCE                                         r  u_div/c1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.936    u_div/CLK
    SLICE_X48Y95         FDCE                                         r  u_div/c1_reg[8]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.031    15.190    u_div/c1_reg[8]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                  6.937    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 u_div/c1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.766ns (25.465%)  route 2.242ns (74.535%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.632     5.235    u_div/CLK
    SLICE_X50Y96         FDCE                                         r  u_div/c1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  u_div/c1_reg[11]/Q
                         net (fo=2, routed)           1.022     6.775    u_div/c1[11]
    SLICE_X48Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.899 r  u_div/c1[15]_i_5/O
                         net (fo=16, routed)          1.220     8.119    u_div/c1[15]_i_5_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I3_O)        0.124     8.243 r  u_div/c1[7]_i_1/O
                         net (fo=1, routed)           0.000     8.243    u_div/c1_0[7]
    SLICE_X48Y95         FDCE                                         r  u_div/c1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.936    u_div/CLK
    SLICE_X48Y95         FDCE                                         r  u_div/c1_reg[7]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.031    15.190    u_div/c1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                          -8.243    
  -------------------------------------------------------------------
                         slack                                  6.948    

Slack (MET) :             6.948ns  (required time - arrival time)
  Source:                 u_div/c1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.005ns  (logic 0.766ns (25.488%)  route 2.239ns (74.512%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.632     5.235    u_div/CLK
    SLICE_X50Y96         FDCE                                         r  u_div/c1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  u_div/c1_reg[11]/Q
                         net (fo=2, routed)           1.022     6.775    u_div/c1[11]
    SLICE_X48Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.899 r  u_div/c1[15]_i_5/O
                         net (fo=16, routed)          1.217     8.116    u_div/c1[15]_i_5_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I3_O)        0.124     8.240 r  u_div/c1[6]_i_1/O
                         net (fo=1, routed)           0.000     8.240    u_div/c1_0[6]
    SLICE_X48Y95         FDCE                                         r  u_div/c1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513    14.936    u_div/CLK
    SLICE_X48Y95         FDCE                                         r  u_div/c1_reg[6]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X48Y95         FDCE (Setup_fdce_C_D)        0.029    15.188    u_div/c1_reg[6]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.948    

Slack (MET) :             6.992ns  (required time - arrival time)
  Source:                 u_div/c1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.766ns (25.116%)  route 2.284ns (74.884%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.632     5.235    u_div/CLK
    SLICE_X50Y94         FDCE                                         r  u_div/c1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y94         FDCE (Prop_fdce_C_Q)         0.518     5.753 r  u_div/c1_reg[4]/Q
                         net (fo=2, routed)           0.973     6.725    u_div/c1[4]
    SLICE_X48Y95         LUT4 (Prop_lut4_I1_O)        0.124     6.849 r  u_div/c1[15]_i_2/O
                         net (fo=16, routed)          1.311     8.161    u_div/c1[15]_i_2_n_0
    SLICE_X50Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.285 r  u_div/c1[4]_i_1/O
                         net (fo=1, routed)           0.000     8.285    u_div/c1_0[4]
    SLICE_X50Y94         FDCE                                         r  u_div/c1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.511    14.934    u_div/CLK
    SLICE_X50Y94         FDCE                                         r  u_div/c1_reg[4]/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X50Y94         FDCE (Setup_fdce_C_D)        0.077    15.276    u_div/c1_reg[4]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                  6.992    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 u_div/c2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c2_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.697ns (56.325%)  route 1.316ns (43.675%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.625     5.228    u_div/CLK
    SLICE_X52Y96         FDCE                                         r  u_div/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  u_div/c2_reg[0]/Q
                         net (fo=3, routed)           0.587     6.271    u_div/c2[0]
    SLICE_X52Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.851 r  u_div/c2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.851    u_div/c2_reg[4]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.965 r  u_div/c2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.965    u_div/c2_reg[8]_i_2_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.187 r  u_div/c2_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.729     7.916    u_div/c2_reg[11]_i_3_n_7
    SLICE_X53Y97         LUT2 (Prop_lut2_I1_O)        0.325     8.241 r  u_div/c2[9]_i_1/O
                         net (fo=1, routed)           0.000     8.241    u_div/c2_1[9]
    SLICE_X53Y97         FDCE                                         r  u_div/c2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505    14.928    u_div/CLK
    SLICE_X53Y97         FDCE                                         r  u_div/c2_reg[9]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X53Y97         FDCE (Setup_fdce_C_D)        0.075    15.243    u_div/c2_reg[9]
  -------------------------------------------------------------------
                         required time                         15.243    
                         arrival time                          -8.241    
  -------------------------------------------------------------------
                         slack                                  7.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_div/clk_1k_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/clk_1k_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.484    u_div/CLK
    SLICE_X50Y96         FDCE                                         r  u_div/clk_1k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  u_div/clk_1k_reg/Q
                         net (fo=2, routed)           0.233     1.882    u_div/clk_1k
    SLICE_X50Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.927 r  u_div/clk_1k_i_1/O
                         net (fo=1, routed)           0.000     1.927    u_div/clk_1k_i_1_n_0
    SLICE_X50Y96         FDCE                                         r  u_div/clk_1k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.835     2.000    u_div/CLK
    SLICE_X50Y96         FDCE                                         r  u_div/clk_1k_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.121     1.605    u_div/clk_1k_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 u_div/clk_pwm_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/clk_pwm_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.226ns (48.558%)  route 0.239ns (51.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.483    u_div/CLK
    SLICE_X53Y96         FDCE                                         r  u_div/clk_pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDCE (Prop_fdce_C_Q)         0.128     1.611 r  u_div/clk_pwm_reg/Q
                         net (fo=2, routed)           0.239     1.851    u_div/clk
    SLICE_X53Y96         LUT2 (Prop_lut2_I1_O)        0.098     1.949 r  u_div/clk_pwm_i_1/O
                         net (fo=1, routed)           0.000     1.949    u_div/clk_pwm_i_1_n_0
    SLICE_X53Y96         FDCE                                         r  u_div/clk_pwm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.999    u_div/CLK
    SLICE_X53Y96         FDCE                                         r  u_div/clk_pwm_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDCE (Hold_fdce_C_D)         0.107     1.590    u_div/clk_pwm_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 u_div/c1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.189ns (40.541%)  route 0.277ns (59.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.566     1.485    u_div/CLK
    SLICE_X48Y94         FDCE                                         r  u_div/c1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  u_div/c1_reg[0]/Q
                         net (fo=3, routed)           0.277     1.904    u_div/c1[0]
    SLICE_X48Y94         LUT1 (Prop_lut1_I0_O)        0.048     1.952 r  u_div/c1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.952    u_div/c1_0[0]
    SLICE_X48Y94         FDCE                                         r  u_div/c1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.837     2.002    u_div/CLK
    SLICE_X48Y94         FDCE                                         r  u_div/c1_reg[0]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y94         FDCE (Hold_fdce_C_D)         0.105     1.590    u_div/c1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 u_div/c1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.231ns (45.271%)  route 0.279ns (54.729%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.567     1.486    u_div/CLK
    SLICE_X48Y97         FDCE                                         r  u_div/c1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  u_div/c1_reg[13]/Q
                         net (fo=2, routed)           0.135     1.762    u_div/c1[13]
    SLICE_X48Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.807 r  u_div/c1[15]_i_4/O
                         net (fo=16, routed)          0.144     1.952    u_div/c1[15]_i_4_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I2_O)        0.045     1.997 r  u_div/c1[15]_i_1/O
                         net (fo=1, routed)           0.000     1.997    u_div/c1_0[15]
    SLICE_X48Y97         FDCE                                         r  u_div/c1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.838     2.003    u_div/CLK
    SLICE_X48Y97         FDCE                                         r  u_div/c1_reg[15]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X48Y97         FDCE (Hold_fdce_C_D)         0.092     1.578    u_div/c1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 u_div/c2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.871%)  route 0.305ns (62.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.483    u_div/CLK
    SLICE_X52Y96         FDCE                                         r  u_div/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  u_div/c2_reg[0]/Q
                         net (fo=3, routed)           0.148     1.772    u_div/c2[0]
    SLICE_X53Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  u_div/c2[0]_i_1/O
                         net (fo=1, routed)           0.157     1.974    u_div/c2_1[0]
    SLICE_X52Y96         FDCE                                         r  u_div/c2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.999    u_div/CLK
    SLICE_X52Y96         FDCE                                         r  u_div/c2_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.061     1.544    u_div/c2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 u_div/c1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.254ns (42.865%)  route 0.339ns (57.135%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.484    u_div/CLK
    SLICE_X50Y95         FDCE                                         r  u_div/c1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  u_div/c1_reg[5]/Q
                         net (fo=2, routed)           0.166     1.815    u_div/c1[5]
    SLICE_X48Y95         LUT4 (Prop_lut4_I0_O)        0.045     1.860 r  u_div/c1[15]_i_2/O
                         net (fo=16, routed)          0.172     2.032    u_div/c1[15]_i_2_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.045     2.077 r  u_div/c1[9]_i_1/O
                         net (fo=1, routed)           0.000     2.077    u_div/c1_0[9]
    SLICE_X48Y96         FDCE                                         r  u_div/c1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.837     2.002    u_div/CLK
    SLICE_X48Y96         FDCE                                         r  u_div/c1_reg[9]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X48Y96         FDCE (Hold_fdce_C_D)         0.092     1.614    u_div/c1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 u_div/c1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.254ns (42.804%)  route 0.339ns (57.196%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.484    u_div/CLK
    SLICE_X50Y95         FDCE                                         r  u_div/c1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDCE (Prop_fdce_C_Q)         0.164     1.648 r  u_div/c1_reg[5]/Q
                         net (fo=2, routed)           0.166     1.815    u_div/c1[5]
    SLICE_X48Y95         LUT4 (Prop_lut4_I0_O)        0.045     1.860 r  u_div/c1[15]_i_2/O
                         net (fo=16, routed)          0.173     2.033    u_div/c1[15]_i_2_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I0_O)        0.045     2.078 r  u_div/c1[10]_i_1/O
                         net (fo=1, routed)           0.000     2.078    u_div/c1_0[10]
    SLICE_X48Y96         FDCE                                         r  u_div/c1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.837     2.002    u_div/CLK
    SLICE_X48Y96         FDCE                                         r  u_div/c1_reg[10]/C
                         clock pessimism             -0.479     1.522    
    SLICE_X48Y96         FDCE (Hold_fdce_C_D)         0.092     1.614    u_div/c1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 u_div/c1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.446ns (70.516%)  route 0.186ns (29.484%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.566     1.485    u_div/CLK
    SLICE_X48Y96         FDCE                                         r  u_div/c1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  u_div/c1_reg[10]/Q
                         net (fo=2, routed)           0.064     1.690    u_div/c1[10]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197     1.887 r  u_div/c10_carry__1/O[2]
                         net (fo=1, routed)           0.122     2.010    u_div/data0[11]
    SLICE_X50Y96         LUT5 (Prop_lut5_I4_O)        0.108     2.118 r  u_div/c1[11]_i_1/O
                         net (fo=1, routed)           0.000     2.118    u_div/c1_0[11]
    SLICE_X50Y96         FDCE                                         r  u_div/c1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.835     2.000    u_div/CLK
    SLICE_X50Y96         FDCE                                         r  u_div/c1_reg[11]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X50Y96         FDCE (Hold_fdce_C_D)         0.120     1.640    u_div/c1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 u_div/c1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.566     1.485    u_div/CLK
    SLICE_X48Y95         FDCE                                         r  u_div/c1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  u_div/c1_reg[7]/Q
                         net (fo=2, routed)           0.062     1.688    u_div/c1[7]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  u_div/c10_carry__0/O[2]
                         net (fo=1, routed)           0.161     1.960    u_div/data0[7]
    SLICE_X48Y95         LUT5 (Prop_lut5_I4_O)        0.108     2.068 r  u_div/c1[7]_i_1/O
                         net (fo=1, routed)           0.000     2.068    u_div/c1_0[7]
    SLICE_X48Y95         FDCE                                         r  u_div/c1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.837     2.002    u_div/CLK
    SLICE_X48Y95         FDCE                                         r  u_div/c1_reg[7]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y95         FDCE (Hold_fdce_C_D)         0.092     1.577    u_div/c1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 u_div/c1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_div/c1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.358ns (61.068%)  route 0.228ns (38.932%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.566     1.485    u_div/CLK
    SLICE_X48Y94         FDCE                                         r  u_div/c1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  u_div/c1_reg[2]/Q
                         net (fo=2, routed)           0.064     1.690    u_div/c1[2]
    SLICE_X49Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.800 r  u_div/c10_carry/O[1]
                         net (fo=1, routed)           0.164     1.965    u_div/data0[2]
    SLICE_X48Y94         LUT5 (Prop_lut5_I4_O)        0.107     2.072 r  u_div/c1[2]_i_1/O
                         net (fo=1, routed)           0.000     2.072    u_div/c1_0[2]
    SLICE_X48Y94         FDCE                                         r  u_div/c1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.837     2.002    u_div/CLK
    SLICE_X48Y94         FDCE                                         r  u_div/c1_reg[2]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y94         FDCE (Hold_fdce_C_D)         0.092     1.577    u_div/c1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.494    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    u_div/c1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    u_div/c1_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y96    u_div/c1_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    u_div/c1_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    u_div/c1_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    u_div/c1_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    u_div/c1_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    u_div/c1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    u_div/c1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    u_div/c1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    u_div/c1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    u_div/c1_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    u_div/c1_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    u_div/c1_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    u_div/c1_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    u_div/c1_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    u_div/c1_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    u_div/c1_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    u_div/c1_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    u_div/c1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    u_div/c1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    u_div/c1_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    u_div/c1_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    u_div/c1_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y96    u_div/c1_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    u_div/c1_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    u_div/c1_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    u_div/c1_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    u_div/c1_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           282 Endpoints
Min Delay           282 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm/slot_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.008ns  (logic 4.363ns (54.475%)  route 3.646ns (45.525%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  u_fsm/slot_reg[1]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_fsm/slot_reg[1]/Q
                         net (fo=9, routed)           0.833     1.289    u_fsm/slot[1]
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.152     1.441 r  u_fsm/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.813     4.254    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.755     8.008 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.008    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm/pwm_b_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RGB2_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.550ns  (logic 4.114ns (54.494%)  route 3.436ns (45.506%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE                         0.000     0.000 r  u_pwm/pwm_b_reg/C
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_pwm/pwm_b_reg/Q
                         net (fo=1, routed)           0.805     1.261    u_pwm/pwm_b
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.124     1.385 r  u_pwm/RGB1_B_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.630     4.016    RGB2_B_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.534     7.550 r  RGB2_B_OBUF_inst/O
                         net (fo=0)                   0.000     7.550    RGB2_B
    G14                                                               r  RGB2_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/slot_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.364ns  (logic 4.100ns (55.682%)  route 3.263ns (44.318%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  u_fsm/slot_reg[1]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_fsm/slot_reg[1]/Q
                         net (fo=9, routed)           0.833     1.289    u_fsm/slot[1]
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.124     1.413 r  u_fsm/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.431     3.843    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     7.364 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.364    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/slot_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.208ns  (logic 4.115ns (57.096%)  route 3.092ns (42.904%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  u_fsm/slot_reg[1]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_fsm/slot_reg[1]/Q
                         net (fo=9, routed)           0.832     1.288    u_fsm/slot[1]
    SLICE_X1Y83          LUT2 (Prop_lut2_I1_O)        0.124     1.412 r  u_fsm/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.261     3.672    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     7.208 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.208    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm/pwm_g_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RGB2_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.033ns  (logic 4.183ns (59.480%)  route 2.850ns (40.520%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE                         0.000     0.000 r  u_pwm/pwm_g_reg/C
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_pwm/pwm_g_reg/Q
                         net (fo=1, routed)           0.578     1.096    u_pwm/pwm_g
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.124     1.220 r  u_pwm/RGB1_G_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.271     3.492    RGB2_G_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.541     7.033 r  RGB2_G_OBUF_inst/O
                         net (fo=0)                   0.000     7.033    RGB2_G
    R11                                                               r  RGB2_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/slot_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.865ns  (logic 4.367ns (63.610%)  route 2.498ns (36.390%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  u_fsm/slot_reg[1]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_fsm/slot_reg[1]/Q
                         net (fo=9, routed)           0.832     1.288    u_fsm/slot[1]
    SLICE_X1Y83          LUT2 (Prop_lut2_I0_O)        0.152     1.440 r  u_fsm/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.666     3.106    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.759     6.865 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.865    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm/pwm_b_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RGB1_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.834ns  (logic 4.147ns (60.691%)  route 2.686ns (39.309%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDCE                         0.000     0.000 r  u_pwm/pwm_b_reg/C
    SLICE_X3Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_pwm/pwm_b_reg/Q
                         net (fo=1, routed)           0.805     1.261    u_pwm/pwm_b
    SLICE_X2Y84          LUT1 (Prop_lut1_I0_O)        0.124     1.385 r  u_pwm/RGB1_B_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.881     3.266    RGB2_B_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.567     6.834 r  RGB1_B_OBUF_inst/O
                         net (fo=0)                   0.000     6.834    RGB1_B
    R12                                                               r  RGB1_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm/pwm_r_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RGB2_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.740ns  (logic 4.104ns (60.889%)  route 2.636ns (39.111%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE                         0.000     0.000 r  u_pwm/pwm_r_reg/C
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_pwm/pwm_r_reg/Q
                         net (fo=1, routed)           0.809     1.265    u_pwm/pwm_r
    SLICE_X3Y79          LUT1 (Prop_lut1_I0_O)        0.124     1.389 r  u_pwm/RGB1_R_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.827     3.216    RGB2_R_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524     6.740 r  RGB2_R_OBUF_inst/O
                         net (fo=0)                   0.000     6.740    RGB2_R
    N16                                                               r  RGB2_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm/pwm_r_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RGB1_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.592ns  (logic 4.097ns (62.154%)  route 2.495ns (37.846%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE                         0.000     0.000 r  u_pwm/pwm_r_reg/C
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_pwm/pwm_r_reg/Q
                         net (fo=1, routed)           0.809     1.265    u_pwm/pwm_r
    SLICE_X3Y79          LUT1 (Prop_lut1_I0_O)        0.124     1.389 r  u_pwm/RGB1_R_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.686     3.075    RGB2_R_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.517     6.592 r  RGB1_R_OBUF_inst/O
                         net (fo=0)                   0.000     6.592    RGB1_R
    N15                                                               r  RGB1_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_pwm/pwm_g_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            RGB1_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.286ns  (logic 4.163ns (66.223%)  route 2.123ns (33.777%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDCE                         0.000     0.000 r  u_pwm/pwm_g_reg/C
    SLICE_X2Y80          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_pwm/pwm_g_reg/Q
                         net (fo=1, routed)           0.578     1.096    u_pwm/pwm_g
    SLICE_X0Y80          LUT1 (Prop_lut1_I0_O)        0.124     1.220 r  u_pwm/RGB1_G_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.545     2.765    RGB2_G_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521     6.286 r  RGB1_G_OBUF_inst/O
                         net (fo=0)                   0.000     6.286    RGB1_G
    M16                                                               r  RGB1_G (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_q1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_q2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE                         0.000     0.000 r  g_q1_reg[4]/C
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_q1_reg[4]/Q
                         net (fo=1, routed)           0.056     0.197    g_q1[4]
    SLICE_X3Y79          FDCE                                         r  g_q2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_q1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            res_q2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDCE                         0.000     0.000 r  res_q1_reg[0]/C
    SLICE_X7Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  res_q1_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    res_q1[0]
    SLICE_X7Y80          FDCE                                         r  res_q2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_b_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_q1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  reg_b_reg[2]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_b_reg[2]/Q
                         net (fo=1, routed)           0.102     0.243    reg_b[2]
    SLICE_X2Y82          FDCE                                         r  b_q1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_g_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_q1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE                         0.000     0.000 r  reg_g_reg[0]/C
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_g_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    reg_g[0]
    SLICE_X2Y79          FDCE                                         r  g_q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_g_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_q1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE                         0.000     0.000 r  reg_g_reg[1]/C
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_g_reg[1]/Q
                         net (fo=1, routed)           0.110     0.251    reg_g[1]
    SLICE_X2Y79          FDCE                                         r  g_q1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_q1_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_q2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDCE                         0.000     0.000 r  r_q1_reg[5]/C
    SLICE_X7Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r_q1_reg[5]/Q
                         net (fo=1, routed)           0.110     0.251    r_q1[5]
    SLICE_X7Y79          FDCE                                         r  r_q2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_q1_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_q2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE                         0.000     0.000 r  r_q1_reg[6]/C
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r_q1_reg[6]/Q
                         net (fo=1, routed)           0.110     0.251    r_q1[6]
    SLICE_X5Y79          FDCE                                         r  r_q2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_q1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_q2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDCE                         0.000     0.000 r  r_q1_reg[0]/C
    SLICE_X4Y78          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r_q1_reg[0]/Q
                         net (fo=1, routed)           0.114     0.255    r_q1[0]
    SLICE_X4Y78          FDCE                                         r  r_q2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_q1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_q2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDCE                         0.000     0.000 r  r_q1_reg[2]/C
    SLICE_X4Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r_q1_reg[2]/Q
                         net (fo=1, routed)           0.114     0.255    r_q1[2]
    SLICE_X4Y84          FDCE                                         r  r_q2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_r_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_q1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDCE                         0.000     0.000 r  reg_r_reg[7]/C
    SLICE_X4Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_r_reg[7]/Q
                         net (fo=1, routed)           0.114     0.255    reg_r[7]
    SLICE_X4Y84          FDCE                                         r  r_q1_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.756ns  (logic 1.477ns (25.654%)  route 4.279ns (74.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         4.279     5.756    u_div/AR[0]
    SLICE_X48Y97         FDCE                                         f  u_div/c1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.514     4.937    u_div/CLK
    SLICE_X48Y97         FDCE                                         r  u_div/c1_reg[13]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.756ns  (logic 1.477ns (25.654%)  route 4.279ns (74.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         4.279     5.756    u_div/AR[0]
    SLICE_X48Y97         FDCE                                         f  u_div/c1_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.514     4.937    u_div/CLK
    SLICE_X48Y97         FDCE                                         r  u_div/c1_reg[14]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.756ns  (logic 1.477ns (25.654%)  route 4.279ns (74.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.937ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         4.279     5.756    u_div/AR[0]
    SLICE_X48Y97         FDCE                                         f  u_div/c1_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.514     4.937    u_div/CLK
    SLICE_X48Y97         FDCE                                         r  u_div/c1_reg[15]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.477ns (26.973%)  route 3.998ns (73.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         3.998     5.474    u_div/AR[0]
    SLICE_X48Y94         FDCE                                         f  u_div/c1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513     4.936    u_div/CLK
    SLICE_X48Y94         FDCE                                         r  u_div/c1_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.477ns (26.973%)  route 3.998ns (73.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         3.998     5.474    u_div/AR[0]
    SLICE_X48Y94         FDCE                                         f  u_div/c1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513     4.936    u_div/CLK
    SLICE_X48Y94         FDCE                                         r  u_div/c1_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.477ns (26.973%)  route 3.998ns (73.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         3.998     5.474    u_div/AR[0]
    SLICE_X48Y94         FDCE                                         f  u_div/c1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513     4.936    u_div/CLK
    SLICE_X48Y94         FDCE                                         r  u_div/c1_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.477ns (26.973%)  route 3.998ns (73.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         3.998     5.474    u_div/AR[0]
    SLICE_X48Y94         FDCE                                         f  u_div/c1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513     4.936    u_div/CLK
    SLICE_X48Y94         FDCE                                         r  u_div/c1_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c2_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.286ns  (logic 1.477ns (27.934%)  route 3.809ns (72.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         3.809     5.286    u_div/AR[0]
    SLICE_X53Y98         FDCE                                         f  u_div/c2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505     4.928    u_div/CLK
    SLICE_X53Y98         FDCE                                         r  u_div/c2_reg[10]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c2_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.286ns  (logic 1.477ns (27.934%)  route 3.809ns (72.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         3.809     5.286    u_div/AR[0]
    SLICE_X53Y98         FDCE                                         f  u_div/c2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.505     4.928    u_div/CLK
    SLICE_X53Y98         FDCE                                         r  u_div/c2_reg[11]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.185ns  (logic 1.477ns (28.479%)  route 3.708ns (71.521%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         3.708     5.185    u_div/AR[0]
    SLICE_X48Y95         FDCE                                         f  u_div/c1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.513     4.936    u_div/CLK
    SLICE_X48Y95         FDCE                                         r  u_div/c1_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.244ns (14.530%)  route 1.438ns (85.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         1.438     1.682    u_div/AR[0]
    SLICE_X50Y96         FDCE                                         f  u_div/c1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.835     2.000    u_div/CLK
    SLICE_X50Y96         FDCE                                         r  u_div/c1_reg[11]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/clk_1k_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.244ns (14.530%)  route 1.438ns (85.470%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         1.438     1.682    u_div/AR[0]
    SLICE_X50Y96         FDCE                                         f  u_div/clk_1k_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.835     2.000    u_div/CLK
    SLICE_X50Y96         FDCE                                         r  u_div/clk_1k_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c2_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.244ns (13.596%)  route 1.554ns (86.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         1.554     1.798    u_div/AR[0]
    SLICE_X53Y96         FDCE                                         f  u_div/c2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.999    u_div/CLK
    SLICE_X53Y96         FDCE                                         r  u_div/c2_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c2_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.244ns (13.596%)  route 1.554ns (86.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         1.554     1.798    u_div/AR[0]
    SLICE_X53Y96         FDCE                                         f  u_div/c2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.999    u_div/CLK
    SLICE_X53Y96         FDCE                                         r  u_div/c2_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c2_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.244ns (13.596%)  route 1.554ns (86.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         1.554     1.798    u_div/AR[0]
    SLICE_X53Y96         FDCE                                         f  u_div/c2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.999    u_div/CLK
    SLICE_X53Y96         FDCE                                         r  u_div/c2_reg[3]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c2_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.244ns (13.596%)  route 1.554ns (86.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         1.554     1.798    u_div/AR[0]
    SLICE_X53Y96         FDCE                                         f  u_div/c2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.999    u_div/CLK
    SLICE_X53Y96         FDCE                                         r  u_div/c2_reg[4]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c2_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.244ns (13.596%)  route 1.554ns (86.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         1.554     1.798    u_div/AR[0]
    SLICE_X53Y96         FDCE                                         f  u_div/c2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.999    u_div/CLK
    SLICE_X53Y96         FDCE                                         r  u_div/c2_reg[5]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/clk_pwm_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.244ns (13.596%)  route 1.554ns (86.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         1.554     1.798    u_div/AR[0]
    SLICE_X53Y96         FDCE                                         f  u_div/clk_pwm_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.999    u_div/CLK
    SLICE_X53Y96         FDCE                                         r  u_div/clk_pwm_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c2_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.802ns  (logic 0.244ns (13.563%)  route 1.558ns (86.437%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         1.558     1.802    u_div/AR[0]
    SLICE_X52Y96         FDCE                                         f  u_div/c2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.834     1.999    u_div/CLK
    SLICE_X52Y96         FDCE                                         r  u_div/c2_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            u_div/c1_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.807ns  (logic 0.244ns (13.531%)  route 1.562ns (86.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  BTNC_IBUF_inst/O
                         net (fo=150, routed)         1.562     1.807    u_div/AR[0]
    SLICE_X48Y96         FDCE                                         f  u_div/c1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.837     2.002    u_div/CLK
    SLICE_X48Y96         FDCE                                         r  u_div/c1_reg[10]/C





