An Mey, D., Sarholz, S., Terboven, C., van der Pas, R., and Loh, E.2007. The RWTH Aachen SMP-Cluster User’s Guide, Version 6.2.
Blagodurov, S., Zhuravlev, S., Lansiquot, S., and Fedorova, A.2009. Addressing contention on multicore processors via scheduling.Tech. Rep., Simon Fraser University 2009-16.
Dhruba Chandra , Fei Guo , Seongbeom Kim , Yan Solihin, Predicting Inter-Thread Cache Contention on a Chip Multi-Processor Architecture, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.340-351, February 12-16, 2005[doi>10.1109/HPCA.2005.27]
Sangyeun Cho , Lei Jin, Managing Distributed, Shared L2 Caches through OS-Level Page Allocation, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.455-468, December 09-13, 2006[doi>10.1109/MICRO.2006.31]
Reetuparna Das , Onur Mutlu , Thomas Moscibroda , Chita R. Das, Application-aware prioritization mechanisms for on-chip networks, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669150]
Gaurav Dhiman , Giacomo Marchetti , Tajana Rosing, vGreen: a system for energy efficient computing in virtualized environments, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594292]
Eiman Ebrahimi , Onur Mutlu , Chang Joo Lee , Yale N. Patt, Coordinated control of multiple prefetchers in multi-core systems, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669154]
Alexandra Fedorova , Margo Seltzer , Michael D. Smith, Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.25-38, September 15-19, 2007[doi>10.1109/PACT.2007.40]
Gonzalez, R. and Horowitz, M.1996. Energy dissipation in general purpose microprocessors.IEEE J. Solid-State Circ. 31, 1277--1284.
Boris Grot , Stephen W. Keckler , Onur Mutlu, Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669149]
Andrew Herdrich , Ramesh Illikkal , Ravi Iyer , Don Newell , Vineet Chadha , Jaideep Moses, Rate-based QoS techniques for cache/memory in CMP platforms, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA[doi>10.1145/1542275.1542342]
Kenneth Hoste , Lieven Eeckhout, Microarchitecture-Independent Workload Characterization, IEEE Micro, v.27 n.3, p.63-72, May 2007[doi>10.1109/MM.2007.56]
Yunlian Jiang , Xipeng Shen , Jie Chen , Rahul Tripathi, Analysis and approximation of optimal co-scheduling on chip multiprocessors, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454146]
Kim, Y., Han, D., Mutlu, O., and Harchol-balter, M.2010. Atlas: A scalable and high-performance scheduling algorithm for multiple memory controllers. InProceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO’41).
Rob Knauerhase , Paul Brett , Barbara Hohlt , Tong Li , Scott Hahn, Using OS Observations to Improve Performance in Multicore Systems, IEEE Micro, v.28 n.3, p.54-66, May 2008[doi>10.1109/MM.2008.48]
Chang Joo Lee , Onur Mutlu , Veynu Narasiman , Yale N. Patt, Prefetch-Aware DRAM Controllers, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.200-209, November 08-12, 2008[doi>10.1109/MICRO.2008.4771791]
Jochen Liedtke , Hermann Haertig , Michael Hohmuth, OS-Controlled Cache Predictability for Real-Time Systems, Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium (RTAS '97), p.213, June 09-11, 1997
Lin, J., Lu, Q., Ding, X., Zhang, Z., Zhang, X., and Sadayappan, P.2008. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. InProceedings of the International Symposium on High Performance Computer Architecture (HPCA’08). 367--378.
Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA[doi>10.1145/1065010.1065034]
Thomas Moscibroda , Onur Mutlu, Memory performance attacks: denial of memory service in multi-core systems, Proceedings of 16th USENIX Security Symposium on USENIX Security Symposium, p.1-18, August 06-10, 2007, Boston, MA
Onur Mutlu , Thomas Moscibroda, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.146-160, December 01-05, 2007[doi>10.1109/MICRO.2007.40]
Onur Mutlu , Thomas Moscibroda, Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.63-74, June 21-25, 2008[doi>10.1109/ISCA.2008.7]
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Shelepov, D., and Fedorova, A.2008. Scheduling on heterogeneous multicore processors using architectural signatures. InProceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA).
Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, ACM SIGOPS Operating Systems Review, v.34 n.5, p.234-244, Dec. 2000[doi>10.1145/384264.379244]
G. Edward Suh , Srinivas Devadas , Larry Rudolph, A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.117, February 02-06, 2002
David Tam , Reza Azimi , Michael Stumm, Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors, Proceedings of the 2nd ACM SIGOPS/EuroSys European Conference on Computer Systems 2007, March 21-23, 2007, Lisbon, Portugal[doi>10.1145/1272996.1273004]
David K. Tam , Reza Azimi , Livio B. Soares , Michael Stumm, RapidMRC: approximating L2 miss rate curves on commodity systems for online optimizations, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508259]
Thomas, M. H., Indermaur, T., and Gonzalez, R.1994. Low-power digital design. InProceedings of the IEEE Symposium on Low Power Electronics. 8--11.
van der Pas, R.2005. The OMPlab on sun systems. InProceedings of the 1st International Workshop on OpenMP.
Xie, Y. and Loh, G.2008. Dynamic classification of program memory behaviors in CMPs. InProceedings of CMP-MSI, (held in conjunction with ISCA-35).
Xiao Zhang , Sandhya Dwarkadas , Kai Shen, Towards practical page coloring-based multicore cache management, Proceedings of the 4th ACM European conference on Computer systems, April 01-03, 2009, Nuremberg, Germany[doi>10.1145/1519065.1519076]
