
           Lattice Mapping Report File for Design Module 'ramEBR00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     ramEBR00_ramEBR0.ngd -o ramEBR00_ramEBR0_map.ncd -pr ramEBR00_ramEBR0.prf
     -mp ramEBR00_ramEBR0.mrp -lpf C:/Users/migue/OneDrive/Documentos/ADC/03-3CM
     12-3erParcial/01-Practicas/02-ramEBR00/ramEBR0/ramEBR00_ramEBR0_synplify.lp
     f -lpf C:/Users/migue/OneDrive/Documentos/ADC/03-3CM12-3erParcial/01-Practi
     cas/02-ramEBR00/ramEBR00.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  05/24/22  09:23:27

Design Summary
--------------

   Number of registers:     29 out of  7209 (0%)
      PFU registers:           29 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        39 out of  3432 (1%)
      SLICEs as Logic/ROM:     39 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         16 out of  3432 (0%)
   Number of LUT4s:         78 out of  6864 (1%)
      Number used as logic LUTs:         46
      Number used as distributed RAM:     0
      Number used as ripple logic:       32
      Number used as shift registers:     0
   Number of PIO sites used: 31 + 4(JTAG) out of 115 (30%)
   Number of block RAMs:  1 out of 26 (4%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net clk0_c: 5 loads, 5 rising, 0 falling (Driver: RAEBR00/C01/oscOut )
     Net RAEBR00/clkaux: 13 loads, 13 rising, 0 falling (Driver:

                                    Page 1




Design:  ramEBR00                                      Date:  05/24/22  09:23:27

Design Summary (cont)
---------------------
     RAEBR00/C00/OSCInst0 )
   Number of Clock Enables:  2
     Net en0_c: 2 loads, 0 LSLICEs
     Net RAEBR01/outcontcre: 4 loads, 4 LSLICEs
   Number of local set/reset loads for net RAEBR01/outcontcr11 merged into GSR:
     6
   Number of LSRs:  2
     Net re0_c: 1 loads, 0 LSLICEs
     Net RAEBR00/C01/oscOut_0_sqmuxa_0_a2_RNI095AB: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net RAEBR00/C01/oscOut_0_sqmuxa_0_a2_RNI095AB: 12 loads
     Net cdiv0_c[0]: 7 loads
     Net cdiv0_c[1]: 7 loads
     Net cdiv0_c[2]: 6 loads
     Net RAEBR00/C01/N_75: 6 loads
     Net RAEBR00/C01/sdiv[15]: 6 loads
     Net RAEBR00/C01/sdiv[18]: 6 loads
     Net RAEBR00/C01/sdiv[13]: 5 loads
     Net RAEBR00/C01/sdiv[16]: 5 loads
     Net RAEBR00/C01/sdiv[17]: 5 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'RAEBR01/outcontcr11' to infer global
     GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[7]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[6]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[5]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[4]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[3]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  ramEBR00                                      Date:  05/24/22  09:23:27

IO (PIO) Attributes (cont)
--------------------------
| Q0[2]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[1]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q0[0]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inData0[7]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inData0[6]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inData0[5]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inData0[4]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inData0[3]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inData0[2]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inData0[1]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inData0[0]          | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[5]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcont0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rw0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| en0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| re0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[4]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[3]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv0[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Block RAEBR00/C01/VCC undriven or does not drive anything - clipped.
Signal RAEBR00/C00/GND undriven or does not drive anything - clipped.

                                    Page 3




Design:  ramEBR00                                      Date:  05/24/22  09:23:27

Removed logic (cont)
--------------------
Signal RAEBR00/C01/GND undriven or does not drive anything - clipped.
Signal RAEBR01/GND undriven or does not drive anything - clipped.
Signal RAEBR02/VCC undriven or does not drive anything - clipped.
Signal RAEBR02/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal RAEBR00/C00/OSCInst0_SEDSTDBY undriven or does not drive anything -
     clipped.
Signal RAEBR00/C01/un1_sdiv_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal RAEBR00/C01/N_1 undriven or does not drive anything - clipped.
Signal RAEBR00/C01/un1_sdiv_s_21_0_S1 undriven or does not drive anything -
     clipped.
Signal RAEBR00/C01/un1_sdiv_s_21_0_COUT undriven or does not drive anything -
     clipped.
Signal RAEBR01/outcontcr_s_0_S1[5] undriven or does not drive anything -
     clipped.
Signal RAEBR01/outcontcr_s_0_COUT[5] undriven or does not drive anything -
     clipped.
Signal RAEBR01/outcontcr_cry_0_S0[0] undriven or does not drive anything -
     clipped.
Signal RAEBR01/N_1 undriven or does not drive anything - clipped.
Signal RAEBR02/ram_EBR_00_0_0_0_DOB8 undriven or does not drive anything -
     clipped.
Signal RAEBR02/ram_EBR_00_0_0_0_DOB7 undriven or does not drive anything -
     clipped.
Signal RAEBR02/ram_EBR_00_0_0_0_DOB6 undriven or does not drive anything -
     clipped.
Signal RAEBR02/ram_EBR_00_0_0_0_DOB5 undriven or does not drive anything -
     clipped.
Signal RAEBR02/ram_EBR_00_0_0_0_DOB4 undriven or does not drive anything -
     clipped.
Signal RAEBR02/ram_EBR_00_0_0_0_DOB3 undriven or does not drive anything -
     clipped.
Signal RAEBR02/ram_EBR_00_0_0_0_DOB2 undriven or does not drive anything -
     clipped.
Signal RAEBR02/ram_EBR_00_0_0_0_DOB1 undriven or does not drive anything -
     clipped.
Signal RAEBR02/ram_EBR_00_0_0_0_DOB0 undriven or does not drive anything -
     clipped.
Signal RAEBR02/ram_EBR_00_0_0_0_DOA8 undriven or does not drive anything -
     clipped.
Block RAEBR00/C00/GND was optimized away.
Block RAEBR00/C01/GND was optimized away.
Block RAEBR01/GND was optimized away.
Block RAEBR02/VCC was optimized away.
Block RAEBR02/GND was optimized away.

Memory Usage
------------

/RAEBR02:
    EBRs: 1
    RAM SLICEs: 0
    Logic SLICEs: 0
    PFU Registers: 0
    -Contains EBR ram_EBR_00_0_0_0:  TYPE= DP8KC,  Width_A= 8,  Depth_A= 64,

                                    Page 4




Design:  ramEBR00                                      Date:  05/24/22  09:23:27

Memory Usage (cont)
-------------------
         REGMODE_A= OUTREG,  REGMODE_B= NOREG,  RESETMODE= SYNC,
         ASYNC_RESET_RELEASE= SYNC,  WRITEMODE_A= NORMAL,  WRITEMODE_B= NORMAL,
         GSR= DISABLED,  MEM_INIT_FILE= bindata00.mem,  MEM_LPC_FILE=
         ram_EBR_00.lpc

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                RAEBR00/C00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     RAEBR00/clkaux
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: RAEBR02/ram_EBR_00_0_0_0
         Type: DP8KC
Instance Name: RAEBR00/C00/OSCInst0
         Type: OSCH

GSR Usage
---------

GSR Component:
   The local reset signal 'RAEBR01/outcontcr11' of the design has been inferred
        as Global Set Reset (GSR). The reset signal used for GSR control is
        'RAEBR01/outcontcr11'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 58 MB
        










                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
