

================================================================
== Vivado HLS Report for 'vectoradd'
================================================================
* Date:           Wed Mar 25 11:35:54 2015

* Version:        2014.2 (Build 928826 on Thu Jun 05 17:25:20 PM 2014)
* Project:        vectoradd_prj
* Solution:       solution1
* Product family: virtex7 virtex7_fpv6 
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.41|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop   |    ?|    ?|         ?|          -|          -|  inf |    no    |
        | + add_Loop  |    ?|    ?|         2|          -|          -|     ?|    no    |
        | + sub_Loop  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!tmp & tmp_2 & tmp_8)
	7  / (tmp & tmp_3)
	2  / (!tmp & !tmp_2) | (tmp & !tmp_3) | (!tmp & !tmp_8)
6 --> 
	5  / true
7 --> 
	5  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_8 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %cmd) nounwind, !map !0

ST_1: stg_9 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %resp) nounwind, !map !6

ST_1: stg_10 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %a) nounwind, !map !10

ST_1: stg_11 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %b) nounwind, !map !16

ST_1: stg_12 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %result) nounwind, !map !20

ST_1: stg_13 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @str) nounwind

ST_1: stg_14 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_15 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %cmd, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_16 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32* %resp, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_17 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %a, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 1024, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_18 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %b, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 1024, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_19 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %result, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 1024, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_20 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %a, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_21 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %b, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_22 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %result, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_23 [1/1] 0.00ns
:15  br label %1


 <State 2>: 0.00ns
ST_2: op [1/1] 0.00ns
:3  %op = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %cmd) nounwind


 <State 3>: 0.00ns
ST_3: end [1/1] 0.00ns
:4  %end = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %cmd) nounwind


 <State 4>: 1.63ns
ST_4: loop_begin [1/1] 0.00ns
:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_4: stg_27 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str5) nounwind

ST_4: tmp_11 [1/1] 0.00ns
:2  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str5) nounwind

ST_4: i_5 [1/1] 0.00ns
:5  %i_5 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %cmd) nounwind

ST_4: tmp [1/1] 1.41ns
:6  %tmp = icmp eq i32 %op, 1

ST_4: stg_31 [1/1] 0.00ns
:7  br i1 %tmp, label %.preheader1.preheader, label %4

ST_4: tmp_2 [1/1] 1.41ns
:0  %tmp_2 = icmp eq i32 %op, 2

ST_4: stg_33 [1/1] 0.00ns
:1  br i1 %tmp_2, label %.preheader.preheader, label %.loopexit

ST_4: tmp_4 [1/1] 1.63ns
.preheader.preheader:0  %tmp_4 = add nsw i32 %end, -1

ST_4: stg_35 [1/1] 0.89ns
.preheader.preheader:1  br label %.preheader

ST_4: tmp_1 [1/1] 1.63ns
.preheader1.preheader:0  %tmp_1 = add nsw i32 %end, -1

ST_4: stg_37 [1/1] 0.89ns
.preheader1.preheader:1  br label %.preheader1


 <State 5>: 2.39ns
ST_5: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i32 [ %i_3, %._crit_edge3 ], [ %i_5, %.preheader.preheader ]

ST_5: tmp_8 [1/1] 1.41ns
.preheader:1  %tmp_8 = icmp slt i32 %i_1, %end

ST_5: stg_40 [1/1] 0.00ns
.preheader:2  br i1 %tmp_8, label %5, label %.loopexit

ST_5: tmp_s [1/1] 0.00ns
:1  %tmp_s = sext i32 %i_1 to i64

ST_5: a_addr_1 [1/1] 0.00ns
:2  %a_addr_1 = getelementptr [4096 x i32]* %a, i64 0, i64 %tmp_s

ST_5: a_load_1 [2/2] 2.39ns
:3  %a_load_1 = load i32* %a_addr_1, align 4

ST_5: b_addr_1 [1/1] 0.00ns
:4  %b_addr_1 = getelementptr [4096 x i32]* %b, i64 0, i64 %tmp_s

ST_5: b_load_1 [2/2] 2.39ns
:5  %b_load_1 = load i32* %b_addr_1, align 4

ST_5: tmp_10 [1/1] 1.41ns
:9  %tmp_10 = icmp eq i32 %i_1, %tmp_4

ST_5: stg_47 [1/1] 0.00ns
.loopexit:0  br label %.loopexit2

ST_5: i [1/1] 0.00ns
.preheader1:0  %i = phi i32 [ %i_2, %._crit_edge ], [ %i_5, %.preheader1.preheader ]

ST_5: tmp_3 [1/1] 1.41ns
.preheader1:1  %tmp_3 = icmp slt i32 %i, %end

ST_5: stg_50 [1/1] 0.00ns
.preheader1:2  br i1 %tmp_3, label %2, label %.loopexit2

ST_5: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = sext i32 %i to i64

ST_5: a_addr [1/1] 0.00ns
:2  %a_addr = getelementptr [4096 x i32]* %a, i64 0, i64 %tmp_5

ST_5: a_load [2/2] 2.39ns
:3  %a_load = load i32* %a_addr, align 4

ST_5: b_addr [1/1] 0.00ns
:4  %b_addr = getelementptr [4096 x i32]* %b, i64 0, i64 %tmp_5

ST_5: b_load [2/2] 2.39ns
:5  %b_load = load i32* %b_addr, align 4

ST_5: tmp_7 [1/1] 1.41ns
:9  %tmp_7 = icmp eq i32 %i, %tmp_1

ST_5: empty [1/1] 0.00ns
.loopexit2:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str5, i32 %tmp_11) nounwind

ST_5: stg_58 [1/1] 0.00ns
.loopexit2:1  br label %1


 <State 6>: 6.41ns
ST_6: stg_59 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str7) nounwind

ST_6: a_load_1 [1/2] 2.39ns
:3  %a_load_1 = load i32* %a_addr_1, align 4

ST_6: b_load_1 [1/2] 2.39ns
:5  %b_load_1 = load i32* %b_addr_1, align 4

ST_6: tmp_9 [1/1] 1.63ns
:6  %tmp_9 = sub nsw i32 %a_load_1, %b_load_1

ST_6: result_addr_1 [1/1] 0.00ns
:7  %result_addr_1 = getelementptr [4096 x i32]* %result, i64 0, i64 %tmp_s

ST_6: stg_64 [1/1] 2.39ns
:8  store i32 %tmp_9, i32* %result_addr_1, align 4

ST_6: stg_65 [1/1] 0.00ns
:10  br i1 %tmp_10, label %6, label %._crit_edge3

ST_6: stg_66 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %resp, i32 1) nounwind

ST_6: stg_67 [1/1] 0.00ns
:1  br label %._crit_edge3

ST_6: i_3 [1/1] 1.63ns
._crit_edge3:0  %i_3 = add nsw i32 %i_1, 1

ST_6: stg_69 [1/1] 0.00ns
._crit_edge3:1  br label %.preheader


 <State 7>: 6.41ns
ST_7: stg_70 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str6) nounwind

ST_7: a_load [1/2] 2.39ns
:3  %a_load = load i32* %a_addr, align 4

ST_7: b_load [1/2] 2.39ns
:5  %b_load = load i32* %b_addr, align 4

ST_7: tmp_6 [1/1] 1.63ns
:6  %tmp_6 = add nsw i32 %b_load, %a_load

ST_7: result_addr [1/1] 0.00ns
:7  %result_addr = getelementptr [4096 x i32]* %result, i64 0, i64 %tmp_5

ST_7: stg_75 [1/1] 2.39ns
:8  store i32 %tmp_6, i32* %result_addr, align 4

ST_7: stg_76 [1/1] 0.00ns
:10  br i1 %tmp_7, label %3, label %._crit_edge

ST_7: stg_77 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %resp, i32 1) nounwind

ST_7: stg_78 [1/1] 0.00ns
:1  br label %._crit_edge

ST_7: i_2 [1/1] 1.63ns
._crit_edge:0  %i_2 = add nsw i32 %i, 1

ST_7: stg_80 [1/1] 0.00ns
._crit_edge:1  br label %.preheader1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ cmd]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2cf78f0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ resp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2d57d00; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x2d08850; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x2c4c790; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x2d041d0; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_8         (specbitsmap    ) [ 00000000]
stg_9         (specbitsmap    ) [ 00000000]
stg_10        (specbitsmap    ) [ 00000000]
stg_11        (specbitsmap    ) [ 00000000]
stg_12        (specbitsmap    ) [ 00000000]
stg_13        (spectopmodule  ) [ 00000000]
stg_14        (specinterface  ) [ 00000000]
stg_15        (specinterface  ) [ 00000000]
stg_16        (specinterface  ) [ 00000000]
stg_17        (specinterface  ) [ 00000000]
stg_18        (specinterface  ) [ 00000000]
stg_19        (specinterface  ) [ 00000000]
stg_20        (specmemcore    ) [ 00000000]
stg_21        (specmemcore    ) [ 00000000]
stg_22        (specmemcore    ) [ 00000000]
stg_23        (br             ) [ 00000000]
op            (read           ) [ 00011000]
end           (read           ) [ 00001111]
loop_begin    (specloopbegin  ) [ 00000000]
stg_27        (specloopname   ) [ 00000000]
tmp_11        (specregionbegin) [ 00000111]
i_5           (read           ) [ 00111111]
tmp           (icmp           ) [ 00111111]
stg_31        (br             ) [ 00000000]
tmp_2         (icmp           ) [ 00111111]
stg_33        (br             ) [ 00000000]
tmp_4         (add            ) [ 00000111]
stg_35        (br             ) [ 00111111]
tmp_1         (add            ) [ 00000111]
stg_37        (br             ) [ 00111111]
i_1           (phi            ) [ 00000111]
tmp_8         (icmp           ) [ 00111111]
stg_40        (br             ) [ 00000000]
tmp_s         (sext           ) [ 00000010]
a_addr_1      (getelementptr  ) [ 00000010]
b_addr_1      (getelementptr  ) [ 00000010]
tmp_10        (icmp           ) [ 00000010]
stg_47        (br             ) [ 00000000]
i             (phi            ) [ 00000111]
tmp_3         (icmp           ) [ 00111111]
stg_50        (br             ) [ 00000000]
tmp_5         (sext           ) [ 00000001]
a_addr        (getelementptr  ) [ 00000001]
b_addr        (getelementptr  ) [ 00000001]
tmp_7         (icmp           ) [ 00000001]
empty         (specregionend  ) [ 00000000]
stg_58        (br             ) [ 00000000]
stg_59        (specloopname   ) [ 00000000]
a_load_1      (load           ) [ 00000000]
b_load_1      (load           ) [ 00000000]
tmp_9         (sub            ) [ 00000000]
result_addr_1 (getelementptr  ) [ 00000000]
stg_64        (store          ) [ 00000000]
stg_65        (br             ) [ 00000000]
stg_66        (write          ) [ 00000000]
stg_67        (br             ) [ 00000000]
i_3           (add            ) [ 00111111]
stg_69        (br             ) [ 00111111]
stg_70        (specloopname   ) [ 00000000]
a_load        (load           ) [ 00000000]
b_load        (load           ) [ 00000000]
tmp_6         (add            ) [ 00000000]
result_addr   (getelementptr  ) [ 00000000]
stg_75        (store          ) [ 00000000]
stg_76        (br             ) [ 00000000]
stg_77        (write          ) [ 00000000]
stg_78        (br             ) [ 00000000]
i_2           (add            ) [ 00111111]
stg_80        (br             ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cmd">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmd"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="resp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="result">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="grp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op/2 end/3 i_5/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_66/6 stg_77/7 "/>
</bind>
</comp>

<comp id="74" class="1004" name="a_addr_1_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="12" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_1/5 a_load/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="b_addr_1_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="12" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load_1/5 b_load/5 "/>
</bind>
</comp>

<comp id="98" class="1004" name="a_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="b_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="32" slack="0"/>
<pin id="110" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="result_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="1"/>
<pin id="118" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr_1/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="12" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_64/6 stg_75/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="result_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="1"/>
<pin id="130" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/7 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_1_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="1"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_1_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="32" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="32" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 tmp_1/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="2"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="2"/>
<pin id="171" dir="0" index="1" bw="3" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_8_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="2"/>
<pin id="177" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_s_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_10_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_3_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="2"/>
<pin id="194" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_7_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_9_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_6_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="234" class="1005" name="op_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="2"/>
<pin id="236" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="op "/>
</bind>
</comp>

<comp id="240" class="1005" name="end_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="end "/>
</bind>
</comp>

<comp id="247" class="1005" name="i_5_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="253" class="1005" name="tmp_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="257" class="1005" name="tmp_2_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="1"/>
<pin id="259" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_s_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="1"/>
<pin id="266" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="269" class="1005" name="a_addr_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="12" slack="1"/>
<pin id="271" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="b_addr_1_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="12" slack="1"/>
<pin id="276" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_10_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_5_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="1"/>
<pin id="288" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="291" class="1005" name="a_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="1"/>
<pin id="293" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="b_addr_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="1"/>
<pin id="298" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="tmp_7_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_3_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_2_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="34" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="56" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="44" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="50" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="50" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="50" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="50" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="50" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="143"><net_src comp="137" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="153"><net_src comp="147" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="155" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="137" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="137" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="189"><net_src comp="137" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="160" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="147" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="147" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="206"><net_src comp="147" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="160" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="81" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="93" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="208" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="219"><net_src comp="134" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="93" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="81" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="221" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="232"><net_src comp="144" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="60" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="243"><net_src comp="60" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="250"><net_src comp="60" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="256"><net_src comp="164" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="169" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="179" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="272"><net_src comp="74" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="277"><net_src comp="86" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="282"><net_src comp="185" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="196" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="294"><net_src comp="98" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="299"><net_src comp="106" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="304"><net_src comp="202" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="215" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="313"><net_src comp="228" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="147" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: resp | {6 7 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		stg_31 : 1
		stg_33 : 1
	State 5
		tmp_8 : 1
		stg_40 : 2
		tmp_s : 1
		a_addr_1 : 2
		a_load_1 : 3
		b_addr_1 : 2
		b_load_1 : 3
		tmp_10 : 1
		tmp_3 : 1
		stg_50 : 2
		tmp_5 : 1
		a_addr : 2
		a_load : 3
		b_addr : 2
		b_load : 3
		tmp_7 : 1
	State 6
		tmp_9 : 1
		stg_64 : 2
	State 7
		tmp_6 : 1
		stg_75 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|          |    tmp_fu_164   |    0    |    39   |
|          |   tmp_2_fu_169  |    0    |    39   |
|   icmp   |   tmp_8_fu_174  |    0    |    39   |
|          |  tmp_10_fu_185  |    0    |    39   |
|          |   tmp_3_fu_191  |    0    |    39   |
|          |   tmp_7_fu_202  |    0    |    39   |
|----------|-----------------|---------|---------|
|          |    grp_fu_155   |    0    |    32   |
|    add   |    i_3_fu_215   |    0    |    32   |
|          |   tmp_6_fu_221  |    0    |    32   |
|          |    i_2_fu_228   |    0    |    32   |
|----------|-----------------|---------|---------|
|    sub   |   tmp_9_fu_208  |    0    |    32   |
|----------|-----------------|---------|---------|
|   read   |  grp_read_fu_60 |    0    |    0    |
|----------|-----------------|---------|---------|
|   write  | grp_write_fu_66 |    0    |    0    |
|----------|-----------------|---------|---------|
|   sext   |   tmp_s_fu_179  |    0    |    0    |
|          |   tmp_5_fu_196  |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |   394   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|a_addr_1_reg_269|   12   |
| a_addr_reg_291 |   12   |
|b_addr_1_reg_274|   12   |
| b_addr_reg_296 |   12   |
|   end_reg_240  |   32   |
|   i_1_reg_134  |   32   |
|   i_2_reg_310  |   32   |
|   i_3_reg_305  |   32   |
|   i_5_reg_247  |   32   |
|    i_reg_144   |   32   |
|   op_reg_234   |   32   |
|     reg_160    |   32   |
| tmp_10_reg_279 |    1   |
|  tmp_2_reg_257 |    1   |
|  tmp_5_reg_286 |   64   |
|  tmp_7_reg_301 |    1   |
|   tmp_reg_253  |    1   |
|  tmp_s_reg_264 |   64   |
+----------------+--------+
|      Total     |   436  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   4  |  12  |   48   ||    12   |
|  grp_access_fu_93 |  p0  |   4  |  12  |   48   ||    12   |
| grp_access_fu_121 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_121 |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   184  ||  3.568  ||    68   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   394  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   68   |
|  Register |    -   |   436  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   436  |   462  |
+-----------+--------+--------+--------+
