{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560251249970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560251249980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 19:07:29 2019 " "Processing started: Tue Jun 11 19:07:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560251249980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251249980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C_DHT -c I2C_DHT " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C_DHT -c I2C_DHT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251249980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560251250438 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560251250438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_dht.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_dht.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DHT " "Found entity 1: I2C_DHT" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560251260149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251260149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560251260149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251260149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1khz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_1khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_1KHZ " "Found entity 1: CLK_1KHZ" {  } { { "CLK_1KHZ.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/CLK_1KHZ.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560251260149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251260149 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DHT22.v(53) " "Verilog HDL information at DHT22.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "DHT22.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/DHT22.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560251260149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht22.v 1 1 " "Found 1 design units, including 1 entities, in source file dht22.v" { { "Info" "ISGN_ENTITY_NAME" "1 DHT22 " "Found entity 1: DHT22" {  } { { "DHT22.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/DHT22.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560251260149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251260149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIN2BCD " "Found entity 1: BIN2BCD" {  } { { "BIN2BCD.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/BIN2BCD.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560251260149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251260149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg7 " "Found entity 1: Seg7" {  } { { "Seg7.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/Seg7.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560251260149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251260149 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ck1Khz I2C_DHT.v(16) " "Verilog HDL Implicit Net warning at I2C_DHT.v(16): created implicit net for \"ck1Khz\"" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251260149 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2C_DHT " "Elaborating entity \"I2C_DHT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560251260180 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_1mhz.v 1 1 " "Using design file clk_1mhz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_1MHZ " "Found entity 1: CLK_1MHZ" {  } { { "clk_1mhz.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/clk_1mhz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560251260211 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1560251260211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_1MHZ CLK_1MHZ:clk_1MHz " "Elaborating entity \"CLK_1MHZ\" for hierarchy \"CLK_1MHZ:clk_1MHz\"" {  } { { "I2C_DHT.v" "clk_1MHz" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251260211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_1KHZ CLK_1KHZ:clk_1KHz " "Elaborating entity \"CLK_1KHZ\" for hierarchy \"CLK_1KHZ:clk_1KHz\"" {  } { { "I2C_DHT.v" "clk_1KHz" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251260211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIN2BCD BIN2BCD:bin2bcd " "Elaborating entity \"BIN2BCD\" for hierarchy \"BIN2BCD:bin2bcd\"" {  } { { "I2C_DHT.v" "bin2bcd" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251260211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seg7 Seg7:seg7 " "Elaborating entity \"Seg7\" for hierarchy \"Seg7:seg7\"" {  } { { "I2C_DHT.v" "seg7" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251260211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT22 DHT22:dht22 " "Elaborating entity \"DHT22\" for hierarchy \"DHT22:dht22\"" {  } { { "I2C_DHT.v" "dht22" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251260211 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DHT22.v(66) " "Verilog HDL Case Statement information at DHT22.v(66): all case item expressions in this case statement are onehot" {  } { { "DHT22.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/DHT22.v" 66 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1560251260211 "|I2C_DHT|DHT22:dht22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C I2C:i2c " "Elaborating entity \"I2C\" for hierarchy \"I2C:i2c\"" {  } { { "I2C_DHT.v" "i2c" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251260211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datain I2C.v(57) " "Verilog HDL or VHDL warning at I2C.v(57): object \"datain\" assigned a value but never read" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560251260211 "|I2C_DHT|I2C:i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C.v(68) " "Verilog HDL assignment warning at I2C.v(68): truncated value with size 32 to match size of target (8)" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560251260211 "|I2C_DHT|I2C:i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 I2C.v(104) " "Verilog HDL assignment warning at I2C.v(104): truncated value with size 32 to match size of target (3)" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560251260211 "|I2C_DHT|I2C:i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C.v(110) " "Verilog HDL assignment warning at I2C.v(110): truncated value with size 32 to match size of target (8)" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560251260211 "|I2C_DHT|I2C:i2c"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560251261055 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560251261055 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560251261477 "|I2C_DHT|seg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] VCC " "Pin \"led\[0\]\" is stuck at VCC" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560251261477 "|I2C_DHT|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] VCC " "Pin \"led\[1\]\" is stuck at VCC" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560251261477 "|I2C_DHT|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] VCC " "Pin \"led\[2\]\" is stuck at VCC" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560251261477 "|I2C_DHT|led[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560251261477 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560251261570 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "I2C:i2c\|incycle High " "Register I2C:i2c\|incycle will power up to High" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1560251261680 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1560251261680 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560251262570 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/output_files/I2C_DHT.map.smsg " "Generated suppressed messages file D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/output_files/I2C_DHT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251262601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560251262789 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560251262789 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "No output dependent on input pin \"sw\[1\]\"" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560251262867 "|I2C_DHT|sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "No output dependent on input pin \"sw\[2\]\"" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560251262867 "|I2C_DHT|sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "No output dependent on input pin \"sw\[3\]\"" {  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560251262867 "|I2C_DHT|sw[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560251262867 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "667 " "Implemented 667 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560251262867 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560251262867 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1560251262867 ""} { "Info" "ICUT_CUT_TM_LCELLS" "643 " "Implemented 643 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560251262867 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560251262867 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560251262898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 19:07:42 2019 " "Processing ended: Tue Jun 11 19:07:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560251262898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560251262898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560251262898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560251262898 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1560251264195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560251264210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 19:07:43 2019 " "Processing started: Tue Jun 11 19:07:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560251264210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560251264210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off I2C_DHT -c I2C_DHT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off I2C_DHT -c I2C_DHT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560251264210 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560251264351 ""}
{ "Info" "0" "" "Project  = I2C_DHT" {  } {  } 0 0 "Project  = I2C_DHT" 0 0 "Fitter" 0 0 1560251264351 ""}
{ "Info" "0" "" "Revision = I2C_DHT" {  } {  } 0 0 "Revision = I2C_DHT" 0 0 "Fitter" 0 0 1560251264351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1560251264413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1560251264413 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "I2C_DHT EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"I2C_DHT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560251264429 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560251264491 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560251264491 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560251264601 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560251264601 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560251264835 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560251264835 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560251264835 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560251264835 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560251264835 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560251264835 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 0 { 0 ""} 0 1076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560251264835 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 0 { 0 ""} 0 1078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560251264835 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560251264835 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560251264835 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560251264835 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "I2C_DHT.sdc " "Synopsys Design Constraints File file not found: 'I2C_DHT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560251265273 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560251265273 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1560251265288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1560251265288 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560251265288 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560251265351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C:i2c\|SCLSynch\[2\] " "Destination node I2C:i2c\|SCLSynch\[2\]" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560251265351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560251265351 ""}  } { { "I2C_DHT.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C_DHT.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 0 { 0 ""} 0 1066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560251265351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_1MHZ:clk_1MHz\|clk_out  " "Automatically promoted node CLK_1MHZ:clk_1MHz\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560251265351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_1MHZ:clk_1MHz\|clk_out~0 " "Destination node CLK_1MHZ:clk_1MHz\|clk_out~0" {  } { { "clk_1mhz.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/clk_1mhz.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560251265351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560251265351 ""}  } { { "clk_1mhz.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/clk_1mhz.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560251265351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_1KHZ:clk_1KHz\|clk_out  " "Automatically promoted node CLK_1KHZ:clk_1KHz\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560251265351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLK_1KHZ:clk_1KHz\|clk_out~0 " "Destination node CLK_1KHZ:clk_1KHz\|clk_out~0" {  } { { "CLK_1KHZ.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/CLK_1KHZ.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560251265351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560251265351 ""}  } { { "CLK_1KHZ.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/CLK_1KHZ.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560251265351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560251265351 ""}  } { { "temporary_test_loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 0 { 0 ""} 0 382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560251265351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560251265351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C:i2c\|sdadata " "Destination node I2C:i2c\|sdadata" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560251265351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C:i2c\|sdadata~en " "Destination node I2C:i2c\|sdadata~en" {  } { { "I2C.v" "" { Text "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/I2C.v" 88 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560251265351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560251265351 ""}  } { { "temporary_test_loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560251265351 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560251265569 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560251265569 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560251265569 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560251265569 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560251265569 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560251265569 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560251265569 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560251265569 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560251265616 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1560251265616 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560251265616 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560251265632 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1560251265647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560251266147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560251266304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560251266319 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560251267772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560251267772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560251268038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560251268912 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560251268912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560251270381 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560251270381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560251270381 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.89 " "Total time spent on timing analysis during the Fitter is 0.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560251270506 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560251270521 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560251270693 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560251270693 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560251270912 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560251271552 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/output_files/I2C_DHT.fit.smsg " "Generated suppressed messages file D:/My Documents/Quartus Projects/EPM240T100C5/I2C_DHT/output_files/I2C_DHT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560251271818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5515 " "Peak virtual memory: 5515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560251272458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 19:07:52 2019 " "Processing ended: Tue Jun 11 19:07:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560251272458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560251272458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560251272458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560251272458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560251273458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560251273474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 19:07:53 2019 " "Processing started: Tue Jun 11 19:07:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560251273474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560251273474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off I2C_DHT -c I2C_DHT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off I2C_DHT -c I2C_DHT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560251273474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1560251273739 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560251274036 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560251274083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560251274239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 19:07:54 2019 " "Processing ended: Tue Jun 11 19:07:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560251274239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560251274239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560251274239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560251274239 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560251274833 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560251275380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560251275395 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 19:07:55 2019 " "Processing started: Tue Jun 11 19:07:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560251275395 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1560251275395 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta I2C_DHT -c I2C_DHT " "Command: quartus_sta I2C_DHT -c I2C_DHT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1560251275395 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1560251275536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1560251275786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1560251275786 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251275833 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251275833 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "I2C_DHT.sdc " "Synopsys Design Constraints File file not found: 'I2C_DHT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1560251276020 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251276020 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_1MHZ:clk_1MHz\|clk_out CLK_1MHZ:clk_1MHz\|clk_out " "create_clock -period 1.000 -name CLK_1MHZ:clk_1MHz\|clk_out CLK_1MHZ:clk_1MHz\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560251276020 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_1KHZ:clk_1KHz\|clk_out CLK_1KHZ:clk_1KHz\|clk_out " "create_clock -period 1.000 -name CLK_1KHZ:clk_1KHz\|clk_out CLK_1KHZ:clk_1KHz\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560251276020 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560251276020 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C:i2c\|SCLSynch\[1\] I2C:i2c\|SCLSynch\[1\] " "create_clock -period 1.000 -name I2C:i2c\|SCLSynch\[1\] I2C:i2c\|SCLSynch\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560251276020 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C:i2c\|stop I2C:i2c\|stop " "create_clock -period 1.000 -name I2C:i2c\|stop I2C:i2c\|stop" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560251276020 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SDA SDA " "create_clock -period 1.000 -name SDA SDA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560251276020 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw\[0\] sw\[0\] " "create_clock -period 1.000 -name sw\[0\] sw\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560251276020 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560251276020 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1560251276036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560251276036 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1560251276036 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560251276036 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560251276098 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560251276098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.326 " "Worst-case setup slack is -12.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.326             -84.341 CLK_1KHZ:clk_1KHz\|clk_out  " "  -12.326             -84.341 CLK_1KHZ:clk_1KHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.855            -154.191 I2C:i2c\|SCLSynch\[1\]  " "   -8.855            -154.191 I2C:i2c\|SCLSynch\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.978             -48.575 clock  " "   -4.978             -48.575 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.593            -465.589 CLK_1MHZ:clk_1MHz\|clk_out  " "   -4.593            -465.589 CLK_1MHZ:clk_1MHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 sw\[0\]  " "    0.114               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251276098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.434 " "Worst-case hold slack is 0.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 CLK_1MHZ:clk_1MHz\|clk_out  " "    0.434               0.000 CLK_1MHZ:clk_1MHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 CLK_1KHZ:clk_1KHz\|clk_out  " "    0.453               0.000 CLK_1KHZ:clk_1KHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 I2C:i2c\|SCLSynch\[1\]  " "    0.453               0.000 I2C:i2c\|SCLSynch\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clock  " "    0.453               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 sw\[0\]  " "    0.497               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251276098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.643 " "Worst-case recovery slack is -2.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.643              -2.643 I2C:i2c\|stop  " "   -2.643              -2.643 I2C:i2c\|stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771              -6.168 I2C:i2c\|SCLSynch\[1\]  " "   -0.771              -6.168 I2C:i2c\|SCLSynch\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251276114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.087 " "Worst-case removal slack is 1.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.087               0.000 I2C:i2c\|SCLSynch\[1\]  " "    1.087               0.000 I2C:i2c\|SCLSynch\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.154               0.000 I2C:i2c\|stop  " "    3.154               0.000 I2C:i2c\|stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251276114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.444 " "Worst-case minimum pulse width slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444              -6.418 SDA  " "   -3.444              -6.418 SDA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.636 clock  " "   -3.000             -44.636 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 sw\[0\]  " "   -3.000              -4.487 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -193.310 CLK_1MHZ:clk_1MHz\|clk_out  " "   -1.487            -193.310 CLK_1MHZ:clk_1MHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -41.668 I2C:i2c\|SCLSynch\[1\]  " "   -1.487             -41.668 I2C:i2c\|SCLSynch\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -31.227 CLK_1KHZ:clk_1KHz\|clk_out  " "   -1.487             -31.227 CLK_1KHZ:clk_1KHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 I2C:i2c\|stop  " "   -1.487              -1.487 I2C:i2c\|stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251276129 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560251276348 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560251276364 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560251276614 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560251276723 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560251276739 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560251276739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.465 " "Worst-case setup slack is -11.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.465             -76.566 CLK_1KHZ:clk_1KHz\|clk_out  " "  -11.465             -76.566 CLK_1KHZ:clk_1KHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.133            -141.801 I2C:i2c\|SCLSynch\[1\]  " "   -8.133            -141.801 I2C:i2c\|SCLSynch\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.602             -42.481 clock  " "   -4.602             -42.481 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.246            -429.957 CLK_1MHZ:clk_1MHz\|clk_out  " "   -4.246            -429.957 CLK_1MHZ:clk_1MHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 sw\[0\]  " "    0.208               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251276754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 CLK_1MHZ:clk_1MHz\|clk_out  " "    0.383               0.000 CLK_1MHZ:clk_1MHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 CLK_1KHZ:clk_1KHz\|clk_out  " "    0.401               0.000 CLK_1KHZ:clk_1KHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clock  " "    0.401               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 I2C:i2c\|SCLSynch\[1\]  " "    0.402               0.000 I2C:i2c\|SCLSynch\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 sw\[0\]  " "    0.445               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251276754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.334 " "Worst-case recovery slack is -2.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.334              -2.334 I2C:i2c\|stop  " "   -2.334              -2.334 I2C:i2c\|stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.670              -5.360 I2C:i2c\|SCLSynch\[1\]  " "   -0.670              -5.360 I2C:i2c\|SCLSynch\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251276770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.889 " "Worst-case removal slack is 0.889" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 I2C:i2c\|SCLSynch\[1\]  " "    0.889               0.000 I2C:i2c\|SCLSynch\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.914               0.000 I2C:i2c\|stop  " "    2.914               0.000 I2C:i2c\|stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251276785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.444 " "Worst-case minimum pulse width slack is -3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.444              -6.418 SDA  " "   -3.444              -6.418 SDA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -44.636 clock  " "   -3.000             -44.636 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.487 sw\[0\]  " "   -3.000              -4.487 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -193.310 CLK_1MHZ:clk_1MHz\|clk_out  " "   -1.487            -193.310 CLK_1MHZ:clk_1MHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -42.209 I2C:i2c\|SCLSynch\[1\]  " "   -1.487             -42.209 I2C:i2c\|SCLSynch\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -31.341 CLK_1KHZ:clk_1KHz\|clk_out  " "   -1.487             -31.341 CLK_1KHZ:clk_1KHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 I2C:i2c\|stop  " "   -1.487              -1.487 I2C:i2c\|stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251276785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251276785 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560251277035 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560251277160 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560251277160 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560251277160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.850 " "Worst-case setup slack is -4.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.850             -25.986 CLK_1KHZ:clk_1KHz\|clk_out  " "   -4.850             -25.986 CLK_1KHZ:clk_1KHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.077             -51.335 I2C:i2c\|SCLSynch\[1\]  " "   -3.077             -51.335 I2C:i2c\|SCLSynch\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.560             -10.425 clock  " "   -1.560             -10.425 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.416            -128.114 CLK_1MHZ:clk_1MHz\|clk_out  " "   -1.416            -128.114 CLK_1MHZ:clk_1MHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 sw\[0\]  " "    0.626               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251277192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 CLK_1MHZ:clk_1MHz\|clk_out  " "    0.179               0.000 CLK_1MHZ:clk_1MHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLK_1KHZ:clk_1KHz\|clk_out  " "    0.186               0.000 CLK_1KHZ:clk_1KHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 I2C:i2c\|SCLSynch\[1\]  " "    0.186               0.000 I2C:i2c\|SCLSynch\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clock  " "    0.186               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 sw\[0\]  " "    0.208               0.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251277207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.306 " "Worst-case recovery slack is -1.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.306              -1.306 I2C:i2c\|stop  " "   -1.306              -1.306 I2C:i2c\|stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089              -0.712 I2C:i2c\|SCLSynch\[1\]  " "   -0.089              -0.712 I2C:i2c\|SCLSynch\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251277223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.513 " "Worst-case removal slack is 0.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 I2C:i2c\|SCLSynch\[1\]  " "    0.513               0.000 I2C:i2c\|SCLSynch\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.034               0.000 I2C:i2c\|stop  " "    2.034               0.000 I2C:i2c\|stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251277254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.761 clock  " "   -3.000             -32.761 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.212 SDA  " "   -3.000              -5.212 SDA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 sw\[0\]  " "   -3.000              -4.000 sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -130.000 CLK_1MHZ:clk_1MHz\|clk_out  " "   -1.000            -130.000 CLK_1MHZ:clk_1MHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 I2C:i2c\|SCLSynch\[1\]  " "   -1.000             -28.000 I2C:i2c\|SCLSynch\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 CLK_1KHZ:clk_1KHz\|clk_out  " "   -1.000             -21.000 CLK_1KHZ:clk_1KHz\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 I2C:i2c\|stop  " "   -1.000              -1.000 I2C:i2c\|stop " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560251277254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560251277254 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560251277926 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560251277926 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560251278066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 19:07:58 2019 " "Processing ended: Tue Jun 11 19:07:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560251278066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560251278066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560251278066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560251278066 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560251278754 ""}
