Release 14.4 Map P.49d (lin64)
Xilinx Mapping Report File for Design 'telescope'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx50-ff676-2 -w -logic_opt off -ol high -t 1 -register_duplication off
-global_opt off -mt off -cm area -ir off -ignore_keep_hierarchy -pr off -lc off -power off -o telescope_map.ncd
telescope.ngd telescope.pcf 
Target Device  : xc5vlx50
Target Package : ff676
Target Speed   : -2
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Mon Jun  8 10:42:05 2020

Design Summary
--------------
Number of errors:      0
Number of warnings:   27
Slice Logic Utilization:
  Number of Slice Registers:                 5,026 out of  28,800   17%
    Number used as Flip Flops:               4,981
    Number used as Latches:                     45
  Number of Slice LUTs:                      8,301 out of  28,800   28%
    Number used as logic:                    7,866 out of  28,800   27%
      Number using O6 output only:           6,892
      Number using O5 output only:             330
      Number using O5 and O6:                  644
    Number used as Memory:                     396 out of   7,680    5%
      Number used as Dual Port RAM:            388
        Number using O6 output only:           336
        Number using O5 and O6:                 52
      Number used as Single Port RAM:            8
        Number using O5 and O6:                  8
    Number used as exclusive route-thru:        39
  Number of route-thrus:                       391
    Number using O6 output only:               367
    Number using O5 output only:                24

Slice Logic Distribution:
  Number of occupied Slices:                 3,222 out of   7,200   44%
  Number of LUT Flip Flop pairs used:        9,499
    Number with an unused Flip Flop:         4,473 out of   9,499   47%
    Number with an unused LUT:               1,198 out of   9,499   12%
    Number of fully used LUT-FF pairs:       3,828 out of   9,499   40%
    Number of unique control sets:             390
    Number of slice register sites lost
      to control set restrictions:             666 out of  28,800    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       231 out of     440   52%
    IOB Flip Flops:                             42
    IOB Master Pads:                             6
    IOB Slave Pads:                              6

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      39 out of      48   81%
    Number using BlockRAM only:                 39
    Total primitives used:
      Number of 36k BlockRAM used:              27
      Number of 18k BlockRAM used:              21
    Total Memory used (KB):                  1,350 out of   1,728   78%
  Number of BUFG/BUFGCTRLs:                      9 out of      32   28%
    Number used as BUFGs:                        9
  Number of IDELAYCTRLs:                         9 out of      16   56%
  Number of BUFRs:                               6 out of      24   25%
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of ISERDESs:                            2
  Number of OSERDESs:                            4
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of SYSMONs:                             1 out of       1  100%

Average Fanout of Non-Clock Nets:                4.54

Peak Memory Usage:  1015 MB
Total REAL time to MAP completion:  4 mins 
Total CPU time to MAP completion:   4 mins 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:MapLib:701 - Signal sdi_L_p connected to top level port sdi_L_p has been
   removed.
WARNING:MapLib:701 - Signal sdi_L_n connected to top level port sdi_L_n has been
   removed.
WARNING:MapLib:701 - Signal sdi_H_p connected to top level port sdi_H_p has been
   removed.
WARNING:MapLib:701 - Signal sdi_H_n connected to top level port sdi_H_n has been
   removed.
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: riserv_p<0>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<1>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<2>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<3>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<4>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<5>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<6>   IOSTANDARD = LVDS_25
   	 Comp: riserv_p<7>   IOSTANDARD = LVCMOS25


WARNING:PhysDesignRules:372 - Gated clock. Clock net q3/itemData_11_or0000 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/fifoItemWr_or0000 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/fifoIn_11_or0000 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/resetEvtReceived_or0000 is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/fifoItemRd_or0000 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/fifoIn_12_or0000 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/fifoIn_15_or0000 is sourced by a combinatorial pin. This is
   not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/resetTsRequest_or0000 is sourced by a combinatorial pin.
   This is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/resetBitmask_or0000 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net rEngine/fifoItemWr_and0000 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<ql1/ddr_16_1/bufferR>:<BUFR_BUFR>.  Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE
   BYPASS.
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<i1/ddr_16_1/bufferR>:<BUFR_BUFR>.  Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE
   BYPASS.
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<i2/ddr_16_1/bufferR>:<BUFR_BUFR>.  Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE
   BYPASS.
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<qh1/ddr_16_1/bufferR>:<BUFR_BUFR>.  Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE
   BYPASS.
WARNING:PhysDesignRules:1350 - Issue with pin connections and/or configuration on
   block:<fLink/ser_L/OSER8B_inst/soserdes_inst>:<OSERDES_OSERDES>.  The use of INIT_OQ requires the OQ output pin to be
   connected.
WARNING:PhysDesignRules:1351 - Issue with pin connections and/or configuration on
   block:<fLink/ser_L/OSER8B_inst/soserdes_inst>:<OSERDES_OSERDES>.  The use of SRVAL_OQ requires the OQ output pin to
   be connected.
WARNING:PhysDesignRules:1325 - Issue with pin connections and/or configuration on
   block:<fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_master>:<ISERDES_ISERDES>.  Useless CE2 input pin. With
   NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1350 - Issue with pin connections and/or configuration on
   block:<fLink/ser_H/OSER8B_inst/soserdes_inst>:<OSERDES_OSERDES>.  The use of INIT_OQ requires the OQ output pin to be
   connected.
WARNING:PhysDesignRules:1351 - Issue with pin connections and/or configuration on
   block:<fLink/ser_H/OSER8B_inst/soserdes_inst>:<OSERDES_OSERDES>.  The use of SRVAL_OQ requires the OQ output pin to
   be connected.
WARNING:PhysDesignRules:1325 - Issue with pin connections and/or configuration on
   block:<fLink/deser_VM/deser_inst/AISER8b/ISERDES_NODELAY_slave>:<ISERDES_ISERDES>.  Useless CE2 input pin. With
   NUM_CE set 1 the CE2 input pin is being ignored.
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<q2/ddr_16_1/bufferR>:<BUFR_BUFR>.  Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE
   BYPASS.
WARNING:PhysDesignRules:1267 - Issue with pin connections and/or configuration on
   block:<q3/ddr_16_1/bufferR>:<BUFR_BUFR>.  Useless input. The input pins CE and CLR are not used for BUFR_DIVIDE
   BYPASS.

Section 3 - Informational
-------------------------
INFO:Security:54 - 'xc5vlx50' is a WebPack part.
INFO:LIT:243 - Logical network adc_monitor/Mtrien_rstPort_n<0> has no load.
INFO:LIT:395 - The above info message is repeated 229 more times for the
   following (max. 5 shown):
   adc_monitor/Mtrien_rstPort_n<3>,
   adc_monitor/Mtrien_rstPort_n<5>,
   ioFpga_11,
   ioFpga_13,
   ioFpga_19
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:1078 - IDELAYCTRL symbol "fLink/idel_ctrl" (output
   signal=fLink/idlayctrl_rdy) does not have assigned IODELAY_GROUP. A default
   GROUP "MapGeneratedIodelayGroup" will be assigned.
   The following IODELAY Components are assigned to the same GROUP:
   IODELAY symbol "i1/ddr_16_1/make_path[0].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<0>)
   IODELAY symbol "i1/ddr_16_1/make_path[1].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<1>)
   IODELAY symbol "i1/ddr_16_1/make_path[2].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<2>)
   IODELAY symbol "i1/ddr_16_1/make_path[3].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<3>)
   IODELAY symbol "i1/ddr_16_1/make_path[4].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<4>)
   IODELAY symbol "i1/ddr_16_1/make_path[5].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<5>)
   IODELAY symbol "i1/ddr_16_1/make_path[6].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<6>)
   IODELAY symbol "i1/ddr_16_1/make_path[7].idels" (output
   signal=i1/ddr_16_1/del_to_ddr<7>)
   IODELAY symbol "i1/ddr_16_1/adc_clk_del" (output
   signal=i1/ddr_16_1/clkDelayedRaw)
   IODELAY symbol "ql1/ddr_16_1/make_path[0].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<0>)
   IODELAY symbol "ql1/ddr_16_1/make_path[1].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<1>)
   IODELAY symbol "ql1/ddr_16_1/make_path[2].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<2>)
   IODELAY symbol "ql1/ddr_16_1/make_path[3].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<3>)
   IODELAY symbol "ql1/ddr_16_1/make_path[4].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<4>)
   IODELAY symbol "ql1/ddr_16_1/make_path[5].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<5>)
   IODELAY symbol "ql1/ddr_16_1/make_path[6].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<6>)
   IODELAY symbol "ql1/ddr_16_1/make_path[7].idels" (output
   signal=ql1/ddr_16_1/del_to_ddr<7>)
   IODELAY symbol "ql1/ddr_16_1/adc_clk_del" (output
   signal=ql1/ddr_16_1/clkDelayedRaw)
   IODELAY symbol "i2/ddr_16_1/make_path[0].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<0>)
   IODELAY symbol "i2/ddr_16_1/make_path[1].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<1>)
   IODELAY symbol "i2/ddr_16_1/make_path[2].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<2>)
   IODELAY symbol "i2/ddr_16_1/make_path[3].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<3>)
   IODELAY symbol "i2/ddr_16_1/make_path[4].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<4>)
   IODELAY symbol "i2/ddr_16_1/make_path[5].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<5>)
   IODELAY symbol "i2/ddr_16_1/make_path[6].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<6>)
   IODELAY symbol "i2/ddr_16_1/make_path[7].idels" (output
   signal=i2/ddr_16_1/del_to_ddr<7>)
   IODELAY symbol "i2/ddr_16_1/adc_clk_del" (output
   signal=i2/ddr_16_1/clkDelayedRaw)
   IODELAY symbol "qh1/ddr_16_1/make_path[0].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<0>)
   IODELAY symbol "qh1/ddr_16_1/make_path[1].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<1>)
   IODELAY symbol "qh1/ddr_16_1/make_path[2].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<2>)
   IODELAY symbol "qh1/ddr_16_1/make_path[3].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<3>)
   IODELAY symbol "qh1/ddr_16_1/make_path[4].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<4>)
   IODELAY symbol "qh1/ddr_16_1/make_path[5].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<5>)
   IODELAY symbol "qh1/ddr_16_1/make_path[6].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<6>)
   IODELAY symbol "qh1/ddr_16_1/make_path[7].idels" (output
   signal=qh1/ddr_16_1/del_to_ddr<7>)
   IODELAY symbol "qh1/ddr_16_1/adc_clk_del" (output
   signal=qh1/ddr_16_1/clkDelayedRaw)
   IODELAY symbol "q2/ddr_16_1/make_path[0].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<0>)
   IODELAY symbol "q2/ddr_16_1/make_path[1].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<1>)
   IODELAY symbol "q2/ddr_16_1/make_path[2].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<2>)
   IODELAY symbol "q2/ddr_16_1/make_path[3].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<3>)
   IODELAY symbol "q2/ddr_16_1/make_path[4].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<4>)
   IODELAY symbol "q2/ddr_16_1/make_path[5].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<5>)
   IODELAY symbol "q2/ddr_16_1/make_path[6].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<6>)
   IODELAY symbol "q2/ddr_16_1/make_path[7].idels" (output
   signal=q2/ddr_16_1/del_to_ddr<7>)
   IODELAY symbol "q2/ddr_16_1/adc_clk_del" (output
   signal=q2/ddr_16_1/clkDelayedRaw)
   IODELAY symbol "q3/ddr_16_1/make_path[0].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<0>)
   IODELAY symbol "q3/ddr_16_1/make_path[1].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<1>)
   IODELAY symbol "q3/ddr_16_1/make_path[2].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<2>)
   IODELAY symbol "q3/ddr_16_1/make_path[3].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<3>)
   IODELAY symbol "q3/ddr_16_1/make_path[4].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<4>)
   IODELAY symbol "q3/ddr_16_1/make_path[5].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<5>)
   IODELAY symbol "q3/ddr_16_1/make_path[6].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<6>)
   IODELAY symbol "q3/ddr_16_1/make_path[7].idels" (output
   signal=q3/ddr_16_1/del_to_ddr<7>)
   IODELAY symbol "q3/ddr_16_1/adc_clk_del" (output
   signal=q3/ddr_16_1/clkDelayedRaw)
   IODELAY symbol "fLink/deser_VM/deser_inst/AISER8b/SIN_delay" (output
   signal=fLink/deser_VM/deser_inst/AISER8b/SDIN_DEL)
INFO:MapLib:856 - PLL_ADV fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST CLKIN2 pin
   was disconnected because a constant 1 is driving the CLKINSEL pin.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 412 block(s) removed
 106 block(s) optimized away
 378 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "adc_monitor/Mtrien_rstPort_n<0>" is loadless and has been removed.
 Loadless block "adc_monitor/Mtrien_rstPort_n<0>" (FF) removed.
  The signal "adc_monitor/Mtrien_rstPort_n<0>_and0000_inv" is loadless and has
been removed.
   Loadless block "adc_monitor/Mtrien_rstPort_n<0>_and0000_inv1" (ROM) removed.
The signal "adc_monitor/Mtrien_rstPort_n<3>" is loadless and has been removed.
 Loadless block "adc_monitor/Mtrien_rstPort_n<3>" (FF) removed.
  The signal "adc_monitor/Mtrien_rstPort_n<3>_not0001" is loadless and has been
removed.
   Loadless block "adc_monitor/Mtrien_rstPort_n<3>_not00011" (ROM) removed.
The signal "adc_monitor/Mtrien_rstPort_n<5>" is loadless and has been removed.
 Loadless block "adc_monitor/Mtrien_rstPort_n<5>" (FF) removed.
  The signal "adc_monitor/Mtrien_rstPort_n<5>_not0001" is loadless and has been
removed.
   Loadless block "adc_monitor/Mtrien_rstPort_n<5>_not00011" (ROM) removed.
Loadless block "delDcm/CLK2X_BUFG_INST" (CKBUF) removed.
 The signal "delDcm/CLK2X_BUF" is loadless and has been removed.
Loadless block "fLink/buffers_muets.IBUFDS_inst_1" (IBUFDS) removed.
 The signal "sdi_H_p" is loadless and has been removed.
  Loadless block "sdi_H_p" (PAD) removed.
 The signal "sdi_H_n" is loadless and has been removed.
  Loadless block "sdi_H_n" (PAD) removed.
Loadless block "fLink/buffers_muets.IBUFDS_inst_2" (IBUFDS) removed.
 The signal "sdi_L_p" is loadless and has been removed.
  Loadless block "sdi_L_p" (PAD) removed.
 The signal "sdi_L_n" is loadless and has been removed.
  Loadless block "sdi_L_n" (PAD) removed.
Loadless block "i1/ddr_16_1/make_path[7].fastInstance.iddr_x" (IDDR_2CLK)
removed.
Loadless block "i2/ddr_16_1/make_path[7].fastInstance.iddr_x" (IDDR_2CLK)
removed.
Loadless block "q2/ddr_16_1/make_path[7].slowInstance.iddr_x" (IDDR_2CLK)
removed.
Loadless block "q3/ddr_16_1/make_path[7].slowInstance.iddr_x" (IDDR_2CLK)
removed.
Loadless block "qh1/ddr_16_1/make_path[7].slowInstance.iddr_x" (IDDR_2CLK)
removed.
Loadless block "ql1/ddr_16_1/make_path[7].fastInstance.iddr_x" (IDDR_2CLK)
removed.
The signal "picoBlock/maZone/N1" is sourceless and has been removed.
The signal "picoBlock/maZone/N0" is sourceless and has been removed.
The signal "picoBlock/maZone/BU2/qdpo<0>" is sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<15>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<14>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<13>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<12>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<11>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<10>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<9>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<8>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<7>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<6>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<5>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<4>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<3>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<2>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<1>" is
sourceless and has been removed.
The signal "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int<0>" is
sourceless and has been removed.
The signal "adc_monitor/spi_inst/memoireRom/spo<27>" is sourceless and has been
removed.
The signal "adc_monitor/spi_inst/memoireRom/N1" is sourceless and has been
removed.
The signal "adc_monitor/spi_inst/memoireRom/N0" is sourceless and has been
removed.
The signal "adc_monitor/aligneur/memoireRam/N1" is sourceless and has been
removed.
The signal "adc_monitor/aligneur/memoireRam/N0" is sourceless and has been
removed.
The signal "adc_monitor/aligneur/memoireRam/BU2/qdpo<0>" is sourceless and has
been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<7>" is
sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<6>" is
sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<5>" is
sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<4>" is
sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<3>" is
sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<2>" is
sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<1>" is
sourceless and has been removed.
The signal
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<0>" is
sourceless and has been removed.
The signal "adc_monitor/aligneur/memoireRom/N1" is sourceless and has been
removed.
The signal "adc_monitor/aligneur/memoireRom/N0" is sourceless and has been
removed.
The signal "rEngine/make_128_fifo.seg/N1" is sourceless and has been removed.
The signal "rEngine/make_128_fifo.seg/N0" is sourceless and has been removed.
The signal "rEngine/make_128_fifo.seg/BU2/qdpo<0>" is sourceless and has been
removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<15>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<14>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<13>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<12>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<11>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<10>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<9>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<8>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<7>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<6>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<5>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<4>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<3>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<2>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<1>" is
sourceless and has been removed.
The signal
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<0>" is
sourceless and has been removed.
The signal "make_tel_b.alims/main2Hv_0/VCC" is sourceless and has been removed.
The signal "make_tel_b.alims/main2Hv_1/VCC" is sourceless and has been removed.
The signal "make_tel_b.alims/main2Hv_2/VCC" is sourceless and has been removed.
The signal "make_tel_b.alims/main2Hv_3/VCC" is sourceless and has been removed.
The signal "make_tel_b.alims/main2Hv_4/VCC" is sourceless and has been removed.
The signal "make_tel_b.alims/main2Hv_5/VCC" is sourceless and has been removed.
The signal "make_tel_b.alims/main2Hv_6/VCC" is sourceless and has been removed.
The signal "make_tel_b.alims/main2Hv_7/VCC" is sourceless and has been removed.
The signal "make_tel_b.alims/main2_0/VCC" is sourceless and has been removed.
The signal "make_tel_b.alims/main2_1/VCC" is sourceless and has been removed.
The signal "make_tel_b.alims/main2_2/VCC" is sourceless and has been removed.
The signal "make_tel_b.alims/main2_3/VCC" is sourceless and has been removed.
The signal "make_tel_b.alims/main2_4/VCC" is sourceless and has been removed.
The signal "make_tel_b.alims/main2_5/VCC" is sourceless and has been removed.
The signal "make_tel_b.alims/main2_6/VCC" is sourceless and has been removed.
The signal "make_tel_b.alims/main2_7/VCC" is sourceless and has been removed.
The signal "i1/waverFast/make_32_seg.seg/N1" is sourceless and has been removed.
The signal "i1/waverFast/make_32_seg.seg/N0" is sourceless and has been removed.
The signal "i1/waverFast/make_32_seg.seg/BU2/qdpo<0>" is sourceless and has been
removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<15>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<14>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<13>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<12>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<11>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<10>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<9>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<8>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<7>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<6>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<5>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<4>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<3>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<2>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<1>" is
sourceless and has been removed.
The signal
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<0>" is
sourceless and has been removed.
The signal "ql1/waverFast/make_32_seg.seg/N1" is sourceless and has been
removed.
The signal "ql1/waverFast/make_32_seg.seg/N0" is sourceless and has been
removed.
The signal "ql1/waverFast/make_32_seg.seg/BU2/qdpo<0>" is sourceless and has
been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<15>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<14>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<13>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<12>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<11>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<10>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<9>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<8>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<7>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<6>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<5>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<4>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<3>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<2>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<1>" is
sourceless and has been removed.
The signal
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<0>" is
sourceless and has been removed.
The signal "i2/waverFast/make_32_seg.seg/N1" is sourceless and has been removed.
The signal "i2/waverFast/make_32_seg.seg/N0" is sourceless and has been removed.
The signal "i2/waverFast/make_32_seg.seg/BU2/qdpo<0>" is sourceless and has been
removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<15>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<14>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<13>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<12>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<11>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<10>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<9>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<8>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<7>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<6>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<5>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<4>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<3>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<2>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<1>" is
sourceless and has been removed.
The signal
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int<0>" is
sourceless and has been removed.
The signal "qh1/waverSlow/make_256_seg.seg/N0" is sourceless and has been
removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<15>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<14>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<13>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<12>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<11>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<10>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<9>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<8>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<7>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<6>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<5>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<4>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<3>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<2>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<1>" is sourceless and has been removed.
The signal
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int<0>" is sourceless and has been removed.
The signal "q2/waverSlow/make_256_seg.seg/N0" is sourceless and has been
removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<15>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<14>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<13>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<12>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<11>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<10>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<9>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<8>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<7>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<6>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<5>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<4>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<3>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<2>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<1>" is sourceless and has been removed.
The signal
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<0>" is sourceless and has been removed.
The signal "q3/waverSlow/make_256_seg.seg/N0" is sourceless and has been
removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<15>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<14>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<13>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<12>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<11>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<10>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<9>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<8>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<7>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<6>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<5>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<4>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<3>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<2>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<1>" is sourceless and has been removed.
The signal
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int<0>" is sourceless and has been removed.
The signal "fLink/fifo3/full" is sourceless and has been removed.
The signal "fLink/fifo3/empty" is sourceless and has been removed.
The signal "fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i_mux0000" is
sourceless and has been removed.
 Sourceless block "fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb" (FF)
removed.
  The signal "fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb" is
sourceless and has been removed.
   Sourceless block
"fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i_mux00001" (ROM)
removed.
 Sourceless block "fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i" (FF)
removed.
The signal
"fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_mux0001<1>" is
sourceless and has been removed.
 Sourceless block "fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0"
(FF) removed.
  The signal "fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state<0>" is
sourceless and has been removed.
   Sourceless block
"fLink/fifo3/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_mux0001<1>1" (ROM)
removed.
The signal "fLink/fifo2/full" is sourceless and has been removed.
The signal "fLink/fifo2/empty" is sourceless and has been removed.
The signal "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i_mux0000" is
sourceless and has been removed.
 Sourceless block "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb" (FF)
removed.
  The signal "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb" is
sourceless and has been removed.
   Sourceless block
"fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i_mux00001" (ROM)
removed.
 Sourceless block "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i" (FF)
removed.
The signal
"fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_mux0001<1>" is
sourceless and has been removed.
 Sourceless block "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0"
(FF) removed.
  The signal "fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state<0>" is
sourceless and has been removed.
   Sourceless block
"fLink/fifo2/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_mux0001<1>1" (ROM)
removed.
The signal "fLink/fifo1/full" is sourceless and has been removed.
The signal "fLink/fifo1/empty" is sourceless and has been removed.
The signal "fLink/fifo1/dout<15>" is sourceless and has been removed.
The signal "fLink/fifo1/dout<14>" is sourceless and has been removed.
The signal "fLink/fifo1/dout<13>" is sourceless and has been removed.
The signal "fLink/fifo1/dout<12>" is sourceless and has been removed.
The signal "fLink/fifo1/dout<11>" is sourceless and has been removed.
The signal "fLink/fifo1/dout<10>" is sourceless and has been removed.
The signal "fLink/fifo1/dout<9>" is sourceless and has been removed.
The signal "fLink/fifo1/dout<8>" is sourceless and has been removed.
The signal "fLink/fifo1/dout<7>" is sourceless and has been removed.
The signal "fLink/fifo1/dout<6>" is sourceless and has been removed.
The signal "fLink/fifo1/dout<5>" is sourceless and has been removed.
The signal "fLink/fifo1/dout<4>" is sourceless and has been removed.
The signal "fLink/fifo1/dout<3>" is sourceless and has been removed.
The signal "fLink/fifo1/dout<2>" is sourceless and has been removed.
The signal "fLink/fifo1/dout<1>" is sourceless and has been removed.
The signal "fLink/fifo1/dout<0>" is sourceless and has been removed.
The signal "fLink/fifo1/BU2/rd_data_count<0>" is sourceless and has been
removed.
 Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/wr_rst_asreg" (FF) removed.
  The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/wr_rst_asreg" is sourceless and has
been removed.
   Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1" (FF)
removed.
    The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1" is sourceless and
has been removed.
     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2" (FF)
removed.
      The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2" is sourceless and
has been removed.
       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/wr_rst_comb1" (ROM) removed.
        The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/wr_rst_comb" is sourceless and has
been removed.
         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/wr_rst_reg_1" (FF) removed.
          The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/wr_rst_reg<1>" is sourceless and
has been removed.
           Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_3" (FF) removed.
            The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count<3>" is sourceless and
has been removed.
             Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_3" (FF)
removed.
              The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<3>" is sourceless
and has been removed.
               Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_3" (FF)
removed.
                The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<3>" is sourceless
and has been removed.
                 Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3" (FF) removed.
                  The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<3>" is sourceless and
has been removed.
                   Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3" (FF)
removed.
                    The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>" is
sourceless and has been removed.
                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3" (FF)
removed.
                      The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<3>" is
sourceless and has been removed.
                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3" (FF)
removed.
                        The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<3>" is sourceless and
has been removed.
                         Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_or0000153" (ROM)
removed.
                          The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_or0000" is
sourceless and has been removed.
                           Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
(FF) removed.
                            The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i" is
sourceless and has been removed.
                             Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_mux0001<0>1" (ROM)
removed.
                              The signal
"fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_mux0001<0>" is
sourceless and has been removed.
                               Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_1"
(FF) removed.
                                The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state<1>" is
sourceless and has been removed.
                                 Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_mux0001<1>1" (ROM)
removed.
                                  The signal
"fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_mux0001<1>" is
sourceless and has been removed.
                                   Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state_0"
(FF) removed.
                                    The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state<0>" is
sourceless and has been removed.
                                     Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i_mux00001" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i_mux0000" is
sourceless and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb" (FF)
removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_fb" is
sourceless and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i" (FF)
removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1"
(ROM) removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_not0001" is sourceless and has
been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_15" (FF) removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_14" (FF) removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_13" (FF) removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_12" (FF) removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_11" (FF) removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_10" (FF) removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_9" (FF) removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_8" (FF) removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_7" (FF) removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_6" (FF) removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_5" (FF) removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_4" (FF) removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_3" (FF) removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_2" (FF) removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_1" (FF) removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/dout_i_0" (FF) removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1"
(ROM) removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_3" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count<3>" is sourceless and
has been removed.
                                         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3" (FF)
removed.
                                          The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>" is sourceless
and has been removed.
                                           Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3" (FF) removed.
                                            The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<3>" is sourceless and
has been removed.
                                             Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3" (FF)
removed.
                                              The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<3>" is
sourceless and has been removed.
                                               Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3" (FF)
removed.
                                                The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<3>" is
sourceless and has been removed.
                                                 Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3" (FF)
removed.
*The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<3>" is sourceless and
has been removed.
* Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_mux000058" (ROM) removed.
*  The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_mux000058" is
sourceless and has been removed.
*   Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_mux0000178" (ROM)
removed.
*    The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_mux0000" is
sourceless and has been removed.
*     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
*     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i" (FF)
removed.
*      The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i" is
sourceless and has been removed.
*       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/ram_wr_en_i1" (ROM) removed.
*        The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_not0001" is sourceless
and has been removed.
*         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_2" (FF) removed.
*          The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count<2>" is sourceless and
has been removed.
*           Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_2" (FF)
removed.
*            The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<2>" is sourceless
and has been removed.
*             Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_2" (FF)
removed.
*              The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<2>" is sourceless
and has been removed.
*               Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0001_Result1" (ROM)
removed.
*                The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0001" is sourceless
and has been removed.
*                 Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1" (FF) removed.
*                  The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<1>" is sourceless and
has been removed.
*                   Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1" (FF)
removed.
*                    The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<1>" is
sourceless and has been removed.
*                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1" (FF)
removed.
*                      The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<1>" is
sourceless and has been removed.
*                       Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0001_Result1" (ROM)
removed.
*                        The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0001" is
sourceless and has been removed.
*                         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1" (FF)
removed.
*                          The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<1>" is sourceless and
has been removed.
*                           Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_or0000135" (ROM)
removed.
*                            The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_or0000135"
is sourceless and has been removed.
*                           Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i_or0000153_SW0" (ROM)
removed.
*                            The signal "fLink/fifo1/BU2/N21" is sourceless and has been removed.
*                       Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0002_Result1" (ROM)
removed.
*                        The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0002" is
sourceless and has been removed.
*                         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0" (FF)
removed.
*                          The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<0>" is sourceless and
has been removed.
*               Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0000_Result1" (ROM)
removed.
*                The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0000" is sourceless
and has been removed.
*                 Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2" (FF) removed.
*                  The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2>" is sourceless and
has been removed.
*                   Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2" (FF)
removed.
*                    The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<2>" is
sourceless and has been removed.
*                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2" (FF)
removed.
*                      The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<2>" is
sourceless and has been removed.
*                       Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_bin_xor0000_Result1" (ROM)
removed.
*                        The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_xor0000" is
sourceless and has been removed.
*                         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2" (FF)
removed.
*                          The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin<2>" is sourceless and
has been removed.
*           Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<2>11"
(ROM) removed.
*            The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count2" is sourceless
and has been removed.
*           Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<3>11"
(ROM) removed.
*            The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count3" is sourceless
and has been removed.
*           Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_mux0000144" (ROM)
removed.
*            The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_mux0000144" is
sourceless and has been removed.
*         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_1" (FF) removed.
*          The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count<1>" is sourceless and
has been removed.
*           Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_1" (FF)
removed.
*            The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<1>" is sourceless
and has been removed.
*             Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_1" (FF)
removed.
*              The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<1>" is sourceless
and has been removed.
*               Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/Mxor_wr_pntr_gc_xor0002_Result1" (ROM)
removed.
*                The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_xor0002" is sourceless
and has been removed.
*                 Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0" (FF) removed.
*                  The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<0>" is sourceless and
has been removed.
*                   Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0" (FF)
removed.
*                    The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<0>" is
sourceless and has been removed.
*                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0" (FF)
removed.
*                      The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<0>" is
sourceless and has been removed.
*           Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<1>11"
(ROM) removed.
*            The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count1" is sourceless
and has been removed.
*           Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_mux000098" (ROM) removed.
*            The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i_mux000098" is
sourceless and has been removed.
*         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_0" (FF) removed.
*          The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count<0>" is sourceless and
has been removed.
*           Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1_0" (FF)
removed.
*            The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d1<0>" is sourceless
and has been removed.
*             Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2_0" (FF)
removed.
*              The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/count_d2<0>" is sourceless
and has been removed.
*           Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count_xor<0>11_INV_0" (BUF)
removed.
*            The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.wr/wpntr/Mcount_count" is sourceless
and has been removed.
                                                 Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_bin_xor0000_Result1" (ROM)
removed.
*The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_xor0000" is
sourceless and has been removed.
* Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2" (FF)
removed.
*  The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<2>" is sourceless and
has been removed.
                                                 Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_bin_xor0001_Result1" (ROM)
removed.
*The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_xor0001" is
sourceless and has been removed.
* Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1" (FF)
removed.
*  The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<1>" is sourceless and
has been removed.
                                                 Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_bin_xor0002_Result1" (ROM)
removed.
*The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_xor0002" is
sourceless and has been removed.
* Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0" (FF)
removed.
*  The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin<0>" is sourceless and
has been removed.
                                           Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_gc_xor0000_Result1" (ROM)
removed.
                                            The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0000" is sourceless
and has been removed.
                                             Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2" (FF) removed.
                                              The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<2>" is sourceless and
has been removed.
                                               Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2" (FF)
removed.
                                                The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<2>" is
sourceless and has been removed.
                                                 Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2" (FF)
removed.
*The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<2>" is
sourceless and has been removed.
                                         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<3>11"
(ROM) removed.
                                          The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count3" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_2" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count<2>" is sourceless and
has been removed.
                                         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_2" (FF)
removed.
                                          The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<2>" is sourceless
and has been removed.
                                           Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_gc_xor0001_Result1" (ROM)
removed.
                                            The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0001" is sourceless
and has been removed.
                                             Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1" (FF) removed.
                                              The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<1>" is sourceless and
has been removed.
                                               Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1" (FF)
removed.
                                                The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<1>" is
sourceless and has been removed.
                                                 Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1" (FF)
removed.
*The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<1>" is
sourceless and has been removed.
                                         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<2>11"
(ROM) removed.
                                          The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count2" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_1" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count<1>" is sourceless and
has been removed.
                                         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1" (FF)
removed.
                                          The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<1>" is sourceless
and has been removed.
                                           Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/Mxor_rd_pntr_gc_xor0002_Result1" (ROM)
removed.
                                            The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_xor0002" is sourceless
and has been removed.
                                             Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0" (FF) removed.
                                              The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc<0>" is sourceless and
has been removed.
                                               Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0" (FF)
removed.
                                                The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<0>" is
sourceless and has been removed.
                                                 Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0" (FF)
removed.
*The signal "fLink/fifo1/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<0>" is
sourceless and has been removed.
                                         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<1>11"
(ROM) removed.
                                          The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count1" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_0" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count<0>" is sourceless and
has been removed.
                                         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0" (FF)
removed.
                                          The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<0>" is sourceless
and has been removed.
                                         Sourceless block
"fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count_xor<0>11_INV_0" (BUF)
removed.
                                          The signal "fLink/fifo1/BU2/U0/grf.rf/gl0.rd/rpntr/Mcount_count" is sourceless
and has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<0>" is sourceless and
has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<1>" is sourceless and
has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<2>" is sourceless and
has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<3>" is sourceless and
has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<4>" is sourceless and
has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<5>" is sourceless and
has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<6>" is sourceless and
has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<7>" is sourceless and
has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<8>" is sourceless and
has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_9_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_9_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_9" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<9>" is sourceless and
has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_10" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<10>" is sourceless and
has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_11_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_11_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_11" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<11>" is sourceless and
has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_12_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_12_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_12" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<12>" is sourceless and
has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_13_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_13_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_13" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<13>" is sourceless and
has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_14_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_14_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_14" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<14>" is sourceless and
has been removed.
                                     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_15_rstpot" (ROM)
removed.
                                      The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_15_rstpot" is sourceless
and has been removed.
                                       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i_15" (FF) removed.
                                        The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/dout_i<15>" is sourceless and
has been removed.
         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/wr_rst_reg_0" (FF) removed.
          The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/wr_rst_reg<0>" is sourceless and
has been removed.
 Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_asreg" (FF) removed.
  The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_asreg" is sourceless and has
been removed.
   Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1" (FF)
removed.
    The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1" is sourceless and
has been removed.
     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2" (FF)
removed.
      The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2" is sourceless and
has been removed.
       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_comb1" (ROM) removed.
        The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_comb" is sourceless and has
been removed.
         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_reg_2" (FF) removed.
          The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_reg<2>" is sourceless and
has been removed.
         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_reg_1" (FF) removed.
          The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_reg<1>" is sourceless and
has been removed.
         Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_reg_0" (FF) removed.
          The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/rd_rst_reg<0>" is sourceless and
has been removed.
 Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/rst_d1" (FF) removed.
  The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/rst_d1" is sourceless and has been
removed.
   Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/rst_d2" (FF) removed.
    The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/rst_d2" is sourceless and has been
removed.
     Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/rst_d3" (FF) removed.
      The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/rst_d3" is sourceless and has been
removed.
       Sourceless block "fLink/fifo1/BU2/U0/grf.rf/rstblk/RST_FULL_GEN" (FF) removed.
        The signal "fLink/fifo1/BU2/U0/grf.rf/rstblk/RST_FULL_GEN" is sourceless and has
been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<1>" is sourceless
and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<0>" is sourceless
and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<3>" is sourceless
and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<2>" is sourceless
and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<5>" is sourceless
and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<4>" is sourceless
and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<7>" is sourceless
and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<6>" is sourceless
and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<9>" is sourceless
and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<8>" is sourceless
and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<11>" is
sourceless and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<10>" is
sourceless and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<12>" is
sourceless and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<13>" is
sourceless and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<14>" is
sourceless and has been removed.
The signal "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<15>" is
sourceless and has been removed.
The signal "make_tel_b.clkGene1_buf/O" is sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "adc_monitor/aligneur/ramDataIn_6_mux0001" is unused and has been
removed.
The signal "adc_monitor/aligneur/ramDataIn_7_mux0001" is unused and has been
removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_0"
(FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_1"
(FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_2"
(FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_3"
(FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_4"
(FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_5"
(FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_6"
(FF) removed.
Unused block
"adc_monitor/aligneur/memoireRam/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_7"
(FF) removed.
Unused block "adc_monitor/aligneur/memoireRam/GND" (ZERO) removed.
Unused block "adc_monitor/aligneur/memoireRam/VCC" (ONE) removed.
Unused block "adc_monitor/aligneur/memoireRom/GND" (ZERO) removed.
Unused block "adc_monitor/aligneur/memoireRom/VCC" (ONE) removed.
Unused block
"adc_monitor/spi_inst/memoireRom/BU2/U0/gen_rom.rom_inst/Mrom_spo_int_rom0000271
" (ROM) removed.
Unused block "adc_monitor/spi_inst/memoireRom/GND" (ZERO) removed.
Unused block "adc_monitor/spi_inst/memoireRom/VCC" (ONE) removed.
Unused block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1" (RAM32M) removed.
Unused block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2" (RAM32M) removed.
Unused block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31" (RAM32X1D)
removed.
Unused block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32" (RAM32X1D)
removed.
Unused block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM33" (RAM32X1D)
removed.
Unused block "fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34" (RAM32X1D)
removed.
Unused block "fLink/fifo1/BU2/XST_GND" (ZERO) removed.
Unused block "fLink/fifo1/GND" (ZERO) removed.
Unused block "fLink/fifo1/VCC" (ONE) removed.
Unused block "fLink/fifo2/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block "fLink/fifo2/GND" (ZERO) removed.
Unused block "fLink/fifo2/VCC" (ONE) removed.
Unused block "fLink/fifo3/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_i" (FF)
removed.
Unused block "fLink/fifo3/GND" (ZERO) removed.
Unused block "fLink/fifo3/VCC" (ONE) removed.
Unused block "i1/waverFast/bufCirc/GND" (ZERO) removed.
Unused block "i1/waverFast/bufCirc/VCC" (ONE) removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_0" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_1" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_10" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_11" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_12" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_13" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_14" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_15" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_2" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_3" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_4" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_5" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_6" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_7" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_8" (FF)
removed.
Unused block
"i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_9" (FF)
removed.
Unused block "i1/waverFast/make_32_seg.seg/GND" (ZERO) removed.
Unused block "i1/waverFast/make_32_seg.seg/VCC" (ONE) removed.
Unused block "i1/waverFast/make_8k_Meb.meb/GND" (ZERO) removed.
Unused block "i1/waverFast/make_8k_Meb.meb/VCC" (ONE) removed.
Unused block "i2/waverFast/bufCirc/GND" (ZERO) removed.
Unused block "i2/waverFast/bufCirc/VCC" (ONE) removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_0" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_1" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_10" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_11" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_12" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_13" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_14" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_15" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_2" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_3" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_4" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_5" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_6" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_7" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_8" (FF)
removed.
Unused block
"i2/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_9" (FF)
removed.
Unused block "i2/waverFast/make_32_seg.seg/GND" (ZERO) removed.
Unused block "i2/waverFast/make_32_seg.seg/VCC" (ONE) removed.
Unused block "i2/waverFast/make_8k_Meb.meb/GND" (ZERO) removed.
Unused block "i2/waverFast/make_8k_Meb.meb/VCC" (ONE) removed.
Unused block "make_tel_b.clkGene1_buf/IBUF" (BUF) removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_0" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_1" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_10" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_11" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_12" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_13" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_14" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_15" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_2" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_3" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_4" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_5" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_6" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_7" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_8" (FF)
removed.
Unused block "picoBlock/maZone/BU2/U0/gen_sp_ram.spram_inst/qspo_int_9" (FF)
removed.
Unused block "picoBlock/maZone/BU2/XST_GND" (ZERO) removed.
Unused block "picoBlock/maZone/GND" (ZERO) removed.
Unused block "picoBlock/maZone/VCC" (ONE) removed.
Unused block "q2/blockHisto.monHisto/memoire/GND" (ZERO) removed.
Unused block "q2/blockHisto.monHisto/memoire/VCC" (ONE) removed.
Unused block "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/GND" (ZERO)
removed.
Unused block "q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/VCC" (ONE)
removed.
Unused block "q2/blockNrj/formeur/rising/make_mem.my_delay/GND" (ZERO) removed.
Unused block "q2/blockNrj/formeur/rising/make_mem.my_delay/VCC" (ONE) removed.
Unused block "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/GND" (ZERO)
removed.
Unused block "q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/VCC" (ONE)
removed.
Unused block "q2/blockTrig/formeur/rising/make_mem.my_delay/GND" (ZERO) removed.
Unused block "q2/blockTrig/formeur/rising/make_mem.my_delay/VCC" (ONE) removed.
Unused block "q2/waverSlow/bufCirc/GND" (ZERO) removed.
Unused block "q2/waverSlow/bufCirc/VCC" (ONE) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_0" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_1" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_10" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_11" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_12" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_13" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_14" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_15" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_2" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_3" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_4" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_5" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_6" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_7" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_8" (FF) removed.
Unused block
"q2/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_9" (FF) removed.
Unused block "q2/waverSlow/make_4k_Meb.meb/GND" (ZERO) removed.
Unused block "q2/waverSlow/make_4k_Meb.meb/VCC" (ONE) removed.
Unused block "q3/blockFastNrj/formeur/rising/make_mem.my_delay/GND" (ZERO)
removed.
Unused block "q3/blockFastNrj/formeur/rising/make_mem.my_delay/VCC" (ONE)
removed.
Unused block "q3/blockHisto1.totHisto/memoire/GND" (ZERO) removed.
Unused block "q3/blockHisto1.totHisto/memoire/VCC" (ONE) removed.
Unused block "q3/blockHisto2.fastHisto/memoire/GND" (ZERO) removed.
Unused block "q3/blockHisto2.fastHisto/memoire/VCC" (ONE) removed.
Unused block "q3/blockNrj/formeur/rising/make_mem.my_delay/GND" (ZERO) removed.
Unused block "q3/blockNrj/formeur/rising/make_mem.my_delay/VCC" (ONE) removed.
Unused block "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/GND" (ZERO)
removed.
Unused block "q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/VCC" (ONE)
removed.
Unused block "q3/blockTrig/formeur/rising/make_mem.my_delay/GND" (ZERO) removed.
Unused block "q3/blockTrig/formeur/rising/make_mem.my_delay/VCC" (ONE) removed.
Unused block "q3/waverSlow/bufCirc/GND" (ZERO) removed.
Unused block "q3/waverSlow/bufCirc/VCC" (ONE) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_0" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_1" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_10" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_11" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_12" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_13" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_14" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_15" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_2" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_3" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_4" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_5" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_6" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_7" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_8" (FF) removed.
Unused block
"q3/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_i
nst/qsdpo_int_9" (FF) removed.
Unused block "q3/waverSlow/make_4k_Meb.meb/GND" (ZERO) removed.
Unused block "q3/waverSlow/make_4k_Meb.meb/VCC" (ONE) removed.
Unused block "qh1/blockHisto.monHisto/memoire/GND" (ZERO) removed.
Unused block "qh1/blockHisto.monHisto/memoire/VCC" (ONE) removed.
Unused block "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/GND" (ZERO)
removed.
Unused block "qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/VCC" (ONE)
removed.
Unused block "qh1/blockNrj/formeur/rising/make_mem.my_delay/GND" (ZERO) removed.
Unused block "qh1/blockNrj/formeur/rising/make_mem.my_delay/VCC" (ONE) removed.
Unused block "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/GND" (ZERO)
removed.
Unused block "qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/VCC" (ONE)
removed.
Unused block "qh1/blockTrig/formeur/rising/make_mem.my_delay/GND" (ZERO)
removed.
Unused block "qh1/blockTrig/formeur/rising/make_mem.my_delay/VCC" (ONE) removed.
Unused block "qh1/waverSlow/bufCirc/GND" (ZERO) removed.
Unused block "qh1/waverSlow/bufCirc/VCC" (ONE) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_0" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_1" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_10" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_11" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_12" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_13" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_14" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_15" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_2" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_3" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_4" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_5" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_6" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_7" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_8" (FF) removed.
Unused block
"qh1/waverSlow/make_256_seg.seg/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_
inst/qsdpo_int_9" (FF) removed.
Unused block "qh1/waverSlow/make_4k_Meb.meb/GND" (ZERO) removed.
Unused block "qh1/waverSlow/make_4k_Meb.meb/VCC" (ONE) removed.
Unused block "ql1/waverFast/bufCirc/GND" (ZERO) removed.
Unused block "ql1/waverFast/bufCirc/VCC" (ONE) removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_0" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_1" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_10" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_11" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_12" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_13" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_14" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_15" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_2" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_3" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_4" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_5" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_6" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_7" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_8" (FF)
removed.
Unused block
"ql1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_9" (FF)
removed.
Unused block "ql1/waverFast/make_32_seg.seg/GND" (ZERO) removed.
Unused block "ql1/waverFast/make_32_seg.seg/VCC" (ONE) removed.
Unused block "ql1/waverFast/make_8k_Meb.meb/GND" (ZERO) removed.
Unused block "ql1/waverFast/make_8k_Meb.meb/VCC" (ONE) removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_0" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_1" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_10" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_11" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_12" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_13" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_14" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_15" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_2" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_3" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_4" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_5" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_6" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_7" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_8" (FF)
removed.
Unused block
"rEngine/make_128_fifo.seg/BU2/U0/gen_sdp_ram.sdpram_inst/qsdpo_int_9" (FF)
removed.
Unused block "rEngine/make_128_fifo.seg/GND" (ZERO) removed.
Unused block "rEngine/make_128_fifo.seg/VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND 		adc_monitor/aligneur/memoireRam/BU2/XST_GND
GND 		adc_monitor/aligneur/memoireRom/BU2/XST_GND
FDC 		adc_monitor/aligneur/ramDataIn_6
   optimized to 0
LUT5 		adc_monitor/aligneur/ramDataIn_6_mux00011
   optimized to 0
FDC 		adc_monitor/aligneur/ramDataIn_7
   optimized to 0
LUT5 		adc_monitor/aligneur/ramDataIn_7_mux00011
   optimized to 0
GND 		adc_monitor/spi_inst/memoireRom/BU2/XST_GND
GND 		fLink/fifo2/BU2/XST_GND
GND 		fLink/fifo3/BU2/XST_GND
GND 		i1/waverFast/bufCirc/BU2/XST_GND
VCC 		i1/waverFast/bufCirc/BU2/XST_VCC
GND 		i1/waverFast/make_32_seg.seg/BU2/XST_GND
GND 		i1/waverFast/make_8k_Meb.meb/BU2/XST_GND
VCC 		i1/waverFast/make_8k_Meb.meb/BU2/XST_VCC
GND 		i2/waverFast/bufCirc/BU2/XST_GND
VCC 		i2/waverFast/bufCirc/BU2/XST_VCC
GND 		i2/waverFast/make_32_seg.seg/BU2/XST_GND
GND 		i2/waverFast/make_8k_Meb.meb/BU2/XST_GND
VCC 		i2/waverFast/make_8k_Meb.meb/BU2/XST_VCC
GND 		q2/blockHisto.monHisto/memoire/BU2/XST_GND
VCC 		q2/blockHisto.monHisto/memoire/BU2/XST_VCC
GND 		q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_GND
VCC 		q2/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_VCC
GND 		q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/XST_GND
VCC 		q2/blockNrj/formeur/rising/make_mem.my_delay/BU2/XST_VCC
GND 		q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_GND
VCC 		q2/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_VCC
GND 		q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_GND
VCC 		q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_VCC
GND 		q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_GND
VCC 		q2/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_VCC
GND 		q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/XST_GND
VCC 		q2/blockTrig/formeur/rising/make_mem.my_delay/BU2/XST_VCC
GND 		q2/waverSlow/bufCirc/BU2/XST_GND
VCC 		q2/waverSlow/bufCirc/BU2/XST_VCC
GND 		q2/waverSlow/make_256_seg.seg/XST_GND
GND 		q2/waverSlow/make_4k_Meb.meb/BU2/XST_GND
VCC 		q2/waverSlow/make_4k_Meb.meb/BU2/XST_VCC
GND 		q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/XST_GND
VCC 		q3/blockFastNrj/formeur/falling/make_mem_2k.my_delay_2/XST_VCC
GND 		q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/XST_GND
VCC 		q3/blockFastNrj/formeur/rising/make_mem.my_delay/BU2/XST_VCC
GND 		q3/blockHisto1.totHisto/memoire/BU2/XST_GND
VCC 		q3/blockHisto1.totHisto/memoire/BU2/XST_VCC
GND 		q3/blockHisto2.fastHisto/memoire/BU2/XST_GND
VCC 		q3/blockHisto2.fastHisto/memoire/BU2/XST_VCC
GND 		q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/XST_GND
VCC 		q3/blockNrj/formeur/falling/make_mem_2k.my_delay_2/XST_VCC
GND 		q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/XST_GND
VCC 		q3/blockNrj/formeur/rising/make_mem.my_delay/BU2/XST_VCC
GND 		q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_GND
VCC 		q3/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_VCC
GND 		q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_GND
VCC 		q3/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_VCC
GND 		q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_GND
VCC 		q3/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_VCC
GND 		q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/XST_GND
VCC 		q3/blockTrig/formeur/rising/make_mem.my_delay/BU2/XST_VCC
GND 		q3/waverSlow/bufCirc/BU2/XST_GND
VCC 		q3/waverSlow/bufCirc/BU2/XST_VCC
GND 		q3/waverSlow/make_256_seg.seg/XST_GND
GND 		q3/waverSlow/make_4k_Meb.meb/BU2/XST_GND
VCC 		q3/waverSlow/make_4k_Meb.meb/BU2/XST_VCC
GND 		qh1/blockHisto.monHisto/memoire/BU2/XST_GND
VCC 		qh1/blockHisto.monHisto/memoire/BU2/XST_VCC
GND 		qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_GND
VCC 		qh1/blockNrj/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_VCC
GND 		qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/XST_GND
VCC 		qh1/blockNrj/formeur/rising/make_mem.my_delay/BU2/XST_VCC
GND 		qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_GND
VCC 		qh1/blockTrig/baseMean/make_256_cirBufBsl.meanBufCir/XST_VCC
GND 		qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_GND
VCC 		qh1/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/XST_VCC
GND 		qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_GND
VCC 		qh1/blockTrig/formeur/falling/make_mem_1k.my_delay_1/BU2/XST_VCC
GND 		qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/XST_GND
VCC 		qh1/blockTrig/formeur/rising/make_mem.my_delay/BU2/XST_VCC
GND 		qh1/waverSlow/bufCirc/BU2/XST_GND
VCC 		qh1/waverSlow/bufCirc/BU2/XST_VCC
GND 		qh1/waverSlow/make_256_seg.seg/XST_GND
GND 		qh1/waverSlow/make_4k_Meb.meb/BU2/XST_GND
VCC 		qh1/waverSlow/make_4k_Meb.meb/BU2/XST_VCC
GND 		ql1/waverFast/bufCirc/BU2/XST_GND
VCC 		ql1/waverFast/bufCirc/BU2/XST_VCC
GND 		ql1/waverFast/make_32_seg.seg/BU2/XST_GND
GND 		ql1/waverFast/make_8k_Meb.meb/BU2/XST_GND
VCC 		ql1/waverFast/make_8k_Meb.meb/BU2/XST_VCC
GND 		rEngine/make_128_fifo.seg/BU2/XST_GND

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| aVersB_0                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| aVersB_3                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcI1Cs_n                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcI1Rst_n                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcI1Sclk                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcI1Sdio                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcI1Sdo                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| adcI1_n<0>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI1_n<1>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI1_n<2>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI1_n<3>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI1_n<4>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI1_n<5>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI1_n<6>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI1_n<7>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI1_p<0>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcI1_p<1>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcI1_p<2>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcI1_p<3>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcI1_p<4>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcI1_p<5>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcI1_p<6>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcI1_p<7>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          | VARIABLE |
| adcI2Cs_n                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcI2Rst_n                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcI2Sclk                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcI2Sdio                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcI2Sdo                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| adcI2_n<0>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI2_n<1>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI2_n<2>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI2_n<3>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI2_n<4>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI2_n<5>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI2_n<6>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI2_n<7>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcI2_p<0>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcI2_p<1>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcI2_p<2>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcI2_p<3>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcI2_p<4>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcI2_p<5>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcI2_p<6>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcI2_p<7>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          | VARIABLE |
| adcQ2Cs_n                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcQ2Sclk                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcQ2Sdio                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcQ2Sdo                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| adcQ2_n<0>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ2_n<1>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ2_n<2>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ2_n<3>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ2_n<4>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ2_n<5>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ2_n<6>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ2_n<7>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ2_p<0>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQ2_p<1>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQ2_p<2>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQ2_p<3>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQ2_p<4>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQ2_p<5>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQ2_p<6>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQ2_p<7>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          | VARIABLE |
| adcQ3Cs_n                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcQ3Sclk                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcQ3Sdio                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcQ3Sdo                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| adcQ3_n<0>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ3_n<1>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ3_n<2>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ3_n<3>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ3_n<4>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ3_n<5>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ3_n<6>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ3_n<7>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQ3_p<0>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQ3_p<1>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQ3_p<2>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQ3_p<3>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQ3_p<4>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQ3_p<5>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQ3_p<6>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQ3_p<7>                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          | VARIABLE |
| adcQH1Cs_n                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcQH1Sclk                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcQH1Sdio                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcQH1Sdo                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| adcQH1_n<0>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQH1_n<1>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQH1_n<2>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQH1_n<3>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQH1_n<4>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQH1_n<5>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQH1_n<6>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQH1_n<7>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQH1_p<0>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQH1_p<1>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQH1_p<2>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQH1_p<3>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQH1_p<4>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQH1_p<5>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQH1_p<6>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQH1_p<7>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          | VARIABLE |
| adcQL1Cs_n                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcQL1Rst_n                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcQL1Sclk                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcQL1Sdio                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adcQL1Sdo                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| adcQL1_n<0>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQL1_n<1>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQL1_n<2>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQL1_n<3>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQL1_n<4>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQL1_n<5>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQL1_n<6>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQL1_n<7>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| adcQL1_p<0>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQL1_p<1>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQL1_p<2>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQL1_p<3>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQL1_p<4>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQL1_p<5>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQL1_p<6>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      | IDDR         |          | VARIABLE |
| adcQL1_p<7>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          | VARIABLE |
| adjust1                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adjust2                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| adjust3                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| alignIn                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| alignOut                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| aux_0                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| aux_1                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| aux_2                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| blkBusyIn                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| blkBusyOut                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ckAdcI1_n                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| ckAdcI1_p                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          | VARIABLE |
| ckAdcI2_n                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| ckAdcI2_p                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          | VARIABLE |
| ckAdcQ2_n                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| ckAdcQ2_p                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          | VARIABLE |
| ckAdcQ3_n                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| ckAdcQ3_p                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          | VARIABLE |
| ckAdcQH1_n                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| ckAdcQH1_p                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          | VARIABLE |
| ckAdcQL1_n                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| ckAdcQL1_p                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          | VARIABLE |
| clk25MHz_n                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| clk25MHz_p                         | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| dacScl                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| dacSda                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| dataUsb<0>                         | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| dataUsb<1>                         | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| dataUsb<2>                         | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| dataUsb<3>                         | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| dataUsb<4>                         | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| dataUsb<5>                         | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| dataUsb<6>                         | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| dataUsb<7>                         | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galClk                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galIO<0>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galIO<1>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galIO<2>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galIO<3>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galIO<4>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galIO<5>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galIO<6>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galIO<7>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galIO<8>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galIO<9>                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galIO<10>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galIO<11>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galIO<12>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| galIO<13>                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| glt                                | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| idFpga                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ioFpga_4                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ioFpga_5                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_6                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_7                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_8                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_9                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_12                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_14                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_15                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_17                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_18                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_20                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ioFpga_21                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ioFpga_22                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lWaitOut                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ledBleue                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ledJaune                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ledRouge                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ledVerte                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lt                                 | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| rdUsb_n                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| resetIn                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| riserv_n<0>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_n<1>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| riserv_n<2>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| riserv_n<3>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| riserv_n<4>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_n<5>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| riserv_n<6>                        | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_p<0>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_p<1>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| riserv_p<2>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| riserv_p<3>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| riserv_p<4>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_p<5>                        | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| riserv_p<6>                        | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| riserv_p<7>                        | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| rxf_n                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sdi_n                              | IOB              | INPUT     | LVDS_25              | TRUE  |          |      |              |          |          |
| sdi_p                              | IOB              | INPUT     | LVDS_25              | TRUE  |          |      | ISERDES      |          |          |
| sdo_H_n                            | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sdo_H_p                            | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OSERDES      |          |          |
| sdo_L_n                            | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sdo_L_p                            | IOBM             | OUTPUT    | LVDS_25              |       |          |      | OSERDES      |          |          |
| sdo_n                              | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| sdo_p                              | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| syncZer                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| sysClk_n                           | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| sysClk_p                           | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| txe_n                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ucSpiSck                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ucSpiSdi                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ucSpiSdo                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ucSpiSs_n                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| wrUsb                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
